                         Chronologic VCS (TM)
      Version N-2017.12-SP2-2_Full64 -- Fri Mar 11 23:57:24 2022
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'tb_state_machine.v'
Parsing included file '../src/state_machine.v'.
Back to file 'tb_state_machine.v'.
Parsing design file '../src/state_machine.v'
Top Level Modules:
       tb_state_machine
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/opt/synopsys/vcs-mx/N-2017.12-SP2-2/linux64/lib -L/opt/synopsys/vcs-mx/N-2017.12-SP2-2/linux64/lib -lcmsg     _6379_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs-mx/N-2017.12-SP2-2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /opt/synopsys/vcs-mx/N-2017.12-SP2-2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .258 seconds to compile + .343 seconds to elab + .229 seconds to link
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-2_Full64; Runtime version N-2017.12-SP2-2_Full64;  Mar 11 23:57 2022
VCD+ Writer N-2017.12-SP2-2_Full64 Copyright (c) 1991-2017 by Synopsys Inc.

FSM State: 01
clk: 0, B1: x, B2: x, B3: x, | OUTPUT: x

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 0, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 0, | OUTPUT: 0

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 01
clk: 1, B1: 1, B2: 0, B3: 1, | OUTPUT: 1

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 02
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 04
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 08
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 10
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 1

FSM State: 20
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 40
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 80
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0

FSM State: 01
clk: 1, B1: 0, B2: 1, B3: 1, | OUTPUT: 0
$finish called from file "tb_state_machine.v", line 58.
$finish at simulation time               192250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 19225000 ps
CPU Time:      0.230 seconds;       Data structure size:   0.0Mb
Fri Mar 11 23:57:27 2022
