INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DataOut' is not allowed [C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/DataMemory.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl4/singlemips32cpu/cpu.srcs/sources_1/new/SingleCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU_tb
