# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe --build top_sim.cpp top_sim.v"
S  10445528  6556195  1668494739   382106495  1668494739   382106495 "/usr/local/bin/verilator_bin"
S      8231  6951133  1675428618   655842521  1675428618   655842521 "EX.v"
S      2139  6951132  1675352597   555781674  1675352597   555781674 "ID.v"
S       663  6951131  1675394936   138030092  1675394936   138030092 "IF.v"
S      5811  6954086  1675428392   550498392  1675428392   550498392 "MEM.v"
S      6107  6952778  1675424507   414817119  1675424507   414817119 "WB.v"
S      6291  6954116  1675098313   825333606  1675098313   825333606 "alu.v"
S       697  6954152  1675427068   329052953  1675427068   329052953 "controller.v"
S      1991  6954117  1675431874   885088777  1675431874   885088777 "csr.v"
S      1498  6954089  1675429535   630307672  1675429535   630307672 "defines.v"
S      2147  6954114  1675430774   287192702  1675430774   287192702 "ex.v"
S     12849  6954092  1675431320   889574365  1675431320   889574365 "id.v"
S       698  6954087  1675080208   636224276  1675080208   636224276 "if_bus.v"
S      1364  6954088  1675431427   514177021  1675431427   514177021 "if_mini_dec.v"
S      2624  6947382  1675351484   181705292  1675351484   181705292 "ifu.v"
S      6159  6954111  1675427573   526455894  1675427573   526455894 "mem.v"
T      5255  6954096  1675431893   613993481  1675431893   613993481 "obj_dir/Vtop_sim.cpp"
T      2737  6954095  1675431893   613993481  1675431893   613993481 "obj_dir/Vtop_sim.h"
T      1844  6954103  1675431893   621993865  1675431893   621993865 "obj_dir/Vtop_sim.mk"
T       769  6954093  1675431893   613993481  1675431893   613993481 "obj_dir/Vtop_sim__Syms.cpp"
T      1115  6954094  1675431893   613993481  1675431893   613993481 "obj_dir/Vtop_sim__Syms.h"
T    158316  6954098  1675431893   617993673  1675431893   617993673 "obj_dir/Vtop_sim__Trace.cpp"
T    219610  6954097  1675431893   613993481  1675431893   613993481 "obj_dir/Vtop_sim__Trace__Slow.cpp"
T    166860  6954101  1675431893   621993865  1675431893   621993865 "obj_dir/Vtop_sim___024root.cpp"
T     12434  6954099  1675431893   617993673  1675431893   617993673 "obj_dir/Vtop_sim___024root.h"
T    127410  6954100  1675431893   617993673  1675431893   617993673 "obj_dir/Vtop_sim___024root__Slow.cpp"
T       522  6954104  1675431893   621993865  1675431893   621993865 "obj_dir/Vtop_sim__ver.d"
T         0        0  1675431893   621993865  1675431893   621993865 "obj_dir/Vtop_sim__verFiles.dat"
T      1691  6954102  1675431893   621993865  1675431893   621993865 "obj_dir/Vtop_sim_classes.mk"
S      1266  6954118  1675140913   258312705  1675140913   258312705 "ram.v"
S      1269  6951128  1675168579   279160394  1675168579   279160394 "regfile.v"
S     21342  6954090  1675431404   608423054  1675431404   608423054 "top_sim.v"
S      4337  6954119  1675430673   509501409  1675430673   509501409 "wb.v"
