// ===========================================================
// Log generated by ActiveCore framework
// Host: thinkpad
// Date: 2025-11-21 18:42:26
// ===========================================================


cyclix: ###########################################
cyclix: #### Starting Cyclix-to-RTL generation ####
cyclix: #### module: synapse_selector_demo
cyclix: ###########################################
WARNING (cyclix): signal postsyn_count is not initialized
WARNING (cyclix): signal weights_base is not initialized
WARNING (cyclix): signal start_demo_sel is not initialized
WARNING (cyclix): signal preidx_demo_sel is not initialized
WARNING (cyclix): signal wmem_addr is not used!
WARNING (cyclix): signal wmem_en is not used!
WARNING (cyclix): signal done_demo_sel is not used!
WARNING (cyclix): signal weight_demo_sel is not used!
ActiveCore: Generating ports...
ActiveCore: Generating ports: done
ActiveCore: Generating combinationals...
ActiveCore: Generating combinationals: done
ActiveCore: Generating globals...
ActiveCore: Generating globals: done
ActiveCore: Generating genvars...
ActiveCore: Generating genvars: done
ActiveCore: Generating fifo interfaces...
ActiveCore: Generating fifo interfaces: done
ActiveCore: Generating fifo submodules...
ActiveCore: Generating fifo submodules: done
ActiveCore: Generating logic...
rtl: Buffering globals
rtl: Processing dlychains
rtl: fifo_in buffering
rtl: subproc fifo_in buffering
rtl: Payload logic
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: &&
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: *
ActiveCore: #### Cyclix: exporting expression: +
ActiveCore: #### Cyclix: exporting expression: +
ActiveCore: #### Cyclix: exporting expression: >>
ActiveCore: #### Cyclix: exporting expression: &
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: -
ActiveCore: #### Cyclix: exporting expression: ==
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: #### Cyclix: exporting expression: ||
ActiveCore: #### Cyclix: exporting expression: !
ActiveCore: #### Cyclix: exporting expression: if
ActiveCore: #### Cyclix: exporting expression: +
ActiveCore: #### Cyclix: exporting expression: =
ActiveCore: Generating logic: done
WARNING (rtl): signal postsyn_count is not initialized
WARNING (rtl): signal weights_base is not initialized
WARNING (rtl): signal start_demo_sel is not initialized
WARNING (rtl): signal preidx_demo_sel is not initialized
WARNING (rtl): signal wmem_addr is not used!
WARNING (rtl): signal wmem_en is not used!
cyclix: ############################################
cyclix: #### Cyclix-to-RTL generation complete! ####
cyclix: #### module: synapse_selector_demo
cyclix: ############################################

rtl: #################################
rtl: #### Starting RTL generation ####
rtl: #### module: synapse_selector_demo
rtl: #################################
WARNING (rtl): signal postsyn_count is not initialized
WARNING (rtl): signal weights_base is not initialized
WARNING (rtl): signal start_demo_sel is not initialized
WARNING (rtl): signal preidx_demo_sel is not initialized
WARNING (rtl): signal wmem_addr is not used!
WARNING (rtl): signal wmem_en is not used!
ActiveCore: Exporting structs...
ActiveCore: Exporting structs: done
ActiveCore: Exporting submodules...
ActiveCore: Exporting submodules: done
ActiveCore: Exporting modules and ports...
ActiveCore: Exporting modules and ports: done
ActiveCore: Exporting combinationals...
ActiveCore: Exporting combinationals: done
ActiveCore: Exporting mems...
ActiveCore: Exporting mem: gensticky_postsyn_count...
ActiveCore: Exporting mem: gensticky_weights_base...
ActiveCore: Exporting mem: gensticky_start_demo_sel...
ActiveCore: Exporting mem: gensticky_preidx_demo_sel...
ActiveCore: Exporting mem: gensticky_busy_demo_sel...
ActiveCore: Exporting mem: gensticky_done_demo_sel...
ActiveCore: Exporting mem: gensticky_postidx_demo_sel...
ActiveCore: Exporting mem: gensticky_prelatched_demo_sel...
ActiveCore: Exporting mem: gensticky_weight_demo_sel...
ActiveCore: Exporting mem: gensticky_step_en_demo_sel...
ActiveCore: Exporting mem: gensticky_state_demo_sel...
ActiveCore: Exporting mem: gensticky_state_n_demo_sel...
ActiveCore: Exporting mems: done
ActiveCore: Exporting cprocs...
ActiveCore: Exporting cprocs: done
rtl: ##################################
rtl: #### RTL generation complete! ####
rtl: #### module: synapse_selector_demo
rtl: ##################################
