#=============================================================================
# Pin Order Configuration for UART Controller - Sky130B PDK
#=============================================================================
# Description: Pin order configuration for OpenLane floorplanning
#              Defines the order and placement of I/O pins around the die
#
# Pin Placement Strategy:
# - APB interface pins on left side
# - UART interface pins on right side  
# - Interrupt pins on top side
# - Power/ground pins distributed around periphery
#
# Author: shivaram@vyges.com
# License: Apache-2.0
#=============================================================================

# Clock and Reset (Left side)
pclk_i
presetn_i

# APB Interface (Left side)
psel_i
penable_i
pwrite_i
paddr_i[0]
paddr_i[1]
paddr_i[2]
paddr_i[3]
paddr_i[4]
paddr_i[5]
paddr_i[6]
paddr_i[7]
pwdata_i[0]
pwdata_i[1]
pwdata_i[2]
pwdata_i[3]
pwdata_i[4]
pwdata_i[5]
pwdata_i[6]
pwdata_i[7]
pwdata_i[8]
pwdata_i[9]
pwdata_i[10]
pwdata_i[11]
pwdata_i[12]
pwdata_i[13]
pwdata_i[14]
pwdata_i[15]
pwdata_i[16]
pwdata_i[17]
pwdata_i[18]
pwdata_i[19]
pwdata_i[20]
pwdata_i[21]
pwdata_i[22]
pwdata_i[23]
pwdata_i[24]
pwdata_i[25]
pwdata_i[26]
pwdata_i[27]
pwdata_i[28]
pwdata_i[29]
pwdata_i[30]
pwdata_i[31]

# APB Response (Left side)
prdata_o[0]
prdata_o[1]
prdata_o[2]
prdata_o[3]
prdata_o[4]
prdata_o[5]
prdata_o[6]
prdata_o[7]
prdata_o[8]
prdata_o[9]
prdata_o[10]
prdata_o[11]
prdata_o[12]
prdata_o[13]
prdata_o[14]
prdata_o[15]
prdata_o[16]
prdata_o[17]
prdata_o[18]
prdata_o[19]
prdata_o[20]
prdata_o[21]
prdata_o[22]
prdata_o[23]
prdata_o[24]
prdata_o[25]
prdata_o[26]
prdata_o[27]
prdata_o[28]
prdata_o[29]
prdata_o[30]
prdata_o[31]
pready_o
pslverr_o

# Interrupt Interface (Top side)
irq_tx_empty_o
irq_rx_full_o

# UART Interface (Right side)
uart_tx_o
uart_rx_i

# Power and Ground (Distributed)
vccd1
vssd1
vccd2
vssd2
vdda1
vssa1
vdda2
vssa2 