Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TopModule.v" in library work
Module <TopModule> compiled
No errors in compilation
Analysis of file <"TopModule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopModule> in library <work> with parameters.
	H_BACKP_CLOCKS = "00000000000000000000000000110000"
	H_CLOCKS = "00000000000000000000001100100000"
	H_DISP_CLOCKS = "00000000000000000000001010000000"
	H_FRONTP_CLOCKS = "00000000000000000000000000010000"
	H_PULSEW_CLOCKS = "00000000000000000000000001100000"
	V_BACKP_LINES = "00000000000000000000000000011101"
	V_DISP_LINES = "00000000000000000000000111100000"
	V_FRONTP_LINES = "00000000000000000000000000001010"
	V_LINES = "00000000000000000000001000001001"
	V_PULSEW_LINES = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopModule>.
	H_BACKP_CLOCKS = 32'sb00000000000000000000000000110000
	H_CLOCKS = 32'sb00000000000000000000001100100000
	H_DISP_CLOCKS = 32'sb00000000000000000000001010000000
	H_FRONTP_CLOCKS = 32'sb00000000000000000000000000010000
	H_PULSEW_CLOCKS = 32'sb00000000000000000000000001100000
	V_BACKP_LINES = 32'sb00000000000000000000000000011101
	V_DISP_LINES = 32'sb00000000000000000000000111100000
	V_FRONTP_LINES = 32'sb00000000000000000000000000001010
	V_LINES = 32'sb00000000000000000000001000001001
	V_PULSEW_LINES = 32'sb00000000000000000000000000000010
WARNING:Xst:2337 - "TopModule.v" line 50: File argument of function $fdisplay is not constant. Skipping call to system function.
WARNING:Xst:2323 - "TopModule.v" line 76: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "TopModule.v" line 76: Parameter 3 is not constant in call of system task $display.
"TopModule.v" line 76: $display : %d y %d
Module <TopModule> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TopModule>.
    Related source file is "TopModule.v".
WARNING:Xst:1872 - Variable <mon> is used but never assigned.
WARNING:Xst:1780 - Signal <asd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit adder for signal <$add0000> created at line 56.
    Found 33-bit subtractor for signal <$sub0000> created at line 84.
    Found 33-bit subtractor for signal <$sub0001> created at line 84.
    Found 33-bit subtractor for signal <$sub0002> created at line 84.
    Found 33-bit subtractor for signal <$sub0003> created at line 84.
    Found 32-bit up accumulator for signal <count>.
    Found 33-bit comparator greatequal for signal <G$cmp_ge0000> created at line 121.
    Found 33-bit comparator greatequal for signal <G$cmp_ge0001> created at line 121.
    Found 33-bit comparator lessequal for signal <G$cmp_le0000> created at line 121.
    Found 33-bit comparator lessequal for signal <G$cmp_le0001> created at line 121.
    Found 32-bit up counter for signal <H_COUNT>.
    Found 33-bit comparator less for signal <H_SYNC$cmp_lt0000> created at line 68.
    Found 1-bit register for signal <PXL_CLK>.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0000> created at line 78.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0001> created at line 78.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0002> created at line 84.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0003> created at line 84.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0004> created at line 93.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0005> created at line 100.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0006> created at line 107.
    Found 33-bit comparator greatequal for signal <R$cmp_ge0007> created at line 114.
    Found 33-bit comparator lessequal for signal <R$cmp_le0000> created at line 84.
    Found 33-bit comparator lessequal for signal <R$cmp_le0001> created at line 84.
    Found 33-bit comparator lessequal for signal <R$cmp_le0002> created at line 93.
    Found 33-bit comparator lessequal for signal <R$cmp_le0003> created at line 100.
    Found 33-bit comparator lessequal for signal <R$cmp_le0004> created at line 107.
    Found 33-bit comparator lessequal for signal <R$cmp_le0005> created at line 114.
    Found 33-bit comparator less for signal <R$cmp_lt0000> created at line 78.
    Found 33-bit comparator less for signal <R$cmp_lt0001> created at line 78.
    Found 32-bit up counter for signal <V_COUNT>.
    Found 33-bit adder for signal <V_COUNT$add0000> created at line 59.
    Found 33-bit comparator less for signal <V_SYNC$cmp_lt0000> created at line 69.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 33-bit adder                                          : 2
 33-bit subtractor                                     : 4
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 22
 33-bit comparator greatequal                          : 10
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

