-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    buf_V_55_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_54_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_53_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_52_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_51_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_50_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_49_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_48_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_47_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_46_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_45_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_44_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_43_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_42_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_41_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_40_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_39_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_38_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_37_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_36_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_35_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_34_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_33_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_32_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_31_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_30_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_29_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_28_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_27_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_26_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_25_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_24_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_23_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_22_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_21_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_20_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_19_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_18_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_17_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_16_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_15_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_14_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_13_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_12_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_11_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_10_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_9_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_8_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_7_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_6_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_55_ce0 : OUT STD_LOGIC;
    buf_V_55_we0 : OUT STD_LOGIC;
    buf_V_55_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    zext_ln156 : IN STD_LOGIC_VECTOR (3 downto 0);
    buf_V_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_54_ce0 : OUT STD_LOGIC;
    buf_V_54_we0 : OUT STD_LOGIC;
    buf_V_54_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_53_ce0 : OUT STD_LOGIC;
    buf_V_53_we0 : OUT STD_LOGIC;
    buf_V_53_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_52_ce0 : OUT STD_LOGIC;
    buf_V_52_we0 : OUT STD_LOGIC;
    buf_V_52_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_51_ce0 : OUT STD_LOGIC;
    buf_V_51_we0 : OUT STD_LOGIC;
    buf_V_51_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_50_ce0 : OUT STD_LOGIC;
    buf_V_50_we0 : OUT STD_LOGIC;
    buf_V_50_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_49_ce0 : OUT STD_LOGIC;
    buf_V_49_we0 : OUT STD_LOGIC;
    buf_V_49_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_48_ce0 : OUT STD_LOGIC;
    buf_V_48_we0 : OUT STD_LOGIC;
    buf_V_48_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_47_ce0 : OUT STD_LOGIC;
    buf_V_47_we0 : OUT STD_LOGIC;
    buf_V_47_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_46_ce0 : OUT STD_LOGIC;
    buf_V_46_we0 : OUT STD_LOGIC;
    buf_V_46_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_45_ce0 : OUT STD_LOGIC;
    buf_V_45_we0 : OUT STD_LOGIC;
    buf_V_45_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_44_ce0 : OUT STD_LOGIC;
    buf_V_44_we0 : OUT STD_LOGIC;
    buf_V_44_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_43_ce0 : OUT STD_LOGIC;
    buf_V_43_we0 : OUT STD_LOGIC;
    buf_V_43_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_42_ce0 : OUT STD_LOGIC;
    buf_V_42_we0 : OUT STD_LOGIC;
    buf_V_42_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_41_ce0 : OUT STD_LOGIC;
    buf_V_41_we0 : OUT STD_LOGIC;
    buf_V_41_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_40_ce0 : OUT STD_LOGIC;
    buf_V_40_we0 : OUT STD_LOGIC;
    buf_V_40_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_39_ce0 : OUT STD_LOGIC;
    buf_V_39_we0 : OUT STD_LOGIC;
    buf_V_39_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_38_ce0 : OUT STD_LOGIC;
    buf_V_38_we0 : OUT STD_LOGIC;
    buf_V_38_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_37_ce0 : OUT STD_LOGIC;
    buf_V_37_we0 : OUT STD_LOGIC;
    buf_V_37_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_36_ce0 : OUT STD_LOGIC;
    buf_V_36_we0 : OUT STD_LOGIC;
    buf_V_36_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_35_ce0 : OUT STD_LOGIC;
    buf_V_35_we0 : OUT STD_LOGIC;
    buf_V_35_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_34_ce0 : OUT STD_LOGIC;
    buf_V_34_we0 : OUT STD_LOGIC;
    buf_V_34_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_33_ce0 : OUT STD_LOGIC;
    buf_V_33_we0 : OUT STD_LOGIC;
    buf_V_33_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_32_ce0 : OUT STD_LOGIC;
    buf_V_32_we0 : OUT STD_LOGIC;
    buf_V_32_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_31_ce0 : OUT STD_LOGIC;
    buf_V_31_we0 : OUT STD_LOGIC;
    buf_V_31_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_30_ce0 : OUT STD_LOGIC;
    buf_V_30_we0 : OUT STD_LOGIC;
    buf_V_30_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_29_ce0 : OUT STD_LOGIC;
    buf_V_29_we0 : OUT STD_LOGIC;
    buf_V_29_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_28_ce0 : OUT STD_LOGIC;
    buf_V_28_we0 : OUT STD_LOGIC;
    buf_V_28_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_27_ce0 : OUT STD_LOGIC;
    buf_V_27_we0 : OUT STD_LOGIC;
    buf_V_27_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_26_ce0 : OUT STD_LOGIC;
    buf_V_26_we0 : OUT STD_LOGIC;
    buf_V_26_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_25_ce0 : OUT STD_LOGIC;
    buf_V_25_we0 : OUT STD_LOGIC;
    buf_V_25_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_24_ce0 : OUT STD_LOGIC;
    buf_V_24_we0 : OUT STD_LOGIC;
    buf_V_24_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_23_ce0 : OUT STD_LOGIC;
    buf_V_23_we0 : OUT STD_LOGIC;
    buf_V_23_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_22_ce0 : OUT STD_LOGIC;
    buf_V_22_we0 : OUT STD_LOGIC;
    buf_V_22_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_21_ce0 : OUT STD_LOGIC;
    buf_V_21_we0 : OUT STD_LOGIC;
    buf_V_21_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_20_ce0 : OUT STD_LOGIC;
    buf_V_20_we0 : OUT STD_LOGIC;
    buf_V_20_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_19_ce0 : OUT STD_LOGIC;
    buf_V_19_we0 : OUT STD_LOGIC;
    buf_V_19_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_18_ce0 : OUT STD_LOGIC;
    buf_V_18_we0 : OUT STD_LOGIC;
    buf_V_18_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_17_ce0 : OUT STD_LOGIC;
    buf_V_17_we0 : OUT STD_LOGIC;
    buf_V_17_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_16_ce0 : OUT STD_LOGIC;
    buf_V_16_we0 : OUT STD_LOGIC;
    buf_V_16_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_15_ce0 : OUT STD_LOGIC;
    buf_V_15_we0 : OUT STD_LOGIC;
    buf_V_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_14_ce0 : OUT STD_LOGIC;
    buf_V_14_we0 : OUT STD_LOGIC;
    buf_V_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_13_ce0 : OUT STD_LOGIC;
    buf_V_13_we0 : OUT STD_LOGIC;
    buf_V_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_12_ce0 : OUT STD_LOGIC;
    buf_V_12_we0 : OUT STD_LOGIC;
    buf_V_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_11_ce0 : OUT STD_LOGIC;
    buf_V_11_we0 : OUT STD_LOGIC;
    buf_V_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_10_ce0 : OUT STD_LOGIC;
    buf_V_10_we0 : OUT STD_LOGIC;
    buf_V_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_9_ce0 : OUT STD_LOGIC;
    buf_V_9_we0 : OUT STD_LOGIC;
    buf_V_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_8_ce0 : OUT STD_LOGIC;
    buf_V_8_we0 : OUT STD_LOGIC;
    buf_V_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_7_ce0 : OUT STD_LOGIC;
    buf_V_7_we0 : OUT STD_LOGIC;
    buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_6_ce0 : OUT STD_LOGIC;
    buf_V_6_we0 : OUT STD_LOGIC;
    buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_5_ce0 : OUT STD_LOGIC;
    buf_V_5_we0 : OUT STD_LOGIC;
    buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_4_ce0 : OUT STD_LOGIC;
    buf_V_4_we0 : OUT STD_LOGIC;
    buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_3_ce0 : OUT STD_LOGIC;
    buf_V_3_we0 : OUT STD_LOGIC;
    buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_we0 : OUT STD_LOGIC;
    buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_we0 : OUT STD_LOGIC;
    buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_we0 : OUT STD_LOGIC;
    buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in0_V_TDATA : IN STD_LOGIC_VECTOR (167 downto 0);
    in0_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of StreamingMaxPool_hls_4_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv32_9E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011110";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_A5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100101";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln158_fu_2142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal zext_ln156_cast_fu_1794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kx_fu_490 : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_2_fu_2148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_kx_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal oldMax_V_fu_494 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_fu_2332_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_1_fu_498 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_1_fu_2357_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_1_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_2_fu_502 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_2_fu_2382_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_2_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_3_fu_506 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_3_fu_2407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_3_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_4_fu_510 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_4_fu_2432_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_4_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_5_fu_514 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_5_fu_2457_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_5_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_6_fu_518 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_6_fu_2482_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_6_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_7_fu_522 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_7_fu_2507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_7_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_8_fu_526 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_8_fu_2532_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_8_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_9_fu_530 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_9_fu_2557_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_9_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_10_fu_534 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_10_fu_2582_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_10_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_11_fu_538 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_11_fu_2607_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_11_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_12_fu_542 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_12_fu_2632_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_12_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_13_fu_546 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_13_fu_2657_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_13_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_14_fu_550 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_14_fu_2682_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_14_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_15_fu_554 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_15_fu_2707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_15_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_16_fu_558 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_16_fu_2732_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_16_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_17_fu_562 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_17_fu_2757_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_17_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_18_fu_566 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_18_fu_2782_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_18_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_19_fu_570 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_19_fu_2807_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_19_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_20_fu_574 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_20_fu_2832_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_20_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_21_fu_578 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_21_fu_2857_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_21_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_22_fu_582 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_22_fu_2882_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_22_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_23_fu_586 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_23_fu_2907_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_23_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_24_fu_590 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_24_fu_2932_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_24_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_25_fu_594 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_25_fu_2957_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_25_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_26_fu_598 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_26_fu_2982_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_26_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_27_fu_602 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_27_fu_3007_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_27_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_28_fu_606 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_28_fu_3032_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_28_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_29_fu_610 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_29_fu_3057_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_29_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_30_fu_614 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_30_fu_3082_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_30_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_31_fu_618 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_31_fu_3107_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_31_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_32_fu_622 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_32_fu_3132_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_32_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_33_fu_626 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_33_fu_3157_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_33_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_34_fu_630 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_34_fu_3182_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_34_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_35_fu_634 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_35_fu_3207_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_35_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_36_fu_638 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_36_fu_3232_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_36_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_37_fu_642 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_37_fu_3257_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_37_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_38_fu_646 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_38_fu_3282_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_38_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_39_fu_650 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_39_fu_3307_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_39_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_40_fu_654 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_40_fu_3332_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_40_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_41_fu_658 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_41_fu_3357_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_41_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_42_fu_662 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_42_fu_3382_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_42_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_43_fu_666 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_43_fu_3407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_43_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_44_fu_670 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_44_fu_3432_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_44_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_45_fu_674 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_45_fu_3457_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_45_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_46_fu_678 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_46_fu_3482_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_46_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_47_fu_682 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_47_fu_3507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_47_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_48_fu_686 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_48_fu_3532_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_48_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_49_fu_690 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_49_fu_3557_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_49_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_50_fu_694 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_50_fu_3582_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_50_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_51_fu_698 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_51_fu_3607_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_51_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_52_fu_702 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_52_fu_3632_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_52_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_53_fu_706 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_53_fu_3657_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_53_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_54_fu_710 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_54_fu_3682_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_54_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_55_fu_714 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_55_fu_3707_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_55_load : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_1_fu_3716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_fu_2322_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_1_fu_2341_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_1_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_2_fu_2366_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_2_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_3_fu_2391_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_3_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_4_fu_2416_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_4_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_5_fu_2441_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_5_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_6_fu_2466_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_6_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_7_fu_2491_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_7_fu_2501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_8_fu_2516_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_8_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_9_fu_2541_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_9_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_10_fu_2566_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_10_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_11_fu_2591_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_11_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_12_fu_2616_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_12_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_13_fu_2641_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_13_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_14_fu_2666_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_14_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_15_fu_2691_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_15_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_16_fu_2716_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_16_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_17_fu_2741_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_17_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_18_fu_2766_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_18_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_19_fu_2791_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_19_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_20_fu_2816_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_20_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_21_fu_2841_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_21_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_22_fu_2866_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_22_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_23_fu_2891_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_23_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_24_fu_2916_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_24_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_25_fu_2941_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_25_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_26_fu_2966_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_26_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_27_fu_2991_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_27_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_28_fu_3016_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_28_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_29_fu_3041_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_29_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_30_fu_3066_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_30_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_31_fu_3091_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_31_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_32_fu_3116_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_32_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_33_fu_3141_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_33_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_34_fu_3166_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_34_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_35_fu_3191_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_35_fu_3201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_36_fu_3216_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_36_fu_3226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_37_fu_3241_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_37_fu_3251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_38_fu_3266_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_38_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_39_fu_3291_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_39_fu_3301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_40_fu_3316_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_40_fu_3326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_41_fu_3341_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_41_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_42_fu_3366_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_42_fu_3376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_43_fu_3391_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_43_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_44_fu_3416_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_44_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_45_fu_3441_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_45_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_46_fu_3466_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_46_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_47_fu_3491_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_47_fu_3501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_48_fu_3516_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_48_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_49_fu_3541_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_49_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_50_fu_3566_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_50_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_51_fu_3591_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_51_fu_3601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_52_fu_3616_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_52_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_53_fu_3641_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_53_fu_3651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_54_fu_3666_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_54_fu_3676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_55_fu_3691_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_55_fu_3701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1773 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component StreamingMaxPool_hls_4_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    kx_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    kx_fu_490 <= kx_2_fu_2148_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kx_fu_490 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_10_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_10_fu_534 <= select_ln167_10_fu_2582_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_10_fu_534 <= buf_V_10_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_11_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_11_fu_538 <= select_ln167_11_fu_2607_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_11_fu_538 <= buf_V_11_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_12_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_12_fu_542 <= select_ln167_12_fu_2632_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_12_fu_542 <= buf_V_12_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_13_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_13_fu_546 <= select_ln167_13_fu_2657_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_13_fu_546 <= buf_V_13_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_14_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_14_fu_550 <= select_ln167_14_fu_2682_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_14_fu_550 <= buf_V_14_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_15_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_15_fu_554 <= select_ln167_15_fu_2707_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_15_fu_554 <= buf_V_15_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_16_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_16_fu_558 <= select_ln167_16_fu_2732_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_16_fu_558 <= buf_V_16_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_17_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_17_fu_562 <= select_ln167_17_fu_2757_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_17_fu_562 <= buf_V_17_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_18_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_18_fu_566 <= select_ln167_18_fu_2782_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_18_fu_566 <= buf_V_18_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_19_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_19_fu_570 <= select_ln167_19_fu_2807_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_19_fu_570 <= buf_V_19_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_1_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_1_fu_498 <= select_ln167_1_fu_2357_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_1_fu_498 <= buf_V_1_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_20_fu_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_20_fu_574 <= select_ln167_20_fu_2832_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_20_fu_574 <= buf_V_20_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_21_fu_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_21_fu_578 <= select_ln167_21_fu_2857_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_21_fu_578 <= buf_V_21_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_22_fu_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_22_fu_582 <= select_ln167_22_fu_2882_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_22_fu_582 <= buf_V_22_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_23_fu_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_23_fu_586 <= select_ln167_23_fu_2907_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_23_fu_586 <= buf_V_23_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_24_fu_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_24_fu_590 <= select_ln167_24_fu_2932_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_24_fu_590 <= buf_V_24_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_25_fu_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_25_fu_594 <= select_ln167_25_fu_2957_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_25_fu_594 <= buf_V_25_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_26_fu_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_26_fu_598 <= select_ln167_26_fu_2982_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_26_fu_598 <= buf_V_26_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_27_fu_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_27_fu_602 <= select_ln167_27_fu_3007_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_27_fu_602 <= buf_V_27_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_28_fu_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_28_fu_606 <= select_ln167_28_fu_3032_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_28_fu_606 <= buf_V_28_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_29_fu_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_29_fu_610 <= select_ln167_29_fu_3057_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_29_fu_610 <= buf_V_29_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_2_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_2_fu_502 <= select_ln167_2_fu_2382_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_2_fu_502 <= buf_V_2_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_30_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_30_fu_614 <= select_ln167_30_fu_3082_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_30_fu_614 <= buf_V_30_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_31_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_31_fu_618 <= select_ln167_31_fu_3107_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_31_fu_618 <= buf_V_31_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_32_fu_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_32_fu_622 <= select_ln167_32_fu_3132_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_32_fu_622 <= buf_V_32_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_33_fu_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_33_fu_626 <= select_ln167_33_fu_3157_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_33_fu_626 <= buf_V_33_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_34_fu_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_34_fu_630 <= select_ln167_34_fu_3182_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_34_fu_630 <= buf_V_34_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_35_fu_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_35_fu_634 <= select_ln167_35_fu_3207_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_35_fu_634 <= buf_V_35_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_36_fu_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_36_fu_638 <= select_ln167_36_fu_3232_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_36_fu_638 <= buf_V_36_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_37_fu_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_37_fu_642 <= select_ln167_37_fu_3257_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_37_fu_642 <= buf_V_37_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_38_fu_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_38_fu_646 <= select_ln167_38_fu_3282_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_38_fu_646 <= buf_V_38_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_39_fu_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_39_fu_650 <= select_ln167_39_fu_3307_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_39_fu_650 <= buf_V_39_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_3_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_3_fu_506 <= select_ln167_3_fu_2407_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_3_fu_506 <= buf_V_3_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_40_fu_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_40_fu_654 <= select_ln167_40_fu_3332_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_40_fu_654 <= buf_V_40_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_41_fu_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_41_fu_658 <= select_ln167_41_fu_3357_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_41_fu_658 <= buf_V_41_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_42_fu_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_42_fu_662 <= select_ln167_42_fu_3382_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_42_fu_662 <= buf_V_42_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_43_fu_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_43_fu_666 <= select_ln167_43_fu_3407_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_43_fu_666 <= buf_V_43_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_44_fu_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_44_fu_670 <= select_ln167_44_fu_3432_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_44_fu_670 <= buf_V_44_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_45_fu_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_45_fu_674 <= select_ln167_45_fu_3457_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_45_fu_674 <= buf_V_45_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_46_fu_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_46_fu_678 <= select_ln167_46_fu_3482_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_46_fu_678 <= buf_V_46_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_47_fu_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_47_fu_682 <= select_ln167_47_fu_3507_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_47_fu_682 <= buf_V_47_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_48_fu_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_48_fu_686 <= select_ln167_48_fu_3532_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_48_fu_686 <= buf_V_48_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_49_fu_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_49_fu_690 <= select_ln167_49_fu_3557_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_49_fu_690 <= buf_V_49_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_4_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_4_fu_510 <= select_ln167_4_fu_2432_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_4_fu_510 <= buf_V_4_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_50_fu_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_50_fu_694 <= select_ln167_50_fu_3582_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_50_fu_694 <= buf_V_50_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_51_fu_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_51_fu_698 <= select_ln167_51_fu_3607_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_51_fu_698 <= buf_V_51_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_52_fu_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_52_fu_702 <= select_ln167_52_fu_3632_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_52_fu_702 <= buf_V_52_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_53_fu_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_53_fu_706 <= select_ln167_53_fu_3657_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_53_fu_706 <= buf_V_53_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_54_fu_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_54_fu_710 <= select_ln167_54_fu_3682_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_54_fu_710 <= buf_V_54_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_55_fu_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_55_fu_714 <= select_ln167_55_fu_3707_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_55_fu_714 <= buf_V_55_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_5_fu_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_5_fu_514 <= select_ln167_5_fu_2457_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_5_fu_514 <= buf_V_5_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_6_fu_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_6_fu_518 <= select_ln167_6_fu_2482_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_6_fu_518 <= buf_V_6_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_7_fu_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_7_fu_522 <= select_ln167_7_fu_2507_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_7_fu_522 <= buf_V_7_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_8_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_8_fu_526 <= select_ln167_8_fu_2532_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_8_fu_526 <= buf_V_8_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_9_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_9_fu_530 <= select_ln167_9_fu_2557_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_9_fu_530 <= buf_V_9_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1773)) then
                if ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0)) then 
                    oldMax_V_fu_494 <= select_ln167_fu_2332_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_fu_494 <= buf_V_load_1;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_1773_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
                ap_condition_1773 <= (not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_kx_1_assign_proc : process(ap_CS_fsm_state1, kx_fu_490, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_kx_1 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_kx_1 <= kx_fu_490;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_10_load_assign_proc : process(ap_CS_fsm_state1, buf_V_10_load_1, ap_loop_init, oldMax_V_10_fu_534)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_10_load <= buf_V_10_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_10_load <= oldMax_V_10_fu_534;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_11_load_assign_proc : process(ap_CS_fsm_state1, buf_V_11_load_1, ap_loop_init, oldMax_V_11_fu_538)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_11_load <= buf_V_11_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_11_load <= oldMax_V_11_fu_538;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_12_load_assign_proc : process(ap_CS_fsm_state1, buf_V_12_load_1, ap_loop_init, oldMax_V_12_fu_542)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_12_load <= buf_V_12_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_12_load <= oldMax_V_12_fu_542;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_13_load_assign_proc : process(ap_CS_fsm_state1, buf_V_13_load_1, ap_loop_init, oldMax_V_13_fu_546)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_13_load <= buf_V_13_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_13_load <= oldMax_V_13_fu_546;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_14_load_assign_proc : process(ap_CS_fsm_state1, buf_V_14_load_1, ap_loop_init, oldMax_V_14_fu_550)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_14_load <= buf_V_14_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_14_load <= oldMax_V_14_fu_550;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_15_load_assign_proc : process(ap_CS_fsm_state1, buf_V_15_load_1, ap_loop_init, oldMax_V_15_fu_554)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_15_load <= buf_V_15_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_15_load <= oldMax_V_15_fu_554;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_16_load_assign_proc : process(ap_CS_fsm_state1, buf_V_16_load_1, ap_loop_init, oldMax_V_16_fu_558)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_16_load <= buf_V_16_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_16_load <= oldMax_V_16_fu_558;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_17_load_assign_proc : process(ap_CS_fsm_state1, buf_V_17_load_1, ap_loop_init, oldMax_V_17_fu_562)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_17_load <= buf_V_17_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_17_load <= oldMax_V_17_fu_562;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_18_load_assign_proc : process(ap_CS_fsm_state1, buf_V_18_load_1, ap_loop_init, oldMax_V_18_fu_566)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_18_load <= buf_V_18_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_18_load <= oldMax_V_18_fu_566;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_19_load_assign_proc : process(ap_CS_fsm_state1, buf_V_19_load_1, ap_loop_init, oldMax_V_19_fu_570)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_19_load <= buf_V_19_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_19_load <= oldMax_V_19_fu_570;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_1_load_assign_proc : process(ap_CS_fsm_state1, buf_V_1_load_1, ap_loop_init, oldMax_V_1_fu_498)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_1_load <= buf_V_1_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_1_load <= oldMax_V_1_fu_498;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_20_load_assign_proc : process(ap_CS_fsm_state1, buf_V_20_load_1, ap_loop_init, oldMax_V_20_fu_574)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_20_load <= buf_V_20_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_20_load <= oldMax_V_20_fu_574;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_21_load_assign_proc : process(ap_CS_fsm_state1, buf_V_21_load_1, ap_loop_init, oldMax_V_21_fu_578)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_21_load <= buf_V_21_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_21_load <= oldMax_V_21_fu_578;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_22_load_assign_proc : process(ap_CS_fsm_state1, buf_V_22_load_1, ap_loop_init, oldMax_V_22_fu_582)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_22_load <= buf_V_22_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_22_load <= oldMax_V_22_fu_582;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_23_load_assign_proc : process(ap_CS_fsm_state1, buf_V_23_load_1, ap_loop_init, oldMax_V_23_fu_586)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_23_load <= buf_V_23_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_23_load <= oldMax_V_23_fu_586;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_24_load_assign_proc : process(ap_CS_fsm_state1, buf_V_24_load_1, ap_loop_init, oldMax_V_24_fu_590)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_24_load <= buf_V_24_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_24_load <= oldMax_V_24_fu_590;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_25_load_assign_proc : process(ap_CS_fsm_state1, buf_V_25_load_1, ap_loop_init, oldMax_V_25_fu_594)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_25_load <= buf_V_25_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_25_load <= oldMax_V_25_fu_594;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_26_load_assign_proc : process(ap_CS_fsm_state1, buf_V_26_load_1, ap_loop_init, oldMax_V_26_fu_598)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_26_load <= buf_V_26_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_26_load <= oldMax_V_26_fu_598;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_27_load_assign_proc : process(ap_CS_fsm_state1, buf_V_27_load_1, ap_loop_init, oldMax_V_27_fu_602)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_27_load <= buf_V_27_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_27_load <= oldMax_V_27_fu_602;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_28_load_assign_proc : process(ap_CS_fsm_state1, buf_V_28_load_1, ap_loop_init, oldMax_V_28_fu_606)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_28_load <= buf_V_28_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_28_load <= oldMax_V_28_fu_606;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_29_load_assign_proc : process(ap_CS_fsm_state1, buf_V_29_load_1, ap_loop_init, oldMax_V_29_fu_610)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_29_load <= buf_V_29_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_29_load <= oldMax_V_29_fu_610;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_2_load_assign_proc : process(ap_CS_fsm_state1, buf_V_2_load_1, ap_loop_init, oldMax_V_2_fu_502)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_2_load <= buf_V_2_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_2_load <= oldMax_V_2_fu_502;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_30_load_assign_proc : process(ap_CS_fsm_state1, buf_V_30_load_1, ap_loop_init, oldMax_V_30_fu_614)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_30_load <= buf_V_30_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_30_load <= oldMax_V_30_fu_614;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_31_load_assign_proc : process(ap_CS_fsm_state1, buf_V_31_load_1, ap_loop_init, oldMax_V_31_fu_618)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_31_load <= buf_V_31_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_31_load <= oldMax_V_31_fu_618;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_32_load_assign_proc : process(ap_CS_fsm_state1, buf_V_32_load_1, ap_loop_init, oldMax_V_32_fu_622)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_32_load <= buf_V_32_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_32_load <= oldMax_V_32_fu_622;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_33_load_assign_proc : process(ap_CS_fsm_state1, buf_V_33_load_1, ap_loop_init, oldMax_V_33_fu_626)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_33_load <= buf_V_33_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_33_load <= oldMax_V_33_fu_626;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_34_load_assign_proc : process(ap_CS_fsm_state1, buf_V_34_load_1, ap_loop_init, oldMax_V_34_fu_630)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_34_load <= buf_V_34_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_34_load <= oldMax_V_34_fu_630;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_35_load_assign_proc : process(ap_CS_fsm_state1, buf_V_35_load_1, ap_loop_init, oldMax_V_35_fu_634)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_35_load <= buf_V_35_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_35_load <= oldMax_V_35_fu_634;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_36_load_assign_proc : process(ap_CS_fsm_state1, buf_V_36_load_1, ap_loop_init, oldMax_V_36_fu_638)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_36_load <= buf_V_36_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_36_load <= oldMax_V_36_fu_638;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_37_load_assign_proc : process(ap_CS_fsm_state1, buf_V_37_load_1, ap_loop_init, oldMax_V_37_fu_642)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_37_load <= buf_V_37_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_37_load <= oldMax_V_37_fu_642;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_38_load_assign_proc : process(ap_CS_fsm_state1, buf_V_38_load_1, ap_loop_init, oldMax_V_38_fu_646)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_38_load <= buf_V_38_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_38_load <= oldMax_V_38_fu_646;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_39_load_assign_proc : process(ap_CS_fsm_state1, buf_V_39_load_1, ap_loop_init, oldMax_V_39_fu_650)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_39_load <= buf_V_39_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_39_load <= oldMax_V_39_fu_650;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_3_load_assign_proc : process(ap_CS_fsm_state1, buf_V_3_load_1, ap_loop_init, oldMax_V_3_fu_506)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_3_load <= buf_V_3_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_3_load <= oldMax_V_3_fu_506;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_40_load_assign_proc : process(ap_CS_fsm_state1, buf_V_40_load_1, ap_loop_init, oldMax_V_40_fu_654)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_40_load <= buf_V_40_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_40_load <= oldMax_V_40_fu_654;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_41_load_assign_proc : process(ap_CS_fsm_state1, buf_V_41_load_1, ap_loop_init, oldMax_V_41_fu_658)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_41_load <= buf_V_41_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_41_load <= oldMax_V_41_fu_658;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_42_load_assign_proc : process(ap_CS_fsm_state1, buf_V_42_load_1, ap_loop_init, oldMax_V_42_fu_662)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_42_load <= buf_V_42_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_42_load <= oldMax_V_42_fu_662;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_43_load_assign_proc : process(ap_CS_fsm_state1, buf_V_43_load_1, ap_loop_init, oldMax_V_43_fu_666)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_43_load <= buf_V_43_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_43_load <= oldMax_V_43_fu_666;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_44_load_assign_proc : process(ap_CS_fsm_state1, buf_V_44_load_1, ap_loop_init, oldMax_V_44_fu_670)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_44_load <= buf_V_44_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_44_load <= oldMax_V_44_fu_670;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_45_load_assign_proc : process(ap_CS_fsm_state1, buf_V_45_load_1, ap_loop_init, oldMax_V_45_fu_674)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_45_load <= buf_V_45_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_45_load <= oldMax_V_45_fu_674;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_46_load_assign_proc : process(ap_CS_fsm_state1, buf_V_46_load_1, ap_loop_init, oldMax_V_46_fu_678)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_46_load <= buf_V_46_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_46_load <= oldMax_V_46_fu_678;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_47_load_assign_proc : process(ap_CS_fsm_state1, buf_V_47_load_1, ap_loop_init, oldMax_V_47_fu_682)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_47_load <= buf_V_47_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_47_load <= oldMax_V_47_fu_682;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_48_load_assign_proc : process(ap_CS_fsm_state1, buf_V_48_load_1, ap_loop_init, oldMax_V_48_fu_686)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_48_load <= buf_V_48_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_48_load <= oldMax_V_48_fu_686;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_49_load_assign_proc : process(ap_CS_fsm_state1, buf_V_49_load_1, ap_loop_init, oldMax_V_49_fu_690)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_49_load <= buf_V_49_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_49_load <= oldMax_V_49_fu_690;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_4_load_assign_proc : process(ap_CS_fsm_state1, buf_V_4_load_1, ap_loop_init, oldMax_V_4_fu_510)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_4_load <= buf_V_4_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_4_load <= oldMax_V_4_fu_510;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_50_load_assign_proc : process(ap_CS_fsm_state1, buf_V_50_load_1, ap_loop_init, oldMax_V_50_fu_694)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_50_load <= buf_V_50_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_50_load <= oldMax_V_50_fu_694;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_51_load_assign_proc : process(ap_CS_fsm_state1, buf_V_51_load_1, ap_loop_init, oldMax_V_51_fu_698)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_51_load <= buf_V_51_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_51_load <= oldMax_V_51_fu_698;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_52_load_assign_proc : process(ap_CS_fsm_state1, buf_V_52_load_1, ap_loop_init, oldMax_V_52_fu_702)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_52_load <= buf_V_52_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_52_load <= oldMax_V_52_fu_702;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_53_load_assign_proc : process(ap_CS_fsm_state1, buf_V_53_load_1, ap_loop_init, oldMax_V_53_fu_706)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_53_load <= buf_V_53_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_53_load <= oldMax_V_53_fu_706;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_54_load_assign_proc : process(ap_CS_fsm_state1, buf_V_54_load_1, ap_loop_init, oldMax_V_54_fu_710)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_54_load <= buf_V_54_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_54_load <= oldMax_V_54_fu_710;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_55_load_assign_proc : process(ap_CS_fsm_state1, buf_V_55_load_1, ap_loop_init, oldMax_V_55_fu_714)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_55_load <= buf_V_55_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_55_load <= oldMax_V_55_fu_714;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_5_load_assign_proc : process(ap_CS_fsm_state1, buf_V_5_load_1, ap_loop_init, oldMax_V_5_fu_514)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_5_load <= buf_V_5_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_5_load <= oldMax_V_5_fu_514;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_6_load_assign_proc : process(ap_CS_fsm_state1, buf_V_6_load_1, ap_loop_init, oldMax_V_6_fu_518)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_6_load <= buf_V_6_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_6_load <= oldMax_V_6_fu_518;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_7_load_assign_proc : process(ap_CS_fsm_state1, buf_V_7_load_1, ap_loop_init, oldMax_V_7_fu_522)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_7_load <= buf_V_7_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_7_load <= oldMax_V_7_fu_522;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_8_load_assign_proc : process(ap_CS_fsm_state1, buf_V_8_load_1, ap_loop_init, oldMax_V_8_fu_526)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_8_load <= buf_V_8_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_8_load <= oldMax_V_8_fu_526;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_9_load_assign_proc : process(ap_CS_fsm_state1, buf_V_9_load_1, ap_loop_init, oldMax_V_9_fu_530)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_9_load <= buf_V_9_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_9_load <= oldMax_V_9_fu_530;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_load_assign_proc : process(ap_CS_fsm_state1, buf_V_load_1, ap_loop_init, oldMax_V_fu_494)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_oldMax_V_load <= buf_V_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_load <= oldMax_V_fu_494;
        end if; 
    end process;

    buf_V_10_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_10_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_10_ce0 <= ap_const_logic_1;
        else 
            buf_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_10_d0 <= 
        channeldata_V_10_fu_2566_p4 when (icmp_ln1035_10_fu_2576_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_10_load;

    buf_V_10_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_10_we0 <= ap_const_logic_1;
        else 
            buf_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_11_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_11_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_11_ce0 <= ap_const_logic_1;
        else 
            buf_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_11_d0 <= 
        channeldata_V_11_fu_2591_p4 when (icmp_ln1035_11_fu_2601_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_11_load;

    buf_V_11_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_11_we0 <= ap_const_logic_1;
        else 
            buf_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_12_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_12_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_12_ce0 <= ap_const_logic_1;
        else 
            buf_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_12_d0 <= 
        channeldata_V_12_fu_2616_p4 when (icmp_ln1035_12_fu_2626_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_12_load;

    buf_V_12_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_12_we0 <= ap_const_logic_1;
        else 
            buf_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_13_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_13_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_13_ce0 <= ap_const_logic_1;
        else 
            buf_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_13_d0 <= 
        channeldata_V_13_fu_2641_p4 when (icmp_ln1035_13_fu_2651_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_13_load;

    buf_V_13_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_13_we0 <= ap_const_logic_1;
        else 
            buf_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_14_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_14_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_14_ce0 <= ap_const_logic_1;
        else 
            buf_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_14_d0 <= 
        channeldata_V_14_fu_2666_p4 when (icmp_ln1035_14_fu_2676_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_14_load;

    buf_V_14_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_14_we0 <= ap_const_logic_1;
        else 
            buf_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_15_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_15_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_15_ce0 <= ap_const_logic_1;
        else 
            buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_15_d0 <= 
        channeldata_V_15_fu_2691_p4 when (icmp_ln1035_15_fu_2701_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_15_load;

    buf_V_15_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_15_we0 <= ap_const_logic_1;
        else 
            buf_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_16_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_16_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_16_ce0 <= ap_const_logic_1;
        else 
            buf_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_16_d0 <= 
        channeldata_V_16_fu_2716_p4 when (icmp_ln1035_16_fu_2726_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_16_load;

    buf_V_16_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_16_we0 <= ap_const_logic_1;
        else 
            buf_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_17_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_17_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_17_ce0 <= ap_const_logic_1;
        else 
            buf_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_17_d0 <= 
        channeldata_V_17_fu_2741_p4 when (icmp_ln1035_17_fu_2751_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_17_load;

    buf_V_17_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_17_we0 <= ap_const_logic_1;
        else 
            buf_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_18_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_18_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_18_ce0 <= ap_const_logic_1;
        else 
            buf_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_18_d0 <= 
        channeldata_V_18_fu_2766_p4 when (icmp_ln1035_18_fu_2776_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_18_load;

    buf_V_18_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_18_we0 <= ap_const_logic_1;
        else 
            buf_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_19_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_19_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_19_ce0 <= ap_const_logic_1;
        else 
            buf_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_19_d0 <= 
        channeldata_V_19_fu_2791_p4 when (icmp_ln1035_19_fu_2801_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_19_load;

    buf_V_19_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_19_we0 <= ap_const_logic_1;
        else 
            buf_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_d0 <= 
        channeldata_V_1_fu_2341_p4 when (icmp_ln1035_1_fu_2351_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;

    buf_V_1_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_20_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_20_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_20_ce0 <= ap_const_logic_1;
        else 
            buf_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_20_d0 <= 
        channeldata_V_20_fu_2816_p4 when (icmp_ln1035_20_fu_2826_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_20_load;

    buf_V_20_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_20_we0 <= ap_const_logic_1;
        else 
            buf_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_21_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_21_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_21_ce0 <= ap_const_logic_1;
        else 
            buf_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_21_d0 <= 
        channeldata_V_21_fu_2841_p4 when (icmp_ln1035_21_fu_2851_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_21_load;

    buf_V_21_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_21_we0 <= ap_const_logic_1;
        else 
            buf_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_22_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_22_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_22_ce0 <= ap_const_logic_1;
        else 
            buf_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_22_d0 <= 
        channeldata_V_22_fu_2866_p4 when (icmp_ln1035_22_fu_2876_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_22_load;

    buf_V_22_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_22_we0 <= ap_const_logic_1;
        else 
            buf_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_23_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_23_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_23_ce0 <= ap_const_logic_1;
        else 
            buf_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_23_d0 <= 
        channeldata_V_23_fu_2891_p4 when (icmp_ln1035_23_fu_2901_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_23_load;

    buf_V_23_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_23_we0 <= ap_const_logic_1;
        else 
            buf_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_24_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_24_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_24_ce0 <= ap_const_logic_1;
        else 
            buf_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_24_d0 <= 
        channeldata_V_24_fu_2916_p4 when (icmp_ln1035_24_fu_2926_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_24_load;

    buf_V_24_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_24_we0 <= ap_const_logic_1;
        else 
            buf_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_25_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_25_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_25_ce0 <= ap_const_logic_1;
        else 
            buf_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_25_d0 <= 
        channeldata_V_25_fu_2941_p4 when (icmp_ln1035_25_fu_2951_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_25_load;

    buf_V_25_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_25_we0 <= ap_const_logic_1;
        else 
            buf_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_26_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_26_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_26_ce0 <= ap_const_logic_1;
        else 
            buf_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_26_d0 <= 
        channeldata_V_26_fu_2966_p4 when (icmp_ln1035_26_fu_2976_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_26_load;

    buf_V_26_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_26_we0 <= ap_const_logic_1;
        else 
            buf_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_27_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_27_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_27_ce0 <= ap_const_logic_1;
        else 
            buf_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_27_d0 <= 
        channeldata_V_27_fu_2991_p4 when (icmp_ln1035_27_fu_3001_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_27_load;

    buf_V_27_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_27_we0 <= ap_const_logic_1;
        else 
            buf_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_28_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_28_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_28_ce0 <= ap_const_logic_1;
        else 
            buf_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_28_d0 <= 
        channeldata_V_28_fu_3016_p4 when (icmp_ln1035_28_fu_3026_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_28_load;

    buf_V_28_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_28_we0 <= ap_const_logic_1;
        else 
            buf_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_29_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_29_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_29_ce0 <= ap_const_logic_1;
        else 
            buf_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_29_d0 <= 
        channeldata_V_29_fu_3041_p4 when (icmp_ln1035_29_fu_3051_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_29_load;

    buf_V_29_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_29_we0 <= ap_const_logic_1;
        else 
            buf_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_d0 <= 
        channeldata_V_2_fu_2366_p4 when (icmp_ln1035_2_fu_2376_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;

    buf_V_2_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_30_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_30_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_30_ce0 <= ap_const_logic_1;
        else 
            buf_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_30_d0 <= 
        channeldata_V_30_fu_3066_p4 when (icmp_ln1035_30_fu_3076_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_30_load;

    buf_V_30_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_30_we0 <= ap_const_logic_1;
        else 
            buf_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_31_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_31_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_31_ce0 <= ap_const_logic_1;
        else 
            buf_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_31_d0 <= 
        channeldata_V_31_fu_3091_p4 when (icmp_ln1035_31_fu_3101_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_31_load;

    buf_V_31_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_31_we0 <= ap_const_logic_1;
        else 
            buf_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_32_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_32_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_32_ce0 <= ap_const_logic_1;
        else 
            buf_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_32_d0 <= 
        channeldata_V_32_fu_3116_p4 when (icmp_ln1035_32_fu_3126_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_32_load;

    buf_V_32_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_32_we0 <= ap_const_logic_1;
        else 
            buf_V_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_33_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_33_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_33_ce0 <= ap_const_logic_1;
        else 
            buf_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_33_d0 <= 
        channeldata_V_33_fu_3141_p4 when (icmp_ln1035_33_fu_3151_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_33_load;

    buf_V_33_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_33_we0 <= ap_const_logic_1;
        else 
            buf_V_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_34_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_34_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_34_ce0 <= ap_const_logic_1;
        else 
            buf_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_34_d0 <= 
        channeldata_V_34_fu_3166_p4 when (icmp_ln1035_34_fu_3176_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_34_load;

    buf_V_34_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_34_we0 <= ap_const_logic_1;
        else 
            buf_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_35_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_35_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_35_ce0 <= ap_const_logic_1;
        else 
            buf_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_35_d0 <= 
        channeldata_V_35_fu_3191_p4 when (icmp_ln1035_35_fu_3201_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_35_load;

    buf_V_35_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_35_we0 <= ap_const_logic_1;
        else 
            buf_V_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_36_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_36_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_36_ce0 <= ap_const_logic_1;
        else 
            buf_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_36_d0 <= 
        channeldata_V_36_fu_3216_p4 when (icmp_ln1035_36_fu_3226_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_36_load;

    buf_V_36_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_36_we0 <= ap_const_logic_1;
        else 
            buf_V_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_37_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_37_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_37_ce0 <= ap_const_logic_1;
        else 
            buf_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_37_d0 <= 
        channeldata_V_37_fu_3241_p4 when (icmp_ln1035_37_fu_3251_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_37_load;

    buf_V_37_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_37_we0 <= ap_const_logic_1;
        else 
            buf_V_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_38_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_38_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_38_ce0 <= ap_const_logic_1;
        else 
            buf_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_38_d0 <= 
        channeldata_V_38_fu_3266_p4 when (icmp_ln1035_38_fu_3276_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_38_load;

    buf_V_38_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_38_we0 <= ap_const_logic_1;
        else 
            buf_V_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_39_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_39_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_39_ce0 <= ap_const_logic_1;
        else 
            buf_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_39_d0 <= 
        channeldata_V_39_fu_3291_p4 when (icmp_ln1035_39_fu_3301_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_39_load;

    buf_V_39_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_39_we0 <= ap_const_logic_1;
        else 
            buf_V_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_d0 <= 
        channeldata_V_3_fu_2391_p4 when (icmp_ln1035_3_fu_2401_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;

    buf_V_3_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_3_we0 <= ap_const_logic_1;
        else 
            buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_40_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_40_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_40_ce0 <= ap_const_logic_1;
        else 
            buf_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_40_d0 <= 
        channeldata_V_40_fu_3316_p4 when (icmp_ln1035_40_fu_3326_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_40_load;

    buf_V_40_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_40_we0 <= ap_const_logic_1;
        else 
            buf_V_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_41_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_41_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_41_ce0 <= ap_const_logic_1;
        else 
            buf_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_41_d0 <= 
        channeldata_V_41_fu_3341_p4 when (icmp_ln1035_41_fu_3351_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_41_load;

    buf_V_41_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_41_we0 <= ap_const_logic_1;
        else 
            buf_V_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_42_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_42_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_42_ce0 <= ap_const_logic_1;
        else 
            buf_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_42_d0 <= 
        channeldata_V_42_fu_3366_p4 when (icmp_ln1035_42_fu_3376_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_42_load;

    buf_V_42_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_42_we0 <= ap_const_logic_1;
        else 
            buf_V_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_43_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_43_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_43_ce0 <= ap_const_logic_1;
        else 
            buf_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_43_d0 <= 
        channeldata_V_43_fu_3391_p4 when (icmp_ln1035_43_fu_3401_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_43_load;

    buf_V_43_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_43_we0 <= ap_const_logic_1;
        else 
            buf_V_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_44_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_44_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_44_ce0 <= ap_const_logic_1;
        else 
            buf_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_44_d0 <= 
        channeldata_V_44_fu_3416_p4 when (icmp_ln1035_44_fu_3426_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_44_load;

    buf_V_44_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_44_we0 <= ap_const_logic_1;
        else 
            buf_V_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_45_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_45_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_45_ce0 <= ap_const_logic_1;
        else 
            buf_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_45_d0 <= 
        channeldata_V_45_fu_3441_p4 when (icmp_ln1035_45_fu_3451_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_45_load;

    buf_V_45_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_45_we0 <= ap_const_logic_1;
        else 
            buf_V_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_46_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_46_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_46_ce0 <= ap_const_logic_1;
        else 
            buf_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_46_d0 <= 
        channeldata_V_46_fu_3466_p4 when (icmp_ln1035_46_fu_3476_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_46_load;

    buf_V_46_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_46_we0 <= ap_const_logic_1;
        else 
            buf_V_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_47_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_47_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_47_ce0 <= ap_const_logic_1;
        else 
            buf_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_47_d0 <= 
        channeldata_V_47_fu_3491_p4 when (icmp_ln1035_47_fu_3501_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_47_load;

    buf_V_47_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_47_we0 <= ap_const_logic_1;
        else 
            buf_V_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_48_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_48_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_48_ce0 <= ap_const_logic_1;
        else 
            buf_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_48_d0 <= 
        channeldata_V_48_fu_3516_p4 when (icmp_ln1035_48_fu_3526_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_48_load;

    buf_V_48_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_48_we0 <= ap_const_logic_1;
        else 
            buf_V_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_49_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_49_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_49_ce0 <= ap_const_logic_1;
        else 
            buf_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_49_d0 <= 
        channeldata_V_49_fu_3541_p4 when (icmp_ln1035_49_fu_3551_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_49_load;

    buf_V_49_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_49_we0 <= ap_const_logic_1;
        else 
            buf_V_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_d0 <= 
        channeldata_V_4_fu_2416_p4 when (icmp_ln1035_4_fu_2426_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;

    buf_V_4_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_4_we0 <= ap_const_logic_1;
        else 
            buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_50_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_50_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_50_ce0 <= ap_const_logic_1;
        else 
            buf_V_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_50_d0 <= 
        channeldata_V_50_fu_3566_p4 when (icmp_ln1035_50_fu_3576_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_50_load;

    buf_V_50_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_50_we0 <= ap_const_logic_1;
        else 
            buf_V_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_51_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_51_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_51_ce0 <= ap_const_logic_1;
        else 
            buf_V_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_51_d0 <= 
        channeldata_V_51_fu_3591_p4 when (icmp_ln1035_51_fu_3601_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_51_load;

    buf_V_51_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_51_we0 <= ap_const_logic_1;
        else 
            buf_V_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_52_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_52_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_52_ce0 <= ap_const_logic_1;
        else 
            buf_V_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_52_d0 <= 
        channeldata_V_52_fu_3616_p4 when (icmp_ln1035_52_fu_3626_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_52_load;

    buf_V_52_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_52_we0 <= ap_const_logic_1;
        else 
            buf_V_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_53_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_53_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_53_ce0 <= ap_const_logic_1;
        else 
            buf_V_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_53_d0 <= 
        channeldata_V_53_fu_3641_p4 when (icmp_ln1035_53_fu_3651_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_53_load;

    buf_V_53_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_53_we0 <= ap_const_logic_1;
        else 
            buf_V_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_54_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_54_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_54_ce0 <= ap_const_logic_1;
        else 
            buf_V_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_54_d0 <= 
        channeldata_V_54_fu_3666_p4 when (icmp_ln1035_54_fu_3676_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_54_load;

    buf_V_54_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_54_we0 <= ap_const_logic_1;
        else 
            buf_V_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_55_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_55_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_55_ce0 <= ap_const_logic_1;
        else 
            buf_V_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_55_d0 <= 
        channeldata_V_55_fu_3691_p4 when (icmp_ln1035_55_fu_3701_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_55_load;

    buf_V_55_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_55_we0 <= ap_const_logic_1;
        else 
            buf_V_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_d0 <= 
        channeldata_V_5_fu_2441_p4 when (icmp_ln1035_5_fu_2451_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;

    buf_V_5_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_5_we0 <= ap_const_logic_1;
        else 
            buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_d0 <= 
        channeldata_V_6_fu_2466_p4 when (icmp_ln1035_6_fu_2476_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;

    buf_V_6_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_6_we0 <= ap_const_logic_1;
        else 
            buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_7_ce0 <= ap_const_logic_1;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_d0 <= 
        channeldata_V_7_fu_2491_p4 when (icmp_ln1035_7_fu_2501_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;

    buf_V_7_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_7_we0 <= ap_const_logic_1;
        else 
            buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_8_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_8_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_8_ce0 <= ap_const_logic_1;
        else 
            buf_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_8_d0 <= 
        channeldata_V_8_fu_2516_p4 when (icmp_ln1035_8_fu_2526_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_8_load;

    buf_V_8_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_8_we0 <= ap_const_logic_1;
        else 
            buf_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_9_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_9_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_9_ce0 <= ap_const_logic_1;
        else 
            buf_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_9_d0 <= 
        channeldata_V_9_fu_2541_p4 when (icmp_ln1035_9_fu_2551_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_9_load;

    buf_V_9_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_9_we0 <= ap_const_logic_1;
        else 
            buf_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_address0 <= zext_ln156_cast_fu_1794_p1(4 - 1 downto 0);

    buf_V_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_d0 <= 
        channeldata_V_fu_2322_p1 when (icmp_ln1035_fu_2326_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;

    buf_V_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, icmp_ln158_1_fu_3716_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_1_fu_3716_p2 = ap_const_lv1_1) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_we0 <= ap_const_logic_1;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    channeldata_V_10_fu_2566_p4 <= in0_V_TDATA(32 downto 30);
    channeldata_V_11_fu_2591_p4 <= in0_V_TDATA(35 downto 33);
    channeldata_V_12_fu_2616_p4 <= in0_V_TDATA(38 downto 36);
    channeldata_V_13_fu_2641_p4 <= in0_V_TDATA(41 downto 39);
    channeldata_V_14_fu_2666_p4 <= in0_V_TDATA(44 downto 42);
    channeldata_V_15_fu_2691_p4 <= in0_V_TDATA(47 downto 45);
    channeldata_V_16_fu_2716_p4 <= in0_V_TDATA(50 downto 48);
    channeldata_V_17_fu_2741_p4 <= in0_V_TDATA(53 downto 51);
    channeldata_V_18_fu_2766_p4 <= in0_V_TDATA(56 downto 54);
    channeldata_V_19_fu_2791_p4 <= in0_V_TDATA(59 downto 57);
    channeldata_V_1_fu_2341_p4 <= in0_V_TDATA(5 downto 3);
    channeldata_V_20_fu_2816_p4 <= in0_V_TDATA(62 downto 60);
    channeldata_V_21_fu_2841_p4 <= in0_V_TDATA(65 downto 63);
    channeldata_V_22_fu_2866_p4 <= in0_V_TDATA(68 downto 66);
    channeldata_V_23_fu_2891_p4 <= in0_V_TDATA(71 downto 69);
    channeldata_V_24_fu_2916_p4 <= in0_V_TDATA(74 downto 72);
    channeldata_V_25_fu_2941_p4 <= in0_V_TDATA(77 downto 75);
    channeldata_V_26_fu_2966_p4 <= in0_V_TDATA(80 downto 78);
    channeldata_V_27_fu_2991_p4 <= in0_V_TDATA(83 downto 81);
    channeldata_V_28_fu_3016_p4 <= in0_V_TDATA(86 downto 84);
    channeldata_V_29_fu_3041_p4 <= in0_V_TDATA(89 downto 87);
    channeldata_V_2_fu_2366_p4 <= in0_V_TDATA(8 downto 6);
    channeldata_V_30_fu_3066_p4 <= in0_V_TDATA(92 downto 90);
    channeldata_V_31_fu_3091_p4 <= in0_V_TDATA(95 downto 93);
    channeldata_V_32_fu_3116_p4 <= in0_V_TDATA(98 downto 96);
    channeldata_V_33_fu_3141_p4 <= in0_V_TDATA(101 downto 99);
    channeldata_V_34_fu_3166_p4 <= in0_V_TDATA(104 downto 102);
    channeldata_V_35_fu_3191_p4 <= in0_V_TDATA(107 downto 105);
    channeldata_V_36_fu_3216_p4 <= in0_V_TDATA(110 downto 108);
    channeldata_V_37_fu_3241_p4 <= in0_V_TDATA(113 downto 111);
    channeldata_V_38_fu_3266_p4 <= in0_V_TDATA(116 downto 114);
    channeldata_V_39_fu_3291_p4 <= in0_V_TDATA(119 downto 117);
    channeldata_V_3_fu_2391_p4 <= in0_V_TDATA(11 downto 9);
    channeldata_V_40_fu_3316_p4 <= in0_V_TDATA(122 downto 120);
    channeldata_V_41_fu_3341_p4 <= in0_V_TDATA(125 downto 123);
    channeldata_V_42_fu_3366_p4 <= in0_V_TDATA(128 downto 126);
    channeldata_V_43_fu_3391_p4 <= in0_V_TDATA(131 downto 129);
    channeldata_V_44_fu_3416_p4 <= in0_V_TDATA(134 downto 132);
    channeldata_V_45_fu_3441_p4 <= in0_V_TDATA(137 downto 135);
    channeldata_V_46_fu_3466_p4 <= in0_V_TDATA(140 downto 138);
    channeldata_V_47_fu_3491_p4 <= in0_V_TDATA(143 downto 141);
    channeldata_V_48_fu_3516_p4 <= in0_V_TDATA(146 downto 144);
    channeldata_V_49_fu_3541_p4 <= in0_V_TDATA(149 downto 147);
    channeldata_V_4_fu_2416_p4 <= in0_V_TDATA(14 downto 12);
    channeldata_V_50_fu_3566_p4 <= in0_V_TDATA(152 downto 150);
    channeldata_V_51_fu_3591_p4 <= in0_V_TDATA(155 downto 153);
    channeldata_V_52_fu_3616_p4 <= in0_V_TDATA(158 downto 156);
    channeldata_V_53_fu_3641_p4 <= in0_V_TDATA(161 downto 159);
    channeldata_V_54_fu_3666_p4 <= in0_V_TDATA(164 downto 162);
    channeldata_V_55_fu_3691_p4 <= in0_V_TDATA(167 downto 165);
    channeldata_V_5_fu_2441_p4 <= in0_V_TDATA(17 downto 15);
    channeldata_V_6_fu_2466_p4 <= in0_V_TDATA(20 downto 18);
    channeldata_V_7_fu_2491_p4 <= in0_V_TDATA(23 downto 21);
    channeldata_V_8_fu_2516_p4 <= in0_V_TDATA(26 downto 24);
    channeldata_V_9_fu_2541_p4 <= in0_V_TDATA(29 downto 27);
    channeldata_V_fu_2322_p1 <= in0_V_TDATA(3 - 1 downto 0);
    icmp_ln1035_10_fu_2576_p2 <= "1" when (unsigned(channeldata_V_10_fu_2566_p4) > unsigned(ap_sig_allocacmp_oldMax_V_10_load)) else "0";
    icmp_ln1035_11_fu_2601_p2 <= "1" when (unsigned(channeldata_V_11_fu_2591_p4) > unsigned(ap_sig_allocacmp_oldMax_V_11_load)) else "0";
    icmp_ln1035_12_fu_2626_p2 <= "1" when (unsigned(channeldata_V_12_fu_2616_p4) > unsigned(ap_sig_allocacmp_oldMax_V_12_load)) else "0";
    icmp_ln1035_13_fu_2651_p2 <= "1" when (unsigned(channeldata_V_13_fu_2641_p4) > unsigned(ap_sig_allocacmp_oldMax_V_13_load)) else "0";
    icmp_ln1035_14_fu_2676_p2 <= "1" when (unsigned(channeldata_V_14_fu_2666_p4) > unsigned(ap_sig_allocacmp_oldMax_V_14_load)) else "0";
    icmp_ln1035_15_fu_2701_p2 <= "1" when (unsigned(channeldata_V_15_fu_2691_p4) > unsigned(ap_sig_allocacmp_oldMax_V_15_load)) else "0";
    icmp_ln1035_16_fu_2726_p2 <= "1" when (unsigned(channeldata_V_16_fu_2716_p4) > unsigned(ap_sig_allocacmp_oldMax_V_16_load)) else "0";
    icmp_ln1035_17_fu_2751_p2 <= "1" when (unsigned(channeldata_V_17_fu_2741_p4) > unsigned(ap_sig_allocacmp_oldMax_V_17_load)) else "0";
    icmp_ln1035_18_fu_2776_p2 <= "1" when (unsigned(channeldata_V_18_fu_2766_p4) > unsigned(ap_sig_allocacmp_oldMax_V_18_load)) else "0";
    icmp_ln1035_19_fu_2801_p2 <= "1" when (unsigned(channeldata_V_19_fu_2791_p4) > unsigned(ap_sig_allocacmp_oldMax_V_19_load)) else "0";
    icmp_ln1035_1_fu_2351_p2 <= "1" when (unsigned(channeldata_V_1_fu_2341_p4) > unsigned(ap_sig_allocacmp_oldMax_V_1_load)) else "0";
    icmp_ln1035_20_fu_2826_p2 <= "1" when (unsigned(channeldata_V_20_fu_2816_p4) > unsigned(ap_sig_allocacmp_oldMax_V_20_load)) else "0";
    icmp_ln1035_21_fu_2851_p2 <= "1" when (unsigned(channeldata_V_21_fu_2841_p4) > unsigned(ap_sig_allocacmp_oldMax_V_21_load)) else "0";
    icmp_ln1035_22_fu_2876_p2 <= "1" when (unsigned(channeldata_V_22_fu_2866_p4) > unsigned(ap_sig_allocacmp_oldMax_V_22_load)) else "0";
    icmp_ln1035_23_fu_2901_p2 <= "1" when (unsigned(channeldata_V_23_fu_2891_p4) > unsigned(ap_sig_allocacmp_oldMax_V_23_load)) else "0";
    icmp_ln1035_24_fu_2926_p2 <= "1" when (unsigned(channeldata_V_24_fu_2916_p4) > unsigned(ap_sig_allocacmp_oldMax_V_24_load)) else "0";
    icmp_ln1035_25_fu_2951_p2 <= "1" when (unsigned(channeldata_V_25_fu_2941_p4) > unsigned(ap_sig_allocacmp_oldMax_V_25_load)) else "0";
    icmp_ln1035_26_fu_2976_p2 <= "1" when (unsigned(channeldata_V_26_fu_2966_p4) > unsigned(ap_sig_allocacmp_oldMax_V_26_load)) else "0";
    icmp_ln1035_27_fu_3001_p2 <= "1" when (unsigned(channeldata_V_27_fu_2991_p4) > unsigned(ap_sig_allocacmp_oldMax_V_27_load)) else "0";
    icmp_ln1035_28_fu_3026_p2 <= "1" when (unsigned(channeldata_V_28_fu_3016_p4) > unsigned(ap_sig_allocacmp_oldMax_V_28_load)) else "0";
    icmp_ln1035_29_fu_3051_p2 <= "1" when (unsigned(channeldata_V_29_fu_3041_p4) > unsigned(ap_sig_allocacmp_oldMax_V_29_load)) else "0";
    icmp_ln1035_2_fu_2376_p2 <= "1" when (unsigned(channeldata_V_2_fu_2366_p4) > unsigned(ap_sig_allocacmp_oldMax_V_2_load)) else "0";
    icmp_ln1035_30_fu_3076_p2 <= "1" when (unsigned(channeldata_V_30_fu_3066_p4) > unsigned(ap_sig_allocacmp_oldMax_V_30_load)) else "0";
    icmp_ln1035_31_fu_3101_p2 <= "1" when (unsigned(channeldata_V_31_fu_3091_p4) > unsigned(ap_sig_allocacmp_oldMax_V_31_load)) else "0";
    icmp_ln1035_32_fu_3126_p2 <= "1" when (unsigned(channeldata_V_32_fu_3116_p4) > unsigned(ap_sig_allocacmp_oldMax_V_32_load)) else "0";
    icmp_ln1035_33_fu_3151_p2 <= "1" when (unsigned(channeldata_V_33_fu_3141_p4) > unsigned(ap_sig_allocacmp_oldMax_V_33_load)) else "0";
    icmp_ln1035_34_fu_3176_p2 <= "1" when (unsigned(channeldata_V_34_fu_3166_p4) > unsigned(ap_sig_allocacmp_oldMax_V_34_load)) else "0";
    icmp_ln1035_35_fu_3201_p2 <= "1" when (unsigned(channeldata_V_35_fu_3191_p4) > unsigned(ap_sig_allocacmp_oldMax_V_35_load)) else "0";
    icmp_ln1035_36_fu_3226_p2 <= "1" when (unsigned(channeldata_V_36_fu_3216_p4) > unsigned(ap_sig_allocacmp_oldMax_V_36_load)) else "0";
    icmp_ln1035_37_fu_3251_p2 <= "1" when (unsigned(channeldata_V_37_fu_3241_p4) > unsigned(ap_sig_allocacmp_oldMax_V_37_load)) else "0";
    icmp_ln1035_38_fu_3276_p2 <= "1" when (unsigned(channeldata_V_38_fu_3266_p4) > unsigned(ap_sig_allocacmp_oldMax_V_38_load)) else "0";
    icmp_ln1035_39_fu_3301_p2 <= "1" when (unsigned(channeldata_V_39_fu_3291_p4) > unsigned(ap_sig_allocacmp_oldMax_V_39_load)) else "0";
    icmp_ln1035_3_fu_2401_p2 <= "1" when (unsigned(channeldata_V_3_fu_2391_p4) > unsigned(ap_sig_allocacmp_oldMax_V_3_load)) else "0";
    icmp_ln1035_40_fu_3326_p2 <= "1" when (unsigned(channeldata_V_40_fu_3316_p4) > unsigned(ap_sig_allocacmp_oldMax_V_40_load)) else "0";
    icmp_ln1035_41_fu_3351_p2 <= "1" when (unsigned(channeldata_V_41_fu_3341_p4) > unsigned(ap_sig_allocacmp_oldMax_V_41_load)) else "0";
    icmp_ln1035_42_fu_3376_p2 <= "1" when (unsigned(channeldata_V_42_fu_3366_p4) > unsigned(ap_sig_allocacmp_oldMax_V_42_load)) else "0";
    icmp_ln1035_43_fu_3401_p2 <= "1" when (unsigned(channeldata_V_43_fu_3391_p4) > unsigned(ap_sig_allocacmp_oldMax_V_43_load)) else "0";
    icmp_ln1035_44_fu_3426_p2 <= "1" when (unsigned(channeldata_V_44_fu_3416_p4) > unsigned(ap_sig_allocacmp_oldMax_V_44_load)) else "0";
    icmp_ln1035_45_fu_3451_p2 <= "1" when (unsigned(channeldata_V_45_fu_3441_p4) > unsigned(ap_sig_allocacmp_oldMax_V_45_load)) else "0";
    icmp_ln1035_46_fu_3476_p2 <= "1" when (unsigned(channeldata_V_46_fu_3466_p4) > unsigned(ap_sig_allocacmp_oldMax_V_46_load)) else "0";
    icmp_ln1035_47_fu_3501_p2 <= "1" when (unsigned(channeldata_V_47_fu_3491_p4) > unsigned(ap_sig_allocacmp_oldMax_V_47_load)) else "0";
    icmp_ln1035_48_fu_3526_p2 <= "1" when (unsigned(channeldata_V_48_fu_3516_p4) > unsigned(ap_sig_allocacmp_oldMax_V_48_load)) else "0";
    icmp_ln1035_49_fu_3551_p2 <= "1" when (unsigned(channeldata_V_49_fu_3541_p4) > unsigned(ap_sig_allocacmp_oldMax_V_49_load)) else "0";
    icmp_ln1035_4_fu_2426_p2 <= "1" when (unsigned(channeldata_V_4_fu_2416_p4) > unsigned(ap_sig_allocacmp_oldMax_V_4_load)) else "0";
    icmp_ln1035_50_fu_3576_p2 <= "1" when (unsigned(channeldata_V_50_fu_3566_p4) > unsigned(ap_sig_allocacmp_oldMax_V_50_load)) else "0";
    icmp_ln1035_51_fu_3601_p2 <= "1" when (unsigned(channeldata_V_51_fu_3591_p4) > unsigned(ap_sig_allocacmp_oldMax_V_51_load)) else "0";
    icmp_ln1035_52_fu_3626_p2 <= "1" when (unsigned(channeldata_V_52_fu_3616_p4) > unsigned(ap_sig_allocacmp_oldMax_V_52_load)) else "0";
    icmp_ln1035_53_fu_3651_p2 <= "1" when (unsigned(channeldata_V_53_fu_3641_p4) > unsigned(ap_sig_allocacmp_oldMax_V_53_load)) else "0";
    icmp_ln1035_54_fu_3676_p2 <= "1" when (unsigned(channeldata_V_54_fu_3666_p4) > unsigned(ap_sig_allocacmp_oldMax_V_54_load)) else "0";
    icmp_ln1035_55_fu_3701_p2 <= "1" when (unsigned(channeldata_V_55_fu_3691_p4) > unsigned(ap_sig_allocacmp_oldMax_V_55_load)) else "0";
    icmp_ln1035_5_fu_2451_p2 <= "1" when (unsigned(channeldata_V_5_fu_2441_p4) > unsigned(ap_sig_allocacmp_oldMax_V_5_load)) else "0";
    icmp_ln1035_6_fu_2476_p2 <= "1" when (unsigned(channeldata_V_6_fu_2466_p4) > unsigned(ap_sig_allocacmp_oldMax_V_6_load)) else "0";
    icmp_ln1035_7_fu_2501_p2 <= "1" when (unsigned(channeldata_V_7_fu_2491_p4) > unsigned(ap_sig_allocacmp_oldMax_V_7_load)) else "0";
    icmp_ln1035_8_fu_2526_p2 <= "1" when (unsigned(channeldata_V_8_fu_2516_p4) > unsigned(ap_sig_allocacmp_oldMax_V_8_load)) else "0";
    icmp_ln1035_9_fu_2551_p2 <= "1" when (unsigned(channeldata_V_9_fu_2541_p4) > unsigned(ap_sig_allocacmp_oldMax_V_9_load)) else "0";
    icmp_ln1035_fu_2326_p2 <= "1" when (unsigned(channeldata_V_fu_2322_p1) > unsigned(ap_sig_allocacmp_oldMax_V_load)) else "0";
    icmp_ln158_1_fu_3716_p2 <= "1" when (kx_2_fu_2148_p2 = ap_const_lv2_2) else "0";
    icmp_ln158_fu_2142_p2 <= "1" when (ap_sig_allocacmp_kx_1 = ap_const_lv2_2) else "0";

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if (((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_2142_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_2142_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    kx_2_fu_2148_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_kx_1) + unsigned(ap_const_lv2_1));
    select_ln167_10_fu_2582_p3 <= 
        channeldata_V_10_fu_2566_p4 when (icmp_ln1035_10_fu_2576_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_10_load;
    select_ln167_11_fu_2607_p3 <= 
        channeldata_V_11_fu_2591_p4 when (icmp_ln1035_11_fu_2601_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_11_load;
    select_ln167_12_fu_2632_p3 <= 
        channeldata_V_12_fu_2616_p4 when (icmp_ln1035_12_fu_2626_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_12_load;
    select_ln167_13_fu_2657_p3 <= 
        channeldata_V_13_fu_2641_p4 when (icmp_ln1035_13_fu_2651_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_13_load;
    select_ln167_14_fu_2682_p3 <= 
        channeldata_V_14_fu_2666_p4 when (icmp_ln1035_14_fu_2676_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_14_load;
    select_ln167_15_fu_2707_p3 <= 
        channeldata_V_15_fu_2691_p4 when (icmp_ln1035_15_fu_2701_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_15_load;
    select_ln167_16_fu_2732_p3 <= 
        channeldata_V_16_fu_2716_p4 when (icmp_ln1035_16_fu_2726_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_16_load;
    select_ln167_17_fu_2757_p3 <= 
        channeldata_V_17_fu_2741_p4 when (icmp_ln1035_17_fu_2751_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_17_load;
    select_ln167_18_fu_2782_p3 <= 
        channeldata_V_18_fu_2766_p4 when (icmp_ln1035_18_fu_2776_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_18_load;
    select_ln167_19_fu_2807_p3 <= 
        channeldata_V_19_fu_2791_p4 when (icmp_ln1035_19_fu_2801_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_19_load;
    select_ln167_1_fu_2357_p3 <= 
        channeldata_V_1_fu_2341_p4 when (icmp_ln1035_1_fu_2351_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;
    select_ln167_20_fu_2832_p3 <= 
        channeldata_V_20_fu_2816_p4 when (icmp_ln1035_20_fu_2826_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_20_load;
    select_ln167_21_fu_2857_p3 <= 
        channeldata_V_21_fu_2841_p4 when (icmp_ln1035_21_fu_2851_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_21_load;
    select_ln167_22_fu_2882_p3 <= 
        channeldata_V_22_fu_2866_p4 when (icmp_ln1035_22_fu_2876_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_22_load;
    select_ln167_23_fu_2907_p3 <= 
        channeldata_V_23_fu_2891_p4 when (icmp_ln1035_23_fu_2901_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_23_load;
    select_ln167_24_fu_2932_p3 <= 
        channeldata_V_24_fu_2916_p4 when (icmp_ln1035_24_fu_2926_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_24_load;
    select_ln167_25_fu_2957_p3 <= 
        channeldata_V_25_fu_2941_p4 when (icmp_ln1035_25_fu_2951_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_25_load;
    select_ln167_26_fu_2982_p3 <= 
        channeldata_V_26_fu_2966_p4 when (icmp_ln1035_26_fu_2976_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_26_load;
    select_ln167_27_fu_3007_p3 <= 
        channeldata_V_27_fu_2991_p4 when (icmp_ln1035_27_fu_3001_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_27_load;
    select_ln167_28_fu_3032_p3 <= 
        channeldata_V_28_fu_3016_p4 when (icmp_ln1035_28_fu_3026_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_28_load;
    select_ln167_29_fu_3057_p3 <= 
        channeldata_V_29_fu_3041_p4 when (icmp_ln1035_29_fu_3051_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_29_load;
    select_ln167_2_fu_2382_p3 <= 
        channeldata_V_2_fu_2366_p4 when (icmp_ln1035_2_fu_2376_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;
    select_ln167_30_fu_3082_p3 <= 
        channeldata_V_30_fu_3066_p4 when (icmp_ln1035_30_fu_3076_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_30_load;
    select_ln167_31_fu_3107_p3 <= 
        channeldata_V_31_fu_3091_p4 when (icmp_ln1035_31_fu_3101_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_31_load;
    select_ln167_32_fu_3132_p3 <= 
        channeldata_V_32_fu_3116_p4 when (icmp_ln1035_32_fu_3126_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_32_load;
    select_ln167_33_fu_3157_p3 <= 
        channeldata_V_33_fu_3141_p4 when (icmp_ln1035_33_fu_3151_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_33_load;
    select_ln167_34_fu_3182_p3 <= 
        channeldata_V_34_fu_3166_p4 when (icmp_ln1035_34_fu_3176_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_34_load;
    select_ln167_35_fu_3207_p3 <= 
        channeldata_V_35_fu_3191_p4 when (icmp_ln1035_35_fu_3201_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_35_load;
    select_ln167_36_fu_3232_p3 <= 
        channeldata_V_36_fu_3216_p4 when (icmp_ln1035_36_fu_3226_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_36_load;
    select_ln167_37_fu_3257_p3 <= 
        channeldata_V_37_fu_3241_p4 when (icmp_ln1035_37_fu_3251_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_37_load;
    select_ln167_38_fu_3282_p3 <= 
        channeldata_V_38_fu_3266_p4 when (icmp_ln1035_38_fu_3276_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_38_load;
    select_ln167_39_fu_3307_p3 <= 
        channeldata_V_39_fu_3291_p4 when (icmp_ln1035_39_fu_3301_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_39_load;
    select_ln167_3_fu_2407_p3 <= 
        channeldata_V_3_fu_2391_p4 when (icmp_ln1035_3_fu_2401_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;
    select_ln167_40_fu_3332_p3 <= 
        channeldata_V_40_fu_3316_p4 when (icmp_ln1035_40_fu_3326_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_40_load;
    select_ln167_41_fu_3357_p3 <= 
        channeldata_V_41_fu_3341_p4 when (icmp_ln1035_41_fu_3351_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_41_load;
    select_ln167_42_fu_3382_p3 <= 
        channeldata_V_42_fu_3366_p4 when (icmp_ln1035_42_fu_3376_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_42_load;
    select_ln167_43_fu_3407_p3 <= 
        channeldata_V_43_fu_3391_p4 when (icmp_ln1035_43_fu_3401_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_43_load;
    select_ln167_44_fu_3432_p3 <= 
        channeldata_V_44_fu_3416_p4 when (icmp_ln1035_44_fu_3426_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_44_load;
    select_ln167_45_fu_3457_p3 <= 
        channeldata_V_45_fu_3441_p4 when (icmp_ln1035_45_fu_3451_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_45_load;
    select_ln167_46_fu_3482_p3 <= 
        channeldata_V_46_fu_3466_p4 when (icmp_ln1035_46_fu_3476_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_46_load;
    select_ln167_47_fu_3507_p3 <= 
        channeldata_V_47_fu_3491_p4 when (icmp_ln1035_47_fu_3501_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_47_load;
    select_ln167_48_fu_3532_p3 <= 
        channeldata_V_48_fu_3516_p4 when (icmp_ln1035_48_fu_3526_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_48_load;
    select_ln167_49_fu_3557_p3 <= 
        channeldata_V_49_fu_3541_p4 when (icmp_ln1035_49_fu_3551_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_49_load;
    select_ln167_4_fu_2432_p3 <= 
        channeldata_V_4_fu_2416_p4 when (icmp_ln1035_4_fu_2426_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;
    select_ln167_50_fu_3582_p3 <= 
        channeldata_V_50_fu_3566_p4 when (icmp_ln1035_50_fu_3576_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_50_load;
    select_ln167_51_fu_3607_p3 <= 
        channeldata_V_51_fu_3591_p4 when (icmp_ln1035_51_fu_3601_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_51_load;
    select_ln167_52_fu_3632_p3 <= 
        channeldata_V_52_fu_3616_p4 when (icmp_ln1035_52_fu_3626_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_52_load;
    select_ln167_53_fu_3657_p3 <= 
        channeldata_V_53_fu_3641_p4 when (icmp_ln1035_53_fu_3651_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_53_load;
    select_ln167_54_fu_3682_p3 <= 
        channeldata_V_54_fu_3666_p4 when (icmp_ln1035_54_fu_3676_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_54_load;
    select_ln167_55_fu_3707_p3 <= 
        channeldata_V_55_fu_3691_p4 when (icmp_ln1035_55_fu_3701_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_55_load;
    select_ln167_5_fu_2457_p3 <= 
        channeldata_V_5_fu_2441_p4 when (icmp_ln1035_5_fu_2451_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;
    select_ln167_6_fu_2482_p3 <= 
        channeldata_V_6_fu_2466_p4 when (icmp_ln1035_6_fu_2476_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;
    select_ln167_7_fu_2507_p3 <= 
        channeldata_V_7_fu_2491_p4 when (icmp_ln1035_7_fu_2501_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;
    select_ln167_8_fu_2532_p3 <= 
        channeldata_V_8_fu_2516_p4 when (icmp_ln1035_8_fu_2526_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_8_load;
    select_ln167_9_fu_2557_p3 <= 
        channeldata_V_9_fu_2541_p4 when (icmp_ln1035_9_fu_2551_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_9_load;
    select_ln167_fu_2332_p3 <= 
        channeldata_V_fu_2322_p1 when (icmp_ln1035_fu_2326_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;
    zext_ln156_cast_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln156),64));
end behav;
