|RCB_TOP
RST_WD => rcb_registers:i_rcb_registers.RST_WD
A_24V_L_EN <= rcb_registers:i_rcb_registers.A_24V_L_EN
B_24V_L_EN <= rcb_registers:i_rcb_registers.B_24V_L_EN
A_24V_R_EN <= rcb_registers:i_rcb_registers.A_24V_R_EN
B_24V_R_EN <= rcb_registers:i_rcb_registers.B_24V_R_EN
A_35V_L_EN <= rcb_registers:i_rcb_registers.A_35V_L_EN
B_35V_L_EN <= rcb_registers:i_rcb_registers.B_35V_L_EN
A_35V_R_EN <= rcb_registers:i_rcb_registers.A_35V_R_EN
B_35V_R_EN <= rcb_registers:i_rcb_registers.B_35V_R_EN
BIT_SSR_SW <= rcb_registers:i_rcb_registers.BIT_SSR_SW
CLK_100M => i2c_top:i2c_top_inst.clk
CLK_100M => MICCB_GEN_SYNC_FPGA_FF.CLK
CLK_100M => MICCB_GEN_SYNC_FPGA_F.CLK
CLK_100M => MicCB_SYNC_CNT[0].CLK
CLK_100M => MicCB_SYNC_CNT[1].CLK
CLK_100M => MicCB_SYNC_CNT[2].CLK
CLK_100M => MicCB_SYNC_CNT[3].CLK
CLK_100M => MicCB_SYNC_CNT[4].CLK
CLK_100M => MicCB_SYNC_CNT[5].CLK
CLK_100M => MicCB_SYNC_CNT[6].CLK
CLK_100M => MicCB_SYNC_CNT[7].CLK
CLK_100M => MicCB_SYNC_CNT[8].CLK
CLK_100M => MicCB_SYNC_CNT[9].CLK
CLK_100M => MicCB_SYNC_CNT[10].CLK
CLK_100M => MicCB_SYNC_CNT[11].CLK
CLK_100M => MicCB_SYNC_CNT[12].CLK
CLK_100M => MicCB_SYNC_CNT[13].CLK
CLK_100M => MicCB_SYNC_CNT[14].CLK
CLK_100M => MicCB_SYNC_CNT[15].CLK
CLK_100M => MicCB_SYNC_CNT[16].CLK
CLK_100M => MicCB_SYNC_CNT[17].CLK
CLK_100M => MicCB_SYNC_CNT[18].CLK
CLK_100M => MicCB_SYNC_CNT[19].CLK
CLK_100M => MicCB_SYNC_CNT[20].CLK
CLK_100M => MicCB_SYNC_CNT[21].CLK
CLK_100M => MicCB_SYNC_CNT[22].CLK
CLK_100M => MicCB_SYNC_CNT[23].CLK
CLK_100M => MicCB_SYNC_CNT[24].CLK
CLK_100M => MicCB_SYNC_CNT[25].CLK
CLK_100M => MicCB_SYNC_CNT[26].CLK
CLK_100M => MicCB_SYNC_CNT[27].CLK
CLK_100M => MicCB_SYNC_CNT[28].CLK
CLK_100M => MicCB_SYNC_CNT[29].CLK
CLK_100M => MicCB_SYNC_CNT[30].CLK
CLK_100M => MicCB_SYNC_CNT[31].CLK
CLK_100M => UART_PLL:UART_PLL_inst.inclk0
CLK_100M => rcb_registers:i_rcb_registers.clk_100m
CLK_100M => FAN:FAN1_inst.CLK
CLK_100M => FAN:FAN2_inst.CLK
CLK_100M => rcb_spi:rcb_spi_inst.clk_100m
CONFIG_SEL => ~NO_FANOUT~
CPU_RESETn => ~NO_FANOUT~
CS0 => rcb_spi:rcb_spi_inst.cs_n
ESTOP_DELAY <= ESTOP_DELAY.DB_MAX_OUTPUT_PORT_TYPE
ESTOP_OPEN_REQUEST => ~NO_FANOUT~
ESTOP_STATUS => ~NO_FANOUT~
ESTOP_STATUS_FAIL => rcb_registers:i_rcb_registers.ESTOP_STATUS_FAIL
FAN1_PWM <= FAN:FAN1_inst.PWM_OUT
FAN1_TACHO_BUFF => FAN:FAN1_inst.TACHO_IN
FAN2_PWM <= FAN:FAN2_inst.PWM_OUT
FAN2_TACHO_BUFF => FAN:FAN2_inst.TACHO_IN
FLA_PWR_DIS => rcb_registers:i_rcb_registers.FLA_PWR_DIS
FPGA4V_DIS <= FPGA4V_DIS.DB_MAX_OUTPUT_PORT_TYPE
FPGA_DIAG_ACT <= rcb_registers:i_rcb_registers.FPGA_DIAG_ACT
FPGA_ESTOP_REQ <= FPGA_ESTOP_REQ.DB_MAX_OUTPUT_PORT_TYPE
FPGA_FAULT <= rcb_registers:i_rcb_registers.FPGA_FAULT
FPGA_INT <= FPGA_INT.DB_MAX_OUTPUT_PORT_TYPE
FPGA_L_ROBOT_RX => ~NO_FANOUT~
FPGA_L_ROBOT_TX <= FPGA_L_ROBOT_TX.DB_MAX_OUTPUT_PORT_TYPE
FPGA_L_SP_TX <= FPGA_L_SP_TX.DB_MAX_OUTPUT_PORT_TYPE
FPGA_R_ROBOT_RX => ~NO_FANOUT~
FPGA_R_ROBOT_TX <= FPGA_R_ROBOT_TX.DB_MAX_OUTPUT_PORT_TYPE
FPGA_R_SP_TX <= ESTOP_DELAY.DB_MAX_OUTPUT_PORT_TYPE
FPGA_WHEEL_STOP_ELO <= rcb_registers:i_rcb_registers.FPGA_WHEEL_STOP_ELO
FPGA1 => rcb_registers:i_rcb_registers.FPGA1
FPGA10 <= rcb_registers:i_rcb_registers.FPGA10
FPGA11 <= rcb_registers:i_rcb_registers.FPGA11
FPGA12 <= rcb_registers:i_rcb_registers.FPGA12
FPGA13 <= rcb_registers:i_rcb_registers.FPGA13
FPGA2 => rcb_registers:i_rcb_registers.FPGA2
FPGA3 => rcb_registers:i_rcb_registers.FPGA3
FPGA4 => rcb_registers:i_rcb_registers.FPGA4
FPGA5 <= rcb_registers:i_rcb_registers.FPGA5
FPGA6 <= rcb_registers:i_rcb_registers.FPGA6
FPGA7 <= rcb_registers:i_rcb_registers.FPGA7
FPGA8 <= rcb_registers:i_rcb_registers.FPGA8
FPGA9 <= rcb_registers:i_rcb_registers.FPGA9
L_TOOL_EX_LED_DIN <= L_TOOL_EX_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
L_4MB_SER_IN_ER => rcb_registers:i_rcb_registers.L_4MB_SER_IN_ER
L_4MB_SER_IN_SE => UART_TOP:L_UART_TOP_inst.RXD_4MB
L_EEF_SER_IN_ER => rcb_registers:i_rcb_registers.L_EEF_SER_IN_ER
L_EEF_SER_IN_SE => UART_TOP:L_UART_TOP_inst.RXD_EFF
L_LED_DIN <= L_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
L_M5B_SER_IN_ER => rcb_registers:i_rcb_registers.L_M5B_SER_IN_ER
L_M5B_SER_IN_SE => UART_TOP:L_UART_TOP_inst.RXD_M5B
L_NC_switch_TOOL_EX_FPGA => rcb_registers:i_rcb_registers.L_NC_switch_TOOL_EX_FPGA
L_NO_switch_TOOL_EX_FPGA => rcb_registers:i_rcb_registers.L_NO_switch_TOOL_EX_FPGA
L_POS_SENS_0_OUT1_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_0_OUT1
L_POS_SENS_0_OUT2_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_0_OUT2
L_POS_SENS_1_OUT1_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_1_OUT1
L_POS_SENS_1_OUT2_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_1_OUT2
L_POS_SENS_OUT1_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_OUT1
L_POS_SENS_OUT2_BUFF => rcb_registers:i_rcb_registers.L_POS_SENS_OUT2
L_ROBOT_DIFF_SP2 => ~NO_FANOUT~
L_SCU_INVALIDn => rcb_registers:i_rcb_registers.L_SCU_INVALIDn
L_SER_RX_ER => rcb_registers:i_rcb_registers.L_SER_RX_ER
L_WHEEL_SENS_A1_OUT1_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_A1_OUT1
L_WHEEL_SENS_A1_OUT2_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_A1_OUT2
L_WHEEL_SENS_A2_OUT1_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_A2_OUT1
L_WHEEL_SENS_A2_OUT2_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_A2_OUT2
L_WHEEL_SENS_SPARE_OUT1_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_SPARE_OUT1
L_WHEEL_SENS_SPARE_OUT2_BUFF => rcb_registers:i_rcb_registers.L_WHEEL_SENS_SPARE_OUT2
LED_1 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[0]
LED_2 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[1]
LED_3 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[2]
LED_4 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[3]
LED_5 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[4]
LED_6 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[5]
LED_7 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[6]
LED_8 <= rcb_registers:i_rcb_registers.FPGA_LEDs_OUT[7]
MICCB_SP_IN_A_F => rcb_registers:i_rcb_registers.MICCB_SP_IN_A_F
MICCB_SP_IN_B_F => rcb_registers:i_rcb_registers.MICCB_SP_IN_B_F
MicCB_ESTOP_OPEN_REQUEST => rcb_registers:i_rcb_registers.MicCB_ESTOP_OPEN_REQUEST
MICCB_GEN_SYNC_FAIL => rcb_registers:i_rcb_registers.MICCB_GEN_SYNC_FAIL
MICCB_GEN_SYNC_FPGA => MICCB_GEN_SYNC_FPGA_F.DATAIN
MICCB_SPARE_IO0 => rcb_registers:i_rcb_registers.MICCB_SPARE_IO0
MICCB_SPARE_IO1 => rcb_registers:i_rcb_registers.MICCB_SPARE_IO1
MICCB_SPARE_IO2 => rcb_registers:i_rcb_registers.MICCB_SPARE_IO2
MICCB_SPARE_IO3 => rcb_registers:i_rcb_registers.MICCB_SPARE_IO3
MISO0 <= rcb_spi:rcb_spi_inst.miso_t
MOSI0 => rcb_spi:rcb_spi_inst.mosi
SCL_ADC <> i2c_top:i2c_top_inst.scl
SDA_ADC <> i2c_top:i2c_top_inst.sda
TEENSY_FPGA_R_RX <= UART_TOP:R_UART_TOP_inst.TXD_TEENSY
TEENSY_FPGA_R_TX => ~NO_FANOUT~
TEENSY_FPGA_L_RX <= UART_TOP:L_UART_TOP_inst.TXD_TEENSY
TEENSY_FPGA_L_TX => ~NO_FANOUT~
OPEN_ELO_REQUEST <= rcb_registers:i_rcb_registers.OPEN_ELO_REQUEST
PS_PG_FPGA => rcb_registers:i_rcb_registers.PS_PG_FPGA
R_TOOL_EX_LED_DIN <= R_TOOL_EX_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
R_4MB_SER_IN_ER => rcb_registers:i_rcb_registers.R_4MB_SER_IN_ER
R_4MB_SER_IN_SE => UART_TOP:R_UART_TOP_inst.RXD_4MB
R_EEF_SER_IN_ER => rcb_registers:i_rcb_registers.R_EEF_SER_IN_ER
R_EEF_SER_IN_SE => UART_TOP:R_UART_TOP_inst.RXD_EFF
R_LED_DIN <= R_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
R_M5B_SER_IN_ER => rcb_registers:i_rcb_registers.R_M5B_SER_IN_ER
R_M5B_SER_IN_SE => UART_TOP:R_UART_TOP_inst.RXD_M5B
R_NC_switch_TOOL_EX_FPGA => rcb_registers:i_rcb_registers.R_NC_switch_TOOL_EX_FPGA
R_NO_switch_TOOL_EX_FPGA => rcb_registers:i_rcb_registers.R_NO_switch_TOOL_EX_FPGA
R_POS_SENS_0_OUT1_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_0_OUT1
R_POS_SENS_0_OUT2_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_0_OUT2
R_POS_SENS_1_OUT1_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_1_OUT1
R_POS_SENS_1_OUT2_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_1_OUT2
R_POS_SENS_OUT1_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_OUT1
R_POS_SENS_OUT2_BUFF => rcb_registers:i_rcb_registers.R_POS_SENS_OUT2
R_ROBOT_DIFF_SP1 => ~NO_FANOUT~
R_ROBOT_DIFF_SP2 => ~NO_FANOUT~
R_SCU_Invalid_n => rcb_registers:i_rcb_registers.R_SCU_Invalid_n
R_SER_RX_ER => rcb_registers:i_rcb_registers.R_SER_RX_ER
R_WHEEL_SENS_A1_OUT1_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_A1_OUT1
R_WHEEL_SENS_A1_OUT2_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_A1_OUT2
R_WHEEL_SENS_A2_OUT1_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_A2_OUT1
R_WHEEL_SENS_A2_OUT2_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_A2_OUT2
R_WHEEL_SENS_SPARE_OUT1_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_SPARE_OUT1
R_WHEEL_SENS_SPARE_OUT2_BUFF => rcb_registers:i_rcb_registers.R_WHEEL_SENS_SPARE_OUT2
ROBOT_ESTOP_LED_DIN <= ROBOT_ESTOP_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
S_LED_DIN <= S_LED_DIN$latch.DB_MAX_OUTPUT_PORT_TYPE
SCK0 => rcb_spi:rcb_spi_inst.sclk
SPARE1_ANALOG_SW_0_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE1_ANALOG_SW_0_SEL_FPGA
SPARE1_ANALOG_SW_1_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE1_ANALOG_SW_1_SEL_FPGA
SPARE1_ANALOG_SW_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE1_ANALOG_SW_SEL_FPGA
SPARE1_DIFF0 => rcb_registers:i_rcb_registers.SPARE1_DIFF0
SPARE1_DIFF1 => rcb_registers:i_rcb_registers.SPARE1_DIFF1
SPARE1_DIFF2 <= rcb_registers:i_rcb_registers.SPARE1_DIFF2
SPARE1_DIFF3 <= rcb_registers:i_rcb_registers.SPARE1_DIFF3
SPARE1_IO0_FPGA => rcb_registers:i_rcb_registers.SPARE1_IO0_FPGA
SPARE1_IO1_FPGA => rcb_registers:i_rcb_registers.SPARE1_IO1_FPGA
SPARE1_IO2_FPGA <= rcb_registers:i_rcb_registers.SPARE1_IO2_FPGA
SPARE1_IO3_FPGA <= rcb_registers:i_rcb_registers.SPARE1_IO3_FPGA
SPARE2_ANALOG_SW_0_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE2_ANALOG_SW_0_SEL_FPGA
SPARE2_ANALOG_SW_1_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE2_ANALOG_SW_1_SEL_FPGA
SPARE2_ANALOG_SW_SEL_FPGA <= rcb_registers:i_rcb_registers.SPARE2_ANALOG_SW_SEL_FPGA
SPARE2_DIFF0 => rcb_registers:i_rcb_registers.SPARE2_DIFF0
SPARE2_DIFF1 => rcb_registers:i_rcb_registers.SPARE2_DIFF1
SPARE2_DIFF2 <= rcb_registers:i_rcb_registers.SPARE2_DIFF2
SPARE2_DIFF3 <= rcb_registers:i_rcb_registers.SPARE2_DIFF3
SPARE2_IO0_FPGA => rcb_registers:i_rcb_registers.SPARE2_IO0_FPGA
SPARE2_IO1_FPGA => rcb_registers:i_rcb_registers.SPARE2_IO1_FPGA
SPARE2_IO2_FPGA <= rcb_registers:i_rcb_registers.SPARE2_IO2_FPGA
SPARE2_IO3_FPGA <= rcb_registers:i_rcb_registers.SPARE2_IO3_FPGA
SSR_ON_FPGA => rcb_registers:i_rcb_registers.SSR_ON_FPGA
Teensy_FPGA_SP0 => rcb_registers:i_rcb_registers.Teensy_FPGA_SP0
Teensy_FPGA_SP1 => rcb_registers:i_rcb_registers.Teensy_FPGA_SP1
Teensy_FPGA_SP2 => rcb_registers:i_rcb_registers.Teensy_FPGA_SP2
TEENSY_LEDS_STRIP_DO => Mux11.IN7
TEENSY_LEDS_STRIP_DO => Mux9.IN7
TEENSY_LEDS_STRIP_DO => Mux7.IN7
TEENSY_LEDS_STRIP_DO => Mux5.IN7
TEENSY_LEDS_STRIP_DO => Mux3.IN7
TEENSY_LEDS_STRIP_DO => Mux1.IN7


|RCB_TOP|i2c_top:i2c_top_inst
clk => i2c_master:i2c_inst.clk
clk => data_wr[0].CLK
clk => data_wr[1].CLK
clk => data_wr[2].CLK
clk => data_wr[3].CLK
clk => data_wr[4].CLK
clk => data_wr[5].CLK
clk => data_wr[6].CLK
clk => data_wr[7].CLK
clk => rd_ch[0].CLK
clk => rd_ch[1].CLK
clk => rd_ch[2].CLK
clk => data_wr_dly[0].CLK
clk => data_wr_dly[1].CLK
clk => data_wr_dly[2].CLK
clk => data_wr_dly[3].CLK
clk => data_wr_dly[4].CLK
clk => data_wr_dly[5].CLK
clk => data_wr_dly[6].CLK
clk => data_wr_dly[7].CLK
clk => BUSY~reg0.CLK
clk => busy_f.CLK
clk => ADC_data[7][0].CLK
clk => ADC_data[7][1].CLK
clk => ADC_data[7][2].CLK
clk => ADC_data[7][3].CLK
clk => ADC_data[7][4].CLK
clk => ADC_data[7][5].CLK
clk => ADC_data[7][6].CLK
clk => ADC_data[7][7].CLK
clk => ADC_data[7][8].CLK
clk => ADC_data[7][9].CLK
clk => ADC_data[7][10].CLK
clk => ADC_data[7][11].CLK
clk => ADC_data[7][12].CLK
clk => ADC_data[7][13].CLK
clk => ADC_data[7][14].CLK
clk => ADC_data[7][15].CLK
clk => ADC_data[6][0].CLK
clk => ADC_data[6][1].CLK
clk => ADC_data[6][2].CLK
clk => ADC_data[6][3].CLK
clk => ADC_data[6][4].CLK
clk => ADC_data[6][5].CLK
clk => ADC_data[6][6].CLK
clk => ADC_data[6][7].CLK
clk => ADC_data[6][8].CLK
clk => ADC_data[6][9].CLK
clk => ADC_data[6][10].CLK
clk => ADC_data[6][11].CLK
clk => ADC_data[6][12].CLK
clk => ADC_data[6][13].CLK
clk => ADC_data[6][14].CLK
clk => ADC_data[6][15].CLK
clk => ADC_data[5][0].CLK
clk => ADC_data[5][1].CLK
clk => ADC_data[5][2].CLK
clk => ADC_data[5][3].CLK
clk => ADC_data[5][4].CLK
clk => ADC_data[5][5].CLK
clk => ADC_data[5][6].CLK
clk => ADC_data[5][7].CLK
clk => ADC_data[5][8].CLK
clk => ADC_data[5][9].CLK
clk => ADC_data[5][10].CLK
clk => ADC_data[5][11].CLK
clk => ADC_data[5][12].CLK
clk => ADC_data[5][13].CLK
clk => ADC_data[5][14].CLK
clk => ADC_data[5][15].CLK
clk => ADC_data[4][0].CLK
clk => ADC_data[4][1].CLK
clk => ADC_data[4][2].CLK
clk => ADC_data[4][3].CLK
clk => ADC_data[4][4].CLK
clk => ADC_data[4][5].CLK
clk => ADC_data[4][6].CLK
clk => ADC_data[4][7].CLK
clk => ADC_data[4][8].CLK
clk => ADC_data[4][9].CLK
clk => ADC_data[4][10].CLK
clk => ADC_data[4][11].CLK
clk => ADC_data[4][12].CLK
clk => ADC_data[4][13].CLK
clk => ADC_data[4][14].CLK
clk => ADC_data[4][15].CLK
clk => ADC_data[3][0].CLK
clk => ADC_data[3][1].CLK
clk => ADC_data[3][2].CLK
clk => ADC_data[3][3].CLK
clk => ADC_data[3][4].CLK
clk => ADC_data[3][5].CLK
clk => ADC_data[3][6].CLK
clk => ADC_data[3][7].CLK
clk => ADC_data[3][8].CLK
clk => ADC_data[3][9].CLK
clk => ADC_data[3][10].CLK
clk => ADC_data[3][11].CLK
clk => ADC_data[3][12].CLK
clk => ADC_data[3][13].CLK
clk => ADC_data[3][14].CLK
clk => ADC_data[3][15].CLK
clk => ADC_data[2][0].CLK
clk => ADC_data[2][1].CLK
clk => ADC_data[2][2].CLK
clk => ADC_data[2][3].CLK
clk => ADC_data[2][4].CLK
clk => ADC_data[2][5].CLK
clk => ADC_data[2][6].CLK
clk => ADC_data[2][7].CLK
clk => ADC_data[2][8].CLK
clk => ADC_data[2][9].CLK
clk => ADC_data[2][10].CLK
clk => ADC_data[2][11].CLK
clk => ADC_data[2][12].CLK
clk => ADC_data[2][13].CLK
clk => ADC_data[2][14].CLK
clk => ADC_data[2][15].CLK
clk => ADC_data[1][0].CLK
clk => ADC_data[1][1].CLK
clk => ADC_data[1][2].CLK
clk => ADC_data[1][3].CLK
clk => ADC_data[1][4].CLK
clk => ADC_data[1][5].CLK
clk => ADC_data[1][6].CLK
clk => ADC_data[1][7].CLK
clk => ADC_data[1][8].CLK
clk => ADC_data[1][9].CLK
clk => ADC_data[1][10].CLK
clk => ADC_data[1][11].CLK
clk => ADC_data[1][12].CLK
clk => ADC_data[1][13].CLK
clk => ADC_data[1][14].CLK
clk => ADC_data[1][15].CLK
clk => ADC_data[0][0].CLK
clk => ADC_data[0][1].CLK
clk => ADC_data[0][2].CLK
clk => ADC_data[0][3].CLK
clk => ADC_data[0][4].CLK
clk => ADC_data[0][5].CLK
clk => ADC_data[0][6].CLK
clk => ADC_data[0][7].CLK
clk => ADC_data[0][8].CLK
clk => ADC_data[0][9].CLK
clk => ADC_data[0][10].CLK
clk => ADC_data[0][11].CLK
clk => ADC_data[0][12].CLK
clk => ADC_data[0][13].CLK
clk => ADC_data[0][14].CLK
clk => ADC_data[0][15].CLK
clk => wr_cnt[0].CLK
clk => wr_cnt[1].CLK
clk => wr_cnt[2].CLK
clk => wr_cnt[3].CLK
clk => reg_cnt[0].CLK
clk => reg_cnt[1].CLK
clk => reg_cnt[2].CLK
clk => reg_cnt[3].CLK
clk => rd_cnt[0].CLK
clk => rd_cnt[1].CLK
clk => rd_cnt[2].CLK
clk => rd_cnt[3].CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => rw.CLK
clk => ena.CLK
clk => next_state~8.DATAIN
clk => state~8.DATAIN
reset_n => i2c_master:i2c_inst.reset_n
reset_n => next_state.S_SET_RD.OUTPUTSELECT
reset_n => next_state.S_DATA_READ.OUTPUTSELECT
reset_n => next_state.S_DLY.OUTPUTSELECT
reset_n => next_state.S_DATA_REQ.OUTPUTSELECT
reset_n => next_state.S_CONFIG_ADC.OUTPUTSELECT
reset_n => next_state.S_SET_REQ.OUTPUTSELECT
reset_n => next_state.S_IDLE.OUTPUTSELECT
reset_n => ADC_data[7][0].ACLR
reset_n => ADC_data[7][1].ACLR
reset_n => ADC_data[7][2].ACLR
reset_n => ADC_data[7][3].ACLR
reset_n => ADC_data[7][4].ACLR
reset_n => ADC_data[7][5].ACLR
reset_n => ADC_data[7][6].ACLR
reset_n => ADC_data[7][7].ACLR
reset_n => ADC_data[7][8].ACLR
reset_n => ADC_data[7][9].ACLR
reset_n => ADC_data[7][10].ACLR
reset_n => ADC_data[7][11].ACLR
reset_n => ADC_data[7][12].ACLR
reset_n => ADC_data[7][13].ACLR
reset_n => ADC_data[7][14].ACLR
reset_n => ADC_data[7][15].ACLR
reset_n => ADC_data[6][0].ACLR
reset_n => ADC_data[6][1].ACLR
reset_n => ADC_data[6][2].ACLR
reset_n => ADC_data[6][3].ACLR
reset_n => ADC_data[6][4].ACLR
reset_n => ADC_data[6][5].ACLR
reset_n => ADC_data[6][6].ACLR
reset_n => ADC_data[6][7].ACLR
reset_n => ADC_data[6][8].ACLR
reset_n => ADC_data[6][9].ACLR
reset_n => ADC_data[6][10].ACLR
reset_n => ADC_data[6][11].ACLR
reset_n => ADC_data[6][12].ACLR
reset_n => ADC_data[6][13].ACLR
reset_n => ADC_data[6][14].ACLR
reset_n => ADC_data[6][15].ACLR
reset_n => ADC_data[5][0].ACLR
reset_n => ADC_data[5][1].ACLR
reset_n => ADC_data[5][2].ACLR
reset_n => ADC_data[5][3].ACLR
reset_n => ADC_data[5][4].ACLR
reset_n => ADC_data[5][5].ACLR
reset_n => ADC_data[5][6].ACLR
reset_n => ADC_data[5][7].ACLR
reset_n => ADC_data[5][8].ACLR
reset_n => ADC_data[5][9].ACLR
reset_n => ADC_data[5][10].ACLR
reset_n => ADC_data[5][11].ACLR
reset_n => ADC_data[5][12].ACLR
reset_n => ADC_data[5][13].ACLR
reset_n => ADC_data[5][14].ACLR
reset_n => ADC_data[5][15].ACLR
reset_n => ADC_data[4][0].ACLR
reset_n => ADC_data[4][1].ACLR
reset_n => ADC_data[4][2].ACLR
reset_n => ADC_data[4][3].ACLR
reset_n => ADC_data[4][4].ACLR
reset_n => ADC_data[4][5].ACLR
reset_n => ADC_data[4][6].ACLR
reset_n => ADC_data[4][7].ACLR
reset_n => ADC_data[4][8].ACLR
reset_n => ADC_data[4][9].ACLR
reset_n => ADC_data[4][10].ACLR
reset_n => ADC_data[4][11].ACLR
reset_n => ADC_data[4][12].ACLR
reset_n => ADC_data[4][13].ACLR
reset_n => ADC_data[4][14].ACLR
reset_n => ADC_data[4][15].ACLR
reset_n => ADC_data[3][0].ACLR
reset_n => ADC_data[3][1].ACLR
reset_n => ADC_data[3][2].ACLR
reset_n => ADC_data[3][3].ACLR
reset_n => ADC_data[3][4].ACLR
reset_n => ADC_data[3][5].ACLR
reset_n => ADC_data[3][6].ACLR
reset_n => ADC_data[3][7].ACLR
reset_n => ADC_data[3][8].ACLR
reset_n => ADC_data[3][9].ACLR
reset_n => ADC_data[3][10].ACLR
reset_n => ADC_data[3][11].ACLR
reset_n => ADC_data[3][12].ACLR
reset_n => ADC_data[3][13].ACLR
reset_n => ADC_data[3][14].ACLR
reset_n => ADC_data[3][15].ACLR
reset_n => ADC_data[2][0].ACLR
reset_n => ADC_data[2][1].ACLR
reset_n => ADC_data[2][2].ACLR
reset_n => ADC_data[2][3].ACLR
reset_n => ADC_data[2][4].ACLR
reset_n => ADC_data[2][5].ACLR
reset_n => ADC_data[2][6].ACLR
reset_n => ADC_data[2][7].ACLR
reset_n => ADC_data[2][8].ACLR
reset_n => ADC_data[2][9].ACLR
reset_n => ADC_data[2][10].ACLR
reset_n => ADC_data[2][11].ACLR
reset_n => ADC_data[2][12].ACLR
reset_n => ADC_data[2][13].ACLR
reset_n => ADC_data[2][14].ACLR
reset_n => ADC_data[2][15].ACLR
reset_n => ADC_data[1][0].ACLR
reset_n => ADC_data[1][1].ACLR
reset_n => ADC_data[1][2].ACLR
reset_n => ADC_data[1][3].ACLR
reset_n => ADC_data[1][4].ACLR
reset_n => ADC_data[1][5].ACLR
reset_n => ADC_data[1][6].ACLR
reset_n => ADC_data[1][7].ACLR
reset_n => ADC_data[1][8].ACLR
reset_n => ADC_data[1][9].ACLR
reset_n => ADC_data[1][10].ACLR
reset_n => ADC_data[1][11].ACLR
reset_n => ADC_data[1][12].ACLR
reset_n => ADC_data[1][13].ACLR
reset_n => ADC_data[1][14].ACLR
reset_n => ADC_data[1][15].ACLR
reset_n => ADC_data[0][0].ACLR
reset_n => ADC_data[0][1].ACLR
reset_n => ADC_data[0][2].ACLR
reset_n => ADC_data[0][3].ACLR
reset_n => ADC_data[0][4].ACLR
reset_n => ADC_data[0][5].ACLR
reset_n => ADC_data[0][6].ACLR
reset_n => ADC_data[0][7].ACLR
reset_n => ADC_data[0][8].ACLR
reset_n => ADC_data[0][9].ACLR
reset_n => ADC_data[0][10].ACLR
reset_n => ADC_data[0][11].ACLR
reset_n => ADC_data[0][12].ACLR
reset_n => ADC_data[0][13].ACLR
reset_n => ADC_data[0][14].ACLR
reset_n => ADC_data[0][15].ACLR
reset_n => wr_cnt[0].ACLR
reset_n => wr_cnt[1].ACLR
reset_n => wr_cnt[2].ACLR
reset_n => wr_cnt[3].ACLR
reset_n => reg_cnt[0].ACLR
reset_n => reg_cnt[1].ACLR
reset_n => reg_cnt[2].ACLR
reset_n => reg_cnt[3].ACLR
reset_n => rd_cnt[0].ACLR
reset_n => rd_cnt[1].ACLR
reset_n => rd_cnt[2].ACLR
reset_n => rd_cnt[3].ACLR
reset_n => delay_cnt[0].ACLR
reset_n => delay_cnt[1].ACLR
reset_n => delay_cnt[2].ACLR
reset_n => delay_cnt[3].ACLR
reset_n => delay_cnt[4].ACLR
reset_n => delay_cnt[5].ACLR
reset_n => delay_cnt[6].ACLR
reset_n => delay_cnt[7].ACLR
reset_n => delay_cnt[8].ACLR
reset_n => delay_cnt[9].ACLR
reset_n => delay_cnt[10].ACLR
reset_n => delay_cnt[11].ACLR
reset_n => delay_cnt[12].ACLR
reset_n => delay_cnt[13].ACLR
reset_n => delay_cnt[14].ACLR
reset_n => delay_cnt[15].ACLR
reset_n => delay_cnt[16].ACLR
reset_n => rw.ACLR
reset_n => ena.ACLR
reset_n => state~10.DATAIN
reset_n => busy_f.ENA
reset_n => BUSY~reg0.ENA
reset_n => data_wr_dly[7].ENA
reset_n => data_wr_dly[6].ENA
reset_n => data_wr_dly[5].ENA
reset_n => data_wr_dly[4].ENA
reset_n => data_wr_dly[3].ENA
reset_n => data_wr_dly[2].ENA
reset_n => data_wr_dly[1].ENA
reset_n => data_wr_dly[0].ENA
reset_n => rd_ch[2].ENA
reset_n => rd_ch[1].ENA
reset_n => rd_ch[0].ENA
scl <> i2c_master:i2c_inst.scl
sda <> i2c_master:i2c_inst.sda
DEV_ID[0] => i2c_master:i2c_inst.addr[0]
DEV_ID[1] => i2c_master:i2c_inst.addr[1]
DEV_ID[2] => i2c_master:i2c_inst.addr[2]
DEV_ID[3] => i2c_master:i2c_inst.addr[3]
DEV_ID[4] => i2c_master:i2c_inst.addr[4]
DEV_ID[5] => i2c_master:i2c_inst.addr[5]
DEV_ID[6] => i2c_master:i2c_inst.addr[6]
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => state.OUTPUTSELECT
START => Selector6.IN2
BUSY <= BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
AIN0[0] <= ADC_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
AIN0[1] <= ADC_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
AIN0[2] <= ADC_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
AIN0[3] <= ADC_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
AIN0[4] <= ADC_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
AIN0[5] <= ADC_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
AIN0[6] <= ADC_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
AIN0[7] <= ADC_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
AIN0[8] <= ADC_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
AIN0[9] <= ADC_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
AIN0[10] <= ADC_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
AIN0[11] <= ADC_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
AIN0[12] <= ADC_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
AIN0[13] <= ADC_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
AIN0[14] <= ADC_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
AIN0[15] <= ADC_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
AIN1[0] <= ADC_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
AIN1[1] <= ADC_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
AIN1[2] <= ADC_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
AIN1[3] <= ADC_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
AIN1[4] <= ADC_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
AIN1[5] <= ADC_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
AIN1[6] <= ADC_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
AIN1[7] <= ADC_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
AIN1[8] <= ADC_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
AIN1[9] <= ADC_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
AIN1[10] <= ADC_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
AIN1[11] <= ADC_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
AIN1[12] <= ADC_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
AIN1[13] <= ADC_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
AIN1[14] <= ADC_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
AIN1[15] <= ADC_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
AIN2[0] <= ADC_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
AIN2[1] <= ADC_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
AIN2[2] <= ADC_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
AIN2[3] <= ADC_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
AIN2[4] <= ADC_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
AIN2[5] <= ADC_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
AIN2[6] <= ADC_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
AIN2[7] <= ADC_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
AIN2[8] <= ADC_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
AIN2[9] <= ADC_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
AIN2[10] <= ADC_data[2][10].DB_MAX_OUTPUT_PORT_TYPE
AIN2[11] <= ADC_data[2][11].DB_MAX_OUTPUT_PORT_TYPE
AIN2[12] <= ADC_data[2][12].DB_MAX_OUTPUT_PORT_TYPE
AIN2[13] <= ADC_data[2][13].DB_MAX_OUTPUT_PORT_TYPE
AIN2[14] <= ADC_data[2][14].DB_MAX_OUTPUT_PORT_TYPE
AIN2[15] <= ADC_data[2][15].DB_MAX_OUTPUT_PORT_TYPE
AIN3[0] <= ADC_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
AIN3[1] <= ADC_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
AIN3[2] <= ADC_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
AIN3[3] <= ADC_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
AIN3[4] <= ADC_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
AIN3[5] <= ADC_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
AIN3[6] <= ADC_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
AIN3[7] <= ADC_data[3][7].DB_MAX_OUTPUT_PORT_TYPE
AIN3[8] <= ADC_data[3][8].DB_MAX_OUTPUT_PORT_TYPE
AIN3[9] <= ADC_data[3][9].DB_MAX_OUTPUT_PORT_TYPE
AIN3[10] <= ADC_data[3][10].DB_MAX_OUTPUT_PORT_TYPE
AIN3[11] <= ADC_data[3][11].DB_MAX_OUTPUT_PORT_TYPE
AIN3[12] <= ADC_data[3][12].DB_MAX_OUTPUT_PORT_TYPE
AIN3[13] <= ADC_data[3][13].DB_MAX_OUTPUT_PORT_TYPE
AIN3[14] <= ADC_data[3][14].DB_MAX_OUTPUT_PORT_TYPE
AIN3[15] <= ADC_data[3][15].DB_MAX_OUTPUT_PORT_TYPE
AIN4[0] <= ADC_data[4][0].DB_MAX_OUTPUT_PORT_TYPE
AIN4[1] <= ADC_data[4][1].DB_MAX_OUTPUT_PORT_TYPE
AIN4[2] <= ADC_data[4][2].DB_MAX_OUTPUT_PORT_TYPE
AIN4[3] <= ADC_data[4][3].DB_MAX_OUTPUT_PORT_TYPE
AIN4[4] <= ADC_data[4][4].DB_MAX_OUTPUT_PORT_TYPE
AIN4[5] <= ADC_data[4][5].DB_MAX_OUTPUT_PORT_TYPE
AIN4[6] <= ADC_data[4][6].DB_MAX_OUTPUT_PORT_TYPE
AIN4[7] <= ADC_data[4][7].DB_MAX_OUTPUT_PORT_TYPE
AIN4[8] <= ADC_data[4][8].DB_MAX_OUTPUT_PORT_TYPE
AIN4[9] <= ADC_data[4][9].DB_MAX_OUTPUT_PORT_TYPE
AIN4[10] <= ADC_data[4][10].DB_MAX_OUTPUT_PORT_TYPE
AIN4[11] <= ADC_data[4][11].DB_MAX_OUTPUT_PORT_TYPE
AIN4[12] <= ADC_data[4][12].DB_MAX_OUTPUT_PORT_TYPE
AIN4[13] <= ADC_data[4][13].DB_MAX_OUTPUT_PORT_TYPE
AIN4[14] <= ADC_data[4][14].DB_MAX_OUTPUT_PORT_TYPE
AIN4[15] <= ADC_data[4][15].DB_MAX_OUTPUT_PORT_TYPE
AIN5[0] <= ADC_data[5][0].DB_MAX_OUTPUT_PORT_TYPE
AIN5[1] <= ADC_data[5][1].DB_MAX_OUTPUT_PORT_TYPE
AIN5[2] <= ADC_data[5][2].DB_MAX_OUTPUT_PORT_TYPE
AIN5[3] <= ADC_data[5][3].DB_MAX_OUTPUT_PORT_TYPE
AIN5[4] <= ADC_data[5][4].DB_MAX_OUTPUT_PORT_TYPE
AIN5[5] <= ADC_data[5][5].DB_MAX_OUTPUT_PORT_TYPE
AIN5[6] <= ADC_data[5][6].DB_MAX_OUTPUT_PORT_TYPE
AIN5[7] <= ADC_data[5][7].DB_MAX_OUTPUT_PORT_TYPE
AIN5[8] <= ADC_data[5][8].DB_MAX_OUTPUT_PORT_TYPE
AIN5[9] <= ADC_data[5][9].DB_MAX_OUTPUT_PORT_TYPE
AIN5[10] <= ADC_data[5][10].DB_MAX_OUTPUT_PORT_TYPE
AIN5[11] <= ADC_data[5][11].DB_MAX_OUTPUT_PORT_TYPE
AIN5[12] <= ADC_data[5][12].DB_MAX_OUTPUT_PORT_TYPE
AIN5[13] <= ADC_data[5][13].DB_MAX_OUTPUT_PORT_TYPE
AIN5[14] <= ADC_data[5][14].DB_MAX_OUTPUT_PORT_TYPE
AIN5[15] <= ADC_data[5][15].DB_MAX_OUTPUT_PORT_TYPE
AIN6[0] <= ADC_data[6][0].DB_MAX_OUTPUT_PORT_TYPE
AIN6[1] <= ADC_data[6][1].DB_MAX_OUTPUT_PORT_TYPE
AIN6[2] <= ADC_data[6][2].DB_MAX_OUTPUT_PORT_TYPE
AIN6[3] <= ADC_data[6][3].DB_MAX_OUTPUT_PORT_TYPE
AIN6[4] <= ADC_data[6][4].DB_MAX_OUTPUT_PORT_TYPE
AIN6[5] <= ADC_data[6][5].DB_MAX_OUTPUT_PORT_TYPE
AIN6[6] <= ADC_data[6][6].DB_MAX_OUTPUT_PORT_TYPE
AIN6[7] <= ADC_data[6][7].DB_MAX_OUTPUT_PORT_TYPE
AIN6[8] <= ADC_data[6][8].DB_MAX_OUTPUT_PORT_TYPE
AIN6[9] <= ADC_data[6][9].DB_MAX_OUTPUT_PORT_TYPE
AIN6[10] <= ADC_data[6][10].DB_MAX_OUTPUT_PORT_TYPE
AIN6[11] <= ADC_data[6][11].DB_MAX_OUTPUT_PORT_TYPE
AIN6[12] <= ADC_data[6][12].DB_MAX_OUTPUT_PORT_TYPE
AIN6[13] <= ADC_data[6][13].DB_MAX_OUTPUT_PORT_TYPE
AIN6[14] <= ADC_data[6][14].DB_MAX_OUTPUT_PORT_TYPE
AIN6[15] <= ADC_data[6][15].DB_MAX_OUTPUT_PORT_TYPE
AIN7[0] <= ADC_data[7][0].DB_MAX_OUTPUT_PORT_TYPE
AIN7[1] <= ADC_data[7][1].DB_MAX_OUTPUT_PORT_TYPE
AIN7[2] <= ADC_data[7][2].DB_MAX_OUTPUT_PORT_TYPE
AIN7[3] <= ADC_data[7][3].DB_MAX_OUTPUT_PORT_TYPE
AIN7[4] <= ADC_data[7][4].DB_MAX_OUTPUT_PORT_TYPE
AIN7[5] <= ADC_data[7][5].DB_MAX_OUTPUT_PORT_TYPE
AIN7[6] <= ADC_data[7][6].DB_MAX_OUTPUT_PORT_TYPE
AIN7[7] <= ADC_data[7][7].DB_MAX_OUTPUT_PORT_TYPE
AIN7[8] <= ADC_data[7][8].DB_MAX_OUTPUT_PORT_TYPE
AIN7[9] <= ADC_data[7][9].DB_MAX_OUTPUT_PORT_TYPE
AIN7[10] <= ADC_data[7][10].DB_MAX_OUTPUT_PORT_TYPE
AIN7[11] <= ADC_data[7][11].DB_MAX_OUTPUT_PORT_TYPE
AIN7[12] <= ADC_data[7][12].DB_MAX_OUTPUT_PORT_TYPE
AIN7[13] <= ADC_data[7][13].DB_MAX_OUTPUT_PORT_TYPE
AIN7[14] <= ADC_data[7][14].DB_MAX_OUTPUT_PORT_TYPE
AIN7[15] <= ADC_data[7][15].DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|i2c_top:i2c_top_inst|i2c_master:i2c_inst
CLK => DATA_RX[0].CLK
CLK => DATA_RX[1].CLK
CLK => DATA_RX[2].CLK
CLK => DATA_RX[3].CLK
CLK => DATA_RX[4].CLK
CLK => DATA_RX[5].CLK
CLK => DATA_RX[6].CLK
CLK => DATA_RX[7].CLK
CLK => DATA_TX[0].CLK
CLK => DATA_TX[1].CLK
CLK => DATA_TX[2].CLK
CLK => DATA_TX[3].CLK
CLK => DATA_TX[4].CLK
CLK => DATA_TX[5].CLK
CLK => DATA_TX[6].CLK
CLK => DATA_TX[7].CLK
CLK => ADDR_RW[0].CLK
CLK => ADDR_RW[1].CLK
CLK => ADDR_RW[2].CLK
CLK => ADDR_RW[3].CLK
CLK => ADDR_RW[4].CLK
CLK => ADDR_RW[5].CLK
CLK => ADDR_RW[6].CLK
CLK => ADDR_RW[7].CLK
CLK => DATA_RD[0]~reg0.CLK
CLK => DATA_RD[1]~reg0.CLK
CLK => DATA_RD[2]~reg0.CLK
CLK => DATA_RD[3]~reg0.CLK
CLK => DATA_RD[4]~reg0.CLK
CLK => DATA_RD[5]~reg0.CLK
CLK => DATA_RD[6]~reg0.CLK
CLK => DATA_RD[7]~reg0.CLK
CLK => BIT_CNT[0].CLK
CLK => BIT_CNT[1].CLK
CLK => BIT_CNT[2].CLK
CLK => ACK_ERROR~reg0.CLK
CLK => SDA_INT.CLK
CLK => SCL_ENA.CLK
CLK => BUSY~reg0.CLK
CLK => DATA_CLK.CLK
CLK => SCL_CLK.CLK
CLK => DATA_CLK_PREV.CLK
CLK => STRETCH.CLK
CLK => COUNT[0].CLK
CLK => COUNT[1].CLK
CLK => COUNT[2].CLK
CLK => COUNT[3].CLK
CLK => COUNT[4].CLK
CLK => COUNT[5].CLK
CLK => COUNT[6].CLK
CLK => COUNT[7].CLK
CLK => COUNT[8].CLK
CLK => COUNT[9].CLK
CLK => STATE~1.DATAIN
RESET_N => DATA_RD[0]~reg0.ACLR
RESET_N => DATA_RD[1]~reg0.ACLR
RESET_N => DATA_RD[2]~reg0.ACLR
RESET_N => DATA_RD[3]~reg0.ACLR
RESET_N => DATA_RD[4]~reg0.ACLR
RESET_N => DATA_RD[5]~reg0.ACLR
RESET_N => DATA_RD[6]~reg0.ACLR
RESET_N => DATA_RD[7]~reg0.ACLR
RESET_N => BIT_CNT[0].PRESET
RESET_N => BIT_CNT[1].PRESET
RESET_N => BIT_CNT[2].PRESET
RESET_N => ACK_ERROR~reg0.ACLR
RESET_N => SDA_INT.PRESET
RESET_N => SCL_ENA.ACLR
RESET_N => BUSY~reg0.PRESET
RESET_N => STRETCH.ACLR
RESET_N => COUNT[0].ACLR
RESET_N => COUNT[1].ACLR
RESET_N => COUNT[2].ACLR
RESET_N => COUNT[3].ACLR
RESET_N => COUNT[4].ACLR
RESET_N => COUNT[5].ACLR
RESET_N => COUNT[6].ACLR
RESET_N => COUNT[7].ACLR
RESET_N => COUNT[8].ACLR
RESET_N => COUNT[9].ACLR
RESET_N => STATE~3.DATAIN
RESET_N => DATA_CLK_PREV.ENA
RESET_N => SCL_CLK.ENA
RESET_N => DATA_CLK.ENA
RESET_N => ADDR_RW[7].ENA
RESET_N => ADDR_RW[6].ENA
RESET_N => ADDR_RW[5].ENA
RESET_N => ADDR_RW[4].ENA
RESET_N => ADDR_RW[3].ENA
RESET_N => ADDR_RW[2].ENA
RESET_N => ADDR_RW[1].ENA
RESET_N => ADDR_RW[0].ENA
RESET_N => DATA_TX[7].ENA
RESET_N => DATA_TX[6].ENA
RESET_N => DATA_TX[5].ENA
RESET_N => DATA_TX[4].ENA
RESET_N => DATA_TX[3].ENA
RESET_N => DATA_TX[2].ENA
RESET_N => DATA_TX[1].ENA
RESET_N => DATA_TX[0].ENA
RESET_N => DATA_RX[7].ENA
RESET_N => DATA_RX[6].ENA
RESET_N => DATA_RX[5].ENA
RESET_N => DATA_RX[4].ENA
RESET_N => DATA_RX[3].ENA
RESET_N => DATA_RX[2].ENA
RESET_N => DATA_RX[1].ENA
RESET_N => DATA_RX[0].ENA
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => ADDR_RW.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => DATA_TX.OUTPUTSELECT
ENA => process_1.IN1
ENA => BUSY.OUTPUTSELECT
ENA => SDA_INT.OUTPUTSELECT
ENA => STATE.OUTPUTSELECT
ENA => STATE.OUTPUTSELECT
ENA => BUSY.OUTPUTSELECT
ENA => SDA_INT.OUTPUTSELECT
ENA => Selector0.IN7
ENA => Selector18.IN4
ENA => Selector17.IN2
ENA => Selector22.IN1
ADDR[0] => ADDR_RW.DATAB
ADDR[0] => Equal2.IN6
ADDR[1] => ADDR_RW.DATAB
ADDR[1] => Equal2.IN5
ADDR[2] => ADDR_RW.DATAB
ADDR[2] => Equal2.IN4
ADDR[3] => ADDR_RW.DATAB
ADDR[3] => Equal2.IN3
ADDR[4] => ADDR_RW.DATAB
ADDR[4] => Equal2.IN2
ADDR[5] => ADDR_RW.DATAB
ADDR[5] => Equal2.IN1
ADDR[6] => ADDR_RW.DATAB
ADDR[6] => Equal2.IN0
RW => ADDR_RW.DATAB
RW => Equal2.IN7
DATA_WR[0] => DATA_TX.DATAB
DATA_WR[0] => Mux4.IN7
DATA_WR[1] => DATA_TX.DATAB
DATA_WR[1] => Mux4.IN6
DATA_WR[2] => DATA_TX.DATAB
DATA_WR[2] => Mux4.IN5
DATA_WR[3] => DATA_TX.DATAB
DATA_WR[3] => Mux4.IN4
DATA_WR[4] => DATA_TX.DATAB
DATA_WR[4] => Mux4.IN3
DATA_WR[5] => DATA_TX.DATAB
DATA_WR[5] => Mux4.IN2
DATA_WR[6] => DATA_TX.DATAB
DATA_WR[6] => Mux4.IN1
DATA_WR[7] => DATA_TX.DATAB
DATA_WR[7] => Mux4.IN0
BUSY <= BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[0] <= DATA_RD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[1] <= DATA_RD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[2] <= DATA_RD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[3] <= DATA_RD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[4] <= DATA_RD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[5] <= DATA_RD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[6] <= DATA_RD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_RD[7] <= DATA_RD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_ERROR <= ACK_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
SCL <> SCL


|RCB_TOP|UART_PLL:UART_PLL_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|RCB_TOP|UART_PLL:UART_PLL_inst|altpll:altpll_component
inclk[0] => UART_PLL_altpll:auto_generated.inclk[0]
inclk[1] => UART_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => UART_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= UART_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RCB_TOP|UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|rcb_registers:i_rcb_registers
clk_100m => FPGA_Control_register[0].CLK
clk_100m => FPGA_Control_register[1].CLK
clk_100m => FPGA_Control_register[2].CLK
clk_100m => FPGA_Control_register[3].CLK
clk_100m => FPGA_Control_register[4].CLK
clk_100m => FPGA_Control_register[5].CLK
clk_100m => FPGA_Control_register[6].CLK
clk_100m => FPGA_Control_register[7].CLK
clk_100m => FPGA_Control_register[8].CLK
clk_100m => FPGA_Control_register[9].CLK
clk_100m => FPGA_Control_register[10].CLK
clk_100m => FPGA_Control_register[11].CLK
clk_100m => FPGA_Control_register[12].CLK
clk_100m => FPGA_Control_register[13].CLK
clk_100m => FPGA_Control_register[14].CLK
clk_100m => FPGA_Control_register[15].CLK
clk_100m => FPGA_Control_register[16].CLK
clk_100m => FPGA_Control_register[17].CLK
clk_100m => FPGA_Control_register[18].CLK
clk_100m => FPGA_Control_register[19].CLK
clk_100m => FPGA_Control_register[20].CLK
clk_100m => FPGA_Control_register[21].CLK
clk_100m => FPGA_Control_register[22].CLK
clk_100m => FPGA_Control_register[23].CLK
clk_100m => FPGA_Control_register[24].CLK
clk_100m => FPGA_Control_register[25].CLK
clk_100m => FPGA_Control_register[26].CLK
clk_100m => FPGA_Control_register[27].CLK
clk_100m => FPGA_Control_register[28].CLK
clk_100m => FPGA_Control_register[29].CLK
clk_100m => FPGA_Control_register[30].CLK
clk_100m => FPGA_Control_register[31].CLK
clk_100m => Diagnostic_Header_reg[7].CLK
clk_100m => Diagnostic_Header_reg[8].CLK
clk_100m => Diagnostic_Header_reg[9].CLK
clk_100m => Diagnostic_Header_reg[10].CLK
clk_100m => Diagnostic_Header_reg[11].CLK
clk_100m => Diagnostic_Header_reg[12].CLK
clk_100m => Diagnostic_Header_reg[13].CLK
clk_100m => Diagnostic_Header_reg[14].CLK
clk_100m => Diagnostic_Header_reg[15].CLK
clk_100m => LEDs_strip_Mux_reg[0].CLK
clk_100m => LEDs_strip_Mux_reg[1].CLK
clk_100m => LEDs_strip_Mux_reg[2].CLK
clk_100m => LEDs_strip_Mux_reg[3].CLK
clk_100m => LEDs_strip_Mux_reg[4].CLK
clk_100m => LEDs_strip_Mux_reg[5].CLK
clk_100m => LEDs_strip_Mux_reg[6].CLK
clk_100m => LEDs_strip_Mux_reg[7].CLK
clk_100m => LEDs_strip_Mux_reg[8].CLK
clk_100m => LEDs_strip_Mux_reg[9].CLK
clk_100m => LEDs_strip_Mux_reg[10].CLK
clk_100m => LEDs_strip_Mux_reg[11].CLK
clk_100m => LEDs_strip_Mux_reg[12].CLK
clk_100m => LEDs_strip_Mux_reg[13].CLK
clk_100m => LEDs_strip_Mux_reg[14].CLK
clk_100m => LEDs_strip_Mux_reg[15].CLK
clk_100m => LEDs_strip_Mux_reg[16].CLK
clk_100m => LEDs_strip_Mux_reg[17].CLK
clk_100m => LEDs_strip_Mux_reg[18].CLK
clk_100m => LEDs_strip_Mux_reg[19].CLK
clk_100m => LEDs_strip_Mux_reg[20].CLK
clk_100m => LEDs_strip_Mux_reg[21].CLK
clk_100m => LEDs_strip_Mux_reg[22].CLK
clk_100m => LEDs_strip_Mux_reg[23].CLK
clk_100m => LEDs_strip_Mux_reg[24].CLK
clk_100m => LEDs_strip_Mux_reg[25].CLK
clk_100m => LEDs_strip_Mux_reg[26].CLK
clk_100m => LEDs_strip_Mux_reg[27].CLK
clk_100m => LEDs_strip_Mux_reg[28].CLK
clk_100m => LEDs_strip_Mux_reg[29].CLK
clk_100m => LEDs_strip_Mux_reg[30].CLK
clk_100m => LEDs_strip_Mux_reg[31].CLK
clk_100m => FPGA_LEDs_reg[0].CLK
clk_100m => FPGA_LEDs_reg[1].CLK
clk_100m => FPGA_LEDs_reg[2].CLK
clk_100m => FPGA_LEDs_reg[3].CLK
clk_100m => FPGA_LEDs_reg[4].CLK
clk_100m => FPGA_LEDs_reg[5].CLK
clk_100m => FPGA_LEDs_reg[6].CLK
clk_100m => FPGA_LEDs_reg[7].CLK
clk_100m => SSRs_Right_reg[0].CLK
clk_100m => SSRs_Right_reg[1].CLK
clk_100m => SSRs_Right_reg[2].CLK
clk_100m => SSRs_Right_reg[3].CLK
clk_100m => SSRs_Right_reg[4].CLK
clk_100m => SSRs_Right_reg[5].CLK
clk_100m => SSRs_Right_reg[6].CLK
clk_100m => SSRs_Right_reg[7].CLK
clk_100m => SSRs_Right_reg[8].CLK
clk_100m => SSRs_Right_reg[9].CLK
clk_100m => SSRs_Right_reg[10].CLK
clk_100m => SSRs_Right_reg[11].CLK
clk_100m => SSRs_Right_reg[12].CLK
clk_100m => SSRs_Right_reg[13].CLK
clk_100m => SSRs_Right_reg[14].CLK
clk_100m => SSRs_Right_reg[15].CLK
clk_100m => SSRs_Right_reg[16].CLK
clk_100m => SSRs_Right_reg[17].CLK
clk_100m => SSRs_Right_reg[18].CLK
clk_100m => SSRs_Right_reg[19].CLK
clk_100m => SSRs_Right_reg[20].CLK
clk_100m => SSRs_Right_reg[21].CLK
clk_100m => SSRs_Right_reg[22].CLK
clk_100m => SSRs_Right_reg[23].CLK
clk_100m => SSRs_Right_reg[24].CLK
clk_100m => SSRs_Right_reg[25].CLK
clk_100m => SSRs_Right_reg[26].CLK
clk_100m => SSRs_Right_reg[27].CLK
clk_100m => SSRs_Right_reg[28].CLK
clk_100m => SSRs_Right_reg[29].CLK
clk_100m => SSRs_Right_reg[30].CLK
clk_100m => SSRs_Right_reg[31].CLK
clk_100m => SSRs_Left_reg[0].CLK
clk_100m => SSRs_Left_reg[1].CLK
clk_100m => SSRs_Left_reg[2].CLK
clk_100m => SSRs_Left_reg[3].CLK
clk_100m => SSRs_Left_reg[4].CLK
clk_100m => SSRs_Left_reg[5].CLK
clk_100m => SSRs_Left_reg[6].CLK
clk_100m => SSRs_Left_reg[7].CLK
clk_100m => SSRs_Left_reg[8].CLK
clk_100m => SSRs_Left_reg[9].CLK
clk_100m => SSRs_Left_reg[10].CLK
clk_100m => SSRs_Left_reg[11].CLK
clk_100m => SSRs_Left_reg[12].CLK
clk_100m => SSRs_Left_reg[13].CLK
clk_100m => SSRs_Left_reg[14].CLK
clk_100m => SSRs_Left_reg[15].CLK
clk_100m => SSRs_Left_reg[16].CLK
clk_100m => SSRs_Left_reg[17].CLK
clk_100m => SSRs_Left_reg[18].CLK
clk_100m => SSRs_Left_reg[19].CLK
clk_100m => SSRs_Left_reg[20].CLK
clk_100m => SSRs_Left_reg[21].CLK
clk_100m => SSRs_Left_reg[22].CLK
clk_100m => SSRs_Left_reg[23].CLK
clk_100m => SSRs_Left_reg[24].CLK
clk_100m => SSRs_Left_reg[25].CLK
clk_100m => SSRs_Left_reg[26].CLK
clk_100m => SSRs_Left_reg[27].CLK
clk_100m => SSRs_Left_reg[28].CLK
clk_100m => SSRs_Left_reg[29].CLK
clk_100m => SSRs_Left_reg[30].CLK
clk_100m => SSRs_Left_reg[31].CLK
clk_100m => RST_UART~reg0.CLK
clk_100m => Diagnostic_Header_reg[0].CLK
clk_100m => Diagnostic_Header_reg[1].CLK
clk_100m => Diagnostic_Header_reg[2].CLK
clk_100m => Diagnostic_Header_reg[3].CLK
clk_100m => Diagnostic_Header_reg[4].CLK
clk_100m => Diagnostic_Header_reg[5].CLK
clk_100m => Diagnostic_Header_reg[6].CLK
clk_100m => FPGA13~reg0.CLK
clk_100m => FPGA12~reg0.CLK
clk_100m => FPGA11~reg0.CLK
clk_100m => FPGA10~reg0.CLK
clk_100m => FPGA9~reg0.CLK
clk_100m => FPGA8~reg0.CLK
clk_100m => FPGA7~reg0.CLK
clk_100m => FPGA6~reg0.CLK
clk_100m => FPGA5~reg0.CLK
clk_100m => MUX_Control[0]~reg0.CLK
clk_100m => MUX_Control[1]~reg0.CLK
clk_100m => MUX_Control[2]~reg0.CLK
clk_100m => R_Wheels_sensors_reg[0].CLK
clk_100m => R_Wheels_sensors_reg[1].CLK
clk_100m => R_Wheels_sensors_reg[2].CLK
clk_100m => R_Wheels_sensors_reg[3].CLK
clk_100m => R_Wheels_sensors_reg[4].CLK
clk_100m => R_Wheels_sensors_reg[5].CLK
clk_100m => R_Wheels_sensors_reg[6].CLK
clk_100m => R_Wheels_sensors_reg[7].CLK
clk_100m => R_Wheels_sensors_reg[8].CLK
clk_100m => R_Wheels_sensors_reg[9].CLK
clk_100m => R_Wheels_sensors_reg[10].CLK
clk_100m => R_Wheels_sensors_reg[11].CLK
clk_100m => L_Wheels_sensors_reg[0].CLK
clk_100m => L_Wheels_sensors_reg[1].CLK
clk_100m => L_Wheels_sensors_reg[2].CLK
clk_100m => L_Wheels_sensors_reg[3].CLK
clk_100m => L_Wheels_sensors_reg[4].CLK
clk_100m => L_Wheels_sensors_reg[5].CLK
clk_100m => L_Wheels_sensors_reg[6].CLK
clk_100m => L_Wheels_sensors_reg[7].CLK
clk_100m => L_Wheels_sensors_reg[8].CLK
clk_100m => L_Wheels_sensors_reg[9].CLK
clk_100m => L_Wheels_sensors_reg[10].CLK
clk_100m => L_Wheels_sensors_reg[11].CLK
clk_100m => FPGA_buttons_reg[0].CLK
clk_100m => FPGA_buttons_reg[1].CLK
clk_100m => FPGA_buttons_reg[2].CLK
clk_100m => FPGA_buttons_reg[3].CLK
clk_100m => BIT_SSR_SW~reg0.CLK
clk_100m => B_35V_R_EN~reg0.CLK
clk_100m => A_35V_R_EN~reg0.CLK
clk_100m => B_24V_R_EN~reg0.CLK
clk_100m => A_24V_R_EN~reg0.CLK
clk_100m => B_35V_L_EN~reg0.CLK
clk_100m => A_35V_L_EN~reg0.CLK
clk_100m => B_24V_L_EN~reg0.CLK
clk_100m => A_24V_L_EN~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[0]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[1]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[2]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[3]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[4]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[5]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[6]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_2[7]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[0]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[1]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[2]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[3]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[4]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[5]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[6]~reg0.CLK
clk_100m => FAN_PWM_REG_OUT_1[7]~reg0.CLK
clk_100m => FPGA_Date_reg[0].CLK
clk_100m => FPGA_Date_reg[1].CLK
clk_100m => FPGA_Date_reg[2].CLK
clk_100m => FPGA_Date_reg[3].CLK
clk_100m => FPGA_Date_reg[4].CLK
clk_100m => FPGA_Date_reg[5].CLK
clk_100m => FPGA_Date_reg[6].CLK
clk_100m => FPGA_Date_reg[7].CLK
clk_100m => FPGA_Date_reg[8].CLK
clk_100m => FPGA_Date_reg[9].CLK
clk_100m => FPGA_Date_reg[10].CLK
clk_100m => FPGA_Date_reg[11].CLK
clk_100m => FPGA_Date_reg[12].CLK
clk_100m => FPGA_Date_reg[13].CLK
clk_100m => FPGA_Date_reg[14].CLK
clk_100m => FPGA_Date_reg[15].CLK
clk_100m => FPGA_Date_reg[16].CLK
clk_100m => FPGA_Date_reg[17].CLK
clk_100m => FPGA_Date_reg[18].CLK
clk_100m => FPGA_Date_reg[19].CLK
clk_100m => FPGA_Date_reg[20].CLK
clk_100m => FPGA_Date_reg[21].CLK
clk_100m => FPGA_Date_reg[22].CLK
clk_100m => FPGA_Date_reg[23].CLK
clk_100m => FPGA_Date_reg[24].CLK
clk_100m => FPGA_Date_reg[25].CLK
clk_100m => FPGA_Date_reg[26].CLK
clk_100m => FPGA_Date_reg[27].CLK
clk_100m => FPGA_Date_reg[28].CLK
clk_100m => FPGA_Date_reg[29].CLK
clk_100m => FPGA_Date_reg[30].CLK
clk_100m => FPGA_Date_reg[31].CLK
clk_100m => FPGA_Version_reg[0].CLK
clk_100m => FPGA_Version_reg[1].CLK
clk_100m => FPGA_Version_reg[2].CLK
clk_100m => FPGA_Version_reg[3].CLK
clk_100m => FPGA_Version_reg[4].CLK
clk_100m => FPGA_Version_reg[5].CLK
clk_100m => FPGA_Version_reg[6].CLK
clk_100m => FPGA_Version_reg[7].CLK
clk_100m => FPGA_Version_reg[8].CLK
clk_100m => FPGA_Version_reg[9].CLK
clk_100m => FPGA_Version_reg[10].CLK
clk_100m => FPGA_Version_reg[11].CLK
clk_100m => FPGA_Version_reg[12].CLK
clk_100m => FPGA_Version_reg[13].CLK
clk_100m => FPGA_Version_reg[14].CLK
clk_100m => FPGA_Version_reg[15].CLK
clk_100m => FPGA_Version_reg[16].CLK
clk_100m => FPGA_Version_reg[17].CLK
clk_100m => FPGA_Version_reg[18].CLK
clk_100m => FPGA_Version_reg[19].CLK
clk_100m => FPGA_Version_reg[20].CLK
clk_100m => FPGA_Version_reg[21].CLK
clk_100m => FPGA_Version_reg[22].CLK
clk_100m => FPGA_Version_reg[23].CLK
clk_100m => FPGA_Version_reg[24].CLK
clk_100m => FPGA_Version_reg[25].CLK
clk_100m => FPGA_Version_reg[26].CLK
clk_100m => FPGA_Version_reg[27].CLK
clk_100m => FPGA_Version_reg[28].CLK
clk_100m => FPGA_Version_reg[29].CLK
clk_100m => FPGA_Version_reg[30].CLK
clk_100m => FPGA_Version_reg[31].CLK
rst_n_syn => FPGA_LEDs_reg[0].ACLR
rst_n_syn => FPGA_LEDs_reg[1].ACLR
rst_n_syn => FPGA_LEDs_reg[2].ACLR
rst_n_syn => FPGA_LEDs_reg[3].ACLR
rst_n_syn => FPGA_LEDs_reg[4].ACLR
rst_n_syn => FPGA_LEDs_reg[5].ACLR
rst_n_syn => FPGA_LEDs_reg[6].ACLR
rst_n_syn => FPGA_LEDs_reg[7].ACLR
rst_n_syn => SSRs_Right_reg[0].ACLR
rst_n_syn => SSRs_Right_reg[1].ACLR
rst_n_syn => SSRs_Right_reg[2].ACLR
rst_n_syn => SSRs_Right_reg[3].ACLR
rst_n_syn => SSRs_Right_reg[4].ACLR
rst_n_syn => SSRs_Right_reg[5].ACLR
rst_n_syn => SSRs_Right_reg[6].ACLR
rst_n_syn => SSRs_Right_reg[7].ACLR
rst_n_syn => SSRs_Right_reg[8].ACLR
rst_n_syn => SSRs_Right_reg[9].ACLR
rst_n_syn => SSRs_Right_reg[10].ACLR
rst_n_syn => SSRs_Right_reg[11].ACLR
rst_n_syn => SSRs_Right_reg[12].ACLR
rst_n_syn => SSRs_Right_reg[13].ACLR
rst_n_syn => SSRs_Right_reg[14].ACLR
rst_n_syn => SSRs_Right_reg[15].ACLR
rst_n_syn => SSRs_Right_reg[16].ACLR
rst_n_syn => SSRs_Right_reg[17].ACLR
rst_n_syn => SSRs_Right_reg[18].ACLR
rst_n_syn => SSRs_Right_reg[19].ACLR
rst_n_syn => SSRs_Right_reg[20].ACLR
rst_n_syn => SSRs_Right_reg[21].ACLR
rst_n_syn => SSRs_Right_reg[22].ACLR
rst_n_syn => SSRs_Right_reg[23].ACLR
rst_n_syn => SSRs_Right_reg[24].ACLR
rst_n_syn => SSRs_Right_reg[25].ACLR
rst_n_syn => SSRs_Right_reg[26].ACLR
rst_n_syn => SSRs_Right_reg[27].ACLR
rst_n_syn => SSRs_Right_reg[28].ACLR
rst_n_syn => SSRs_Right_reg[29].ACLR
rst_n_syn => SSRs_Right_reg[30].ACLR
rst_n_syn => SSRs_Right_reg[31].ACLR
rst_n_syn => SSRs_Left_reg[0].ACLR
rst_n_syn => SSRs_Left_reg[1].ACLR
rst_n_syn => SSRs_Left_reg[2].ACLR
rst_n_syn => SSRs_Left_reg[3].ACLR
rst_n_syn => SSRs_Left_reg[4].ACLR
rst_n_syn => SSRs_Left_reg[5].ACLR
rst_n_syn => SSRs_Left_reg[6].ACLR
rst_n_syn => SSRs_Left_reg[7].ACLR
rst_n_syn => SSRs_Left_reg[8].ACLR
rst_n_syn => SSRs_Left_reg[9].ACLR
rst_n_syn => SSRs_Left_reg[10].ACLR
rst_n_syn => SSRs_Left_reg[11].ACLR
rst_n_syn => SSRs_Left_reg[12].ACLR
rst_n_syn => SSRs_Left_reg[13].ACLR
rst_n_syn => SSRs_Left_reg[14].ACLR
rst_n_syn => SSRs_Left_reg[15].ACLR
rst_n_syn => SSRs_Left_reg[16].ACLR
rst_n_syn => SSRs_Left_reg[17].ACLR
rst_n_syn => SSRs_Left_reg[18].ACLR
rst_n_syn => SSRs_Left_reg[19].ACLR
rst_n_syn => SSRs_Left_reg[20].ACLR
rst_n_syn => SSRs_Left_reg[21].ACLR
rst_n_syn => SSRs_Left_reg[22].ACLR
rst_n_syn => SSRs_Left_reg[23].ACLR
rst_n_syn => SSRs_Left_reg[24].ACLR
rst_n_syn => SSRs_Left_reg[25].ACLR
rst_n_syn => SSRs_Left_reg[26].ACLR
rst_n_syn => SSRs_Left_reg[27].ACLR
rst_n_syn => SSRs_Left_reg[28].ACLR
rst_n_syn => SSRs_Left_reg[29].ACLR
rst_n_syn => SSRs_Left_reg[30].ACLR
rst_n_syn => SSRs_Left_reg[31].ACLR
rst_n_syn => FPGA_Date_reg[0].ACLR
rst_n_syn => FPGA_Date_reg[1].ACLR
rst_n_syn => FPGA_Date_reg[2].ACLR
rst_n_syn => FPGA_Date_reg[3].PRESET
rst_n_syn => FPGA_Date_reg[4].PRESET
rst_n_syn => FPGA_Date_reg[5].ACLR
rst_n_syn => FPGA_Date_reg[6].ACLR
rst_n_syn => FPGA_Date_reg[7].ACLR
rst_n_syn => FPGA_Date_reg[8].PRESET
rst_n_syn => FPGA_Date_reg[9].PRESET
rst_n_syn => FPGA_Date_reg[10].PRESET
rst_n_syn => FPGA_Date_reg[11].ACLR
rst_n_syn => FPGA_Date_reg[12].ACLR
rst_n_syn => FPGA_Date_reg[13].ACLR
rst_n_syn => FPGA_Date_reg[14].ACLR
rst_n_syn => FPGA_Date_reg[15].ACLR
rst_n_syn => FPGA_Date_reg[16].ACLR
rst_n_syn => FPGA_Date_reg[17].ACLR
rst_n_syn => FPGA_Date_reg[18].ACLR
rst_n_syn => FPGA_Date_reg[19].PRESET
rst_n_syn => FPGA_Date_reg[20].ACLR
rst_n_syn => FPGA_Date_reg[21].ACLR
rst_n_syn => FPGA_Date_reg[22].ACLR
rst_n_syn => FPGA_Date_reg[23].ACLR
rst_n_syn => FPGA_Date_reg[24].ACLR
rst_n_syn => FPGA_Date_reg[25].PRESET
rst_n_syn => FPGA_Date_reg[26].ACLR
rst_n_syn => FPGA_Date_reg[27].ACLR
rst_n_syn => FPGA_Date_reg[28].PRESET
rst_n_syn => FPGA_Date_reg[29].ACLR
rst_n_syn => FPGA_Date_reg[30].ACLR
rst_n_syn => FPGA_Date_reg[31].ACLR
rst_n_syn => FPGA_Version_reg[0].ACLR
rst_n_syn => FPGA_Version_reg[1].ACLR
rst_n_syn => FPGA_Version_reg[2].ACLR
rst_n_syn => FPGA_Version_reg[3].ACLR
rst_n_syn => FPGA_Version_reg[4].ACLR
rst_n_syn => FPGA_Version_reg[5].ACLR
rst_n_syn => FPGA_Version_reg[6].ACLR
rst_n_syn => FPGA_Version_reg[7].ACLR
rst_n_syn => FPGA_Version_reg[8].ACLR
rst_n_syn => FPGA_Version_reg[9].ACLR
rst_n_syn => FPGA_Version_reg[10].ACLR
rst_n_syn => FPGA_Version_reg[11].ACLR
rst_n_syn => FPGA_Version_reg[12].ACLR
rst_n_syn => FPGA_Version_reg[13].ACLR
rst_n_syn => FPGA_Version_reg[14].ACLR
rst_n_syn => FPGA_Version_reg[15].ACLR
rst_n_syn => FPGA_Version_reg[16].ACLR
rst_n_syn => FPGA_Version_reg[17].ACLR
rst_n_syn => FPGA_Version_reg[18].PRESET
rst_n_syn => FPGA_Version_reg[19].ACLR
rst_n_syn => FPGA_Version_reg[20].ACLR
rst_n_syn => FPGA_Version_reg[21].ACLR
rst_n_syn => FPGA_Version_reg[22].ACLR
rst_n_syn => FPGA_Version_reg[23].ACLR
rst_n_syn => FPGA_Version_reg[24].PRESET
rst_n_syn => FPGA_Version_reg[25].ACLR
rst_n_syn => FPGA_Version_reg[26].ACLR
rst_n_syn => FPGA_Version_reg[27].PRESET
rst_n_syn => FPGA_Version_reg[28].ACLR
rst_n_syn => FPGA_Version_reg[29].ACLR
rst_n_syn => FPGA_Version_reg[30].ACLR
rst_n_syn => FPGA_Version_reg[31].ACLR
rst_n_syn => FAN_PWM_REG_OUT_1[7]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[6]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[5]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[4]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[3]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[2]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[1]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_1[0]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[7]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[6]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[5]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[4]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[3]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[2]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[1]~reg0.ENA
rst_n_syn => FAN_PWM_REG_OUT_2[0]~reg0.ENA
rst_n_syn => A_24V_L_EN~reg0.ENA
rst_n_syn => B_24V_L_EN~reg0.ENA
rst_n_syn => A_35V_L_EN~reg0.ENA
rst_n_syn => B_35V_L_EN~reg0.ENA
rst_n_syn => A_24V_R_EN~reg0.ENA
rst_n_syn => B_24V_R_EN~reg0.ENA
rst_n_syn => A_35V_R_EN~reg0.ENA
rst_n_syn => B_35V_R_EN~reg0.ENA
rst_n_syn => BIT_SSR_SW~reg0.ENA
rst_n_syn => FPGA_buttons_reg[3].ENA
rst_n_syn => FPGA_buttons_reg[2].ENA
rst_n_syn => FPGA_buttons_reg[1].ENA
rst_n_syn => FPGA_buttons_reg[0].ENA
rst_n_syn => L_Wheels_sensors_reg[11].ENA
rst_n_syn => L_Wheels_sensors_reg[10].ENA
rst_n_syn => L_Wheels_sensors_reg[9].ENA
rst_n_syn => L_Wheels_sensors_reg[8].ENA
rst_n_syn => L_Wheels_sensors_reg[7].ENA
rst_n_syn => L_Wheels_sensors_reg[6].ENA
rst_n_syn => L_Wheels_sensors_reg[5].ENA
rst_n_syn => L_Wheels_sensors_reg[4].ENA
rst_n_syn => L_Wheels_sensors_reg[3].ENA
rst_n_syn => L_Wheels_sensors_reg[2].ENA
rst_n_syn => L_Wheels_sensors_reg[1].ENA
rst_n_syn => L_Wheels_sensors_reg[0].ENA
rst_n_syn => R_Wheels_sensors_reg[11].ENA
rst_n_syn => R_Wheels_sensors_reg[10].ENA
rst_n_syn => R_Wheels_sensors_reg[9].ENA
rst_n_syn => R_Wheels_sensors_reg[8].ENA
rst_n_syn => R_Wheels_sensors_reg[7].ENA
rst_n_syn => R_Wheels_sensors_reg[6].ENA
rst_n_syn => R_Wheels_sensors_reg[5].ENA
rst_n_syn => R_Wheels_sensors_reg[4].ENA
rst_n_syn => R_Wheels_sensors_reg[3].ENA
rst_n_syn => R_Wheels_sensors_reg[2].ENA
rst_n_syn => R_Wheels_sensors_reg[1].ENA
rst_n_syn => R_Wheels_sensors_reg[0].ENA
rst_n_syn => MUX_Control[2]~reg0.ENA
rst_n_syn => MUX_Control[1]~reg0.ENA
rst_n_syn => MUX_Control[0]~reg0.ENA
rst_n_syn => FPGA5~reg0.ENA
rst_n_syn => FPGA6~reg0.ENA
rst_n_syn => FPGA7~reg0.ENA
rst_n_syn => FPGA8~reg0.ENA
rst_n_syn => FPGA9~reg0.ENA
rst_n_syn => FPGA10~reg0.ENA
rst_n_syn => FPGA11~reg0.ENA
rst_n_syn => FPGA12~reg0.ENA
rst_n_syn => FPGA13~reg0.ENA
rst_n_syn => Diagnostic_Header_reg[6].ENA
rst_n_syn => Diagnostic_Header_reg[5].ENA
rst_n_syn => Diagnostic_Header_reg[4].ENA
rst_n_syn => Diagnostic_Header_reg[3].ENA
rst_n_syn => Diagnostic_Header_reg[2].ENA
rst_n_syn => Diagnostic_Header_reg[1].ENA
rst_n_syn => Diagnostic_Header_reg[0].ENA
rst_n_syn => FPGA_Control_register[0].ENA
rst_n_syn => RST_UART~reg0.ENA
rst_n_syn => LEDs_strip_Mux_reg[31].ENA
rst_n_syn => LEDs_strip_Mux_reg[30].ENA
rst_n_syn => LEDs_strip_Mux_reg[29].ENA
rst_n_syn => LEDs_strip_Mux_reg[28].ENA
rst_n_syn => LEDs_strip_Mux_reg[27].ENA
rst_n_syn => LEDs_strip_Mux_reg[26].ENA
rst_n_syn => LEDs_strip_Mux_reg[25].ENA
rst_n_syn => LEDs_strip_Mux_reg[24].ENA
rst_n_syn => LEDs_strip_Mux_reg[23].ENA
rst_n_syn => LEDs_strip_Mux_reg[22].ENA
rst_n_syn => LEDs_strip_Mux_reg[21].ENA
rst_n_syn => LEDs_strip_Mux_reg[20].ENA
rst_n_syn => LEDs_strip_Mux_reg[19].ENA
rst_n_syn => LEDs_strip_Mux_reg[18].ENA
rst_n_syn => LEDs_strip_Mux_reg[17].ENA
rst_n_syn => LEDs_strip_Mux_reg[16].ENA
rst_n_syn => LEDs_strip_Mux_reg[15].ENA
rst_n_syn => LEDs_strip_Mux_reg[14].ENA
rst_n_syn => LEDs_strip_Mux_reg[13].ENA
rst_n_syn => LEDs_strip_Mux_reg[12].ENA
rst_n_syn => LEDs_strip_Mux_reg[11].ENA
rst_n_syn => LEDs_strip_Mux_reg[10].ENA
rst_n_syn => LEDs_strip_Mux_reg[9].ENA
rst_n_syn => LEDs_strip_Mux_reg[8].ENA
rst_n_syn => LEDs_strip_Mux_reg[7].ENA
rst_n_syn => LEDs_strip_Mux_reg[6].ENA
rst_n_syn => LEDs_strip_Mux_reg[5].ENA
rst_n_syn => LEDs_strip_Mux_reg[4].ENA
rst_n_syn => LEDs_strip_Mux_reg[3].ENA
rst_n_syn => LEDs_strip_Mux_reg[2].ENA
rst_n_syn => LEDs_strip_Mux_reg[1].ENA
rst_n_syn => LEDs_strip_Mux_reg[0].ENA
rst_n_syn => Diagnostic_Header_reg[15].ENA
rst_n_syn => Diagnostic_Header_reg[14].ENA
rst_n_syn => Diagnostic_Header_reg[13].ENA
rst_n_syn => Diagnostic_Header_reg[12].ENA
rst_n_syn => Diagnostic_Header_reg[11].ENA
rst_n_syn => Diagnostic_Header_reg[10].ENA
rst_n_syn => Diagnostic_Header_reg[9].ENA
rst_n_syn => Diagnostic_Header_reg[8].ENA
rst_n_syn => Diagnostic_Header_reg[7].ENA
rst_n_syn => FPGA_Control_register[31].ENA
rst_n_syn => FPGA_Control_register[30].ENA
rst_n_syn => FPGA_Control_register[29].ENA
rst_n_syn => FPGA_Control_register[28].ENA
rst_n_syn => FPGA_Control_register[27].ENA
rst_n_syn => FPGA_Control_register[26].ENA
rst_n_syn => FPGA_Control_register[25].ENA
rst_n_syn => FPGA_Control_register[24].ENA
rst_n_syn => FPGA_Control_register[23].ENA
rst_n_syn => FPGA_Control_register[22].ENA
rst_n_syn => FPGA_Control_register[21].ENA
rst_n_syn => FPGA_Control_register[20].ENA
rst_n_syn => FPGA_Control_register[19].ENA
rst_n_syn => FPGA_Control_register[18].ENA
rst_n_syn => FPGA_Control_register[17].ENA
rst_n_syn => FPGA_Control_register[16].ENA
rst_n_syn => FPGA_Control_register[15].ENA
rst_n_syn => FPGA_Control_register[14].ENA
rst_n_syn => FPGA_Control_register[13].ENA
rst_n_syn => FPGA_Control_register[12].ENA
rst_n_syn => FPGA_Control_register[11].ENA
rst_n_syn => FPGA_Control_register[10].ENA
rst_n_syn => FPGA_Control_register[9].ENA
rst_n_syn => FPGA_Control_register[8].ENA
rst_n_syn => FPGA_Control_register[7].ENA
rst_n_syn => FPGA_Control_register[6].ENA
rst_n_syn => FPGA_Control_register[5].ENA
rst_n_syn => FPGA_Control_register[4].ENA
rst_n_syn => FPGA_Control_register[3].ENA
rst_n_syn => FPGA_Control_register[2].ENA
rst_n_syn => FPGA_Control_register[1].ENA
clk_1m => ~NO_FANOUT~
data_miso[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_miso[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_miso[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_miso[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_miso[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_miso[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_miso[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_miso[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_miso[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_miso[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_miso[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_miso[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_miso[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_miso[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_miso[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_miso[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_miso[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_miso[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_miso[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_miso[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_miso[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_miso[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_miso[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_miso[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_miso[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_miso[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_miso[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_miso[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_miso[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_miso[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_miso[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_miso[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
data_mosi[0] => SSRs_Left_reg.DATAB
data_mosi[0] => SSRs_Right_reg.DATAB
data_mosi[0] => FPGA_LEDs_reg.DATAB
data_mosi[0] => LEDs_strip_Mux_reg.DATAB
data_mosi[0] => FPGA_Control_register.DATAB
data_mosi[1] => SSRs_Left_reg.DATAB
data_mosi[1] => SSRs_Right_reg.DATAB
data_mosi[1] => FPGA_LEDs_reg.DATAB
data_mosi[1] => LEDs_strip_Mux_reg.DATAB
data_mosi[1] => FPGA_Control_register.DATAB
data_mosi[2] => SSRs_Left_reg.DATAB
data_mosi[2] => SSRs_Right_reg.DATAB
data_mosi[2] => FPGA_LEDs_reg.DATAB
data_mosi[2] => LEDs_strip_Mux_reg.DATAB
data_mosi[2] => FPGA_Control_register.DATAB
data_mosi[3] => SSRs_Left_reg.DATAB
data_mosi[3] => SSRs_Right_reg.DATAB
data_mosi[3] => FPGA_LEDs_reg.DATAB
data_mosi[3] => LEDs_strip_Mux_reg.DATAB
data_mosi[3] => FPGA_Control_register.DATAB
data_mosi[4] => SSRs_Left_reg.DATAB
data_mosi[4] => SSRs_Right_reg.DATAB
data_mosi[4] => FPGA_LEDs_reg.DATAB
data_mosi[4] => LEDs_strip_Mux_reg.DATAB
data_mosi[4] => FPGA_Control_register.DATAB
data_mosi[5] => SSRs_Left_reg.DATAB
data_mosi[5] => SSRs_Right_reg.DATAB
data_mosi[5] => FPGA_LEDs_reg.DATAB
data_mosi[5] => LEDs_strip_Mux_reg.DATAB
data_mosi[5] => FPGA_Control_register.DATAB
data_mosi[6] => SSRs_Left_reg.DATAB
data_mosi[6] => SSRs_Right_reg.DATAB
data_mosi[6] => FPGA_LEDs_reg.DATAB
data_mosi[6] => LEDs_strip_Mux_reg.DATAB
data_mosi[6] => FPGA_Control_register.DATAB
data_mosi[7] => SSRs_Left_reg.DATAB
data_mosi[7] => SSRs_Right_reg.DATAB
data_mosi[7] => FPGA_LEDs_reg.DATAB
data_mosi[7] => LEDs_strip_Mux_reg.DATAB
data_mosi[7] => Diagnostic_Header_reg.DATAB
data_mosi[7] => FPGA_Control_register.DATAB
data_mosi[8] => SSRs_Left_reg.DATAB
data_mosi[8] => SSRs_Right_reg.DATAB
data_mosi[8] => LEDs_strip_Mux_reg.DATAB
data_mosi[8] => Diagnostic_Header_reg.DATAB
data_mosi[8] => FPGA_Control_register.DATAB
data_mosi[9] => SSRs_Left_reg.DATAB
data_mosi[9] => SSRs_Right_reg.DATAB
data_mosi[9] => LEDs_strip_Mux_reg.DATAB
data_mosi[9] => Diagnostic_Header_reg.DATAB
data_mosi[9] => FPGA_Control_register.DATAB
data_mosi[10] => SSRs_Left_reg.DATAB
data_mosi[10] => SSRs_Right_reg.DATAB
data_mosi[10] => LEDs_strip_Mux_reg.DATAB
data_mosi[10] => Diagnostic_Header_reg.DATAB
data_mosi[10] => FPGA_Control_register.DATAB
data_mosi[11] => SSRs_Left_reg.DATAB
data_mosi[11] => SSRs_Right_reg.DATAB
data_mosi[11] => LEDs_strip_Mux_reg.DATAB
data_mosi[11] => Diagnostic_Header_reg.DATAB
data_mosi[11] => FPGA_Control_register.DATAB
data_mosi[12] => SSRs_Left_reg.DATAB
data_mosi[12] => SSRs_Right_reg.DATAB
data_mosi[12] => LEDs_strip_Mux_reg.DATAB
data_mosi[12] => Diagnostic_Header_reg.DATAB
data_mosi[12] => FPGA_Control_register.DATAB
data_mosi[13] => SSRs_Left_reg.DATAB
data_mosi[13] => SSRs_Right_reg.DATAB
data_mosi[13] => LEDs_strip_Mux_reg.DATAB
data_mosi[13] => Diagnostic_Header_reg.DATAB
data_mosi[13] => FPGA_Control_register.DATAB
data_mosi[14] => SSRs_Left_reg.DATAB
data_mosi[14] => SSRs_Right_reg.DATAB
data_mosi[14] => LEDs_strip_Mux_reg.DATAB
data_mosi[14] => Diagnostic_Header_reg.DATAB
data_mosi[14] => FPGA_Control_register.DATAB
data_mosi[15] => SSRs_Left_reg.DATAB
data_mosi[15] => SSRs_Right_reg.DATAB
data_mosi[15] => LEDs_strip_Mux_reg.DATAB
data_mosi[15] => Diagnostic_Header_reg.DATAB
data_mosi[15] => FPGA_Control_register.DATAB
data_mosi[16] => SSRs_Left_reg.DATAB
data_mosi[16] => SSRs_Right_reg.DATAB
data_mosi[16] => LEDs_strip_Mux_reg.DATAB
data_mosi[16] => FPGA_Control_register.DATAB
data_mosi[17] => SSRs_Left_reg.DATAB
data_mosi[17] => SSRs_Right_reg.DATAB
data_mosi[17] => LEDs_strip_Mux_reg.DATAB
data_mosi[17] => FPGA_Control_register.DATAB
data_mosi[18] => SSRs_Left_reg.DATAB
data_mosi[18] => SSRs_Right_reg.DATAB
data_mosi[18] => LEDs_strip_Mux_reg.DATAB
data_mosi[18] => FPGA_Control_register.DATAB
data_mosi[19] => SSRs_Left_reg.DATAB
data_mosi[19] => SSRs_Right_reg.DATAB
data_mosi[19] => LEDs_strip_Mux_reg.DATAB
data_mosi[19] => FPGA_Control_register.DATAB
data_mosi[20] => SSRs_Left_reg.DATAB
data_mosi[20] => SSRs_Right_reg.DATAB
data_mosi[20] => LEDs_strip_Mux_reg.DATAB
data_mosi[20] => FPGA_Control_register.DATAB
data_mosi[21] => SSRs_Left_reg.DATAB
data_mosi[21] => SSRs_Right_reg.DATAB
data_mosi[21] => LEDs_strip_Mux_reg.DATAB
data_mosi[21] => FPGA_Control_register.DATAB
data_mosi[22] => SSRs_Left_reg.DATAB
data_mosi[22] => SSRs_Right_reg.DATAB
data_mosi[22] => LEDs_strip_Mux_reg.DATAB
data_mosi[22] => FPGA_Control_register.DATAB
data_mosi[23] => SSRs_Left_reg.DATAB
data_mosi[23] => SSRs_Right_reg.DATAB
data_mosi[23] => LEDs_strip_Mux_reg.DATAB
data_mosi[23] => FPGA_Control_register.DATAB
data_mosi[24] => SSRs_Left_reg.DATAB
data_mosi[24] => SSRs_Right_reg.DATAB
data_mosi[24] => LEDs_strip_Mux_reg.DATAB
data_mosi[24] => FPGA_Control_register.DATAB
data_mosi[25] => SSRs_Left_reg.DATAB
data_mosi[25] => SSRs_Right_reg.DATAB
data_mosi[25] => LEDs_strip_Mux_reg.DATAB
data_mosi[25] => FPGA_Control_register.DATAB
data_mosi[26] => SSRs_Left_reg.DATAB
data_mosi[26] => SSRs_Right_reg.DATAB
data_mosi[26] => LEDs_strip_Mux_reg.DATAB
data_mosi[26] => FPGA_Control_register.DATAB
data_mosi[27] => SSRs_Left_reg.DATAB
data_mosi[27] => SSRs_Right_reg.DATAB
data_mosi[27] => LEDs_strip_Mux_reg.DATAB
data_mosi[27] => FPGA_Control_register.DATAB
data_mosi[28] => SSRs_Left_reg.DATAB
data_mosi[28] => SSRs_Right_reg.DATAB
data_mosi[28] => LEDs_strip_Mux_reg.DATAB
data_mosi[28] => FPGA_Control_register.DATAB
data_mosi[29] => SSRs_Left_reg.DATAB
data_mosi[29] => SSRs_Right_reg.DATAB
data_mosi[29] => LEDs_strip_Mux_reg.DATAB
data_mosi[29] => FPGA_Control_register.DATAB
data_mosi[30] => SSRs_Left_reg.DATAB
data_mosi[30] => SSRs_Right_reg.DATAB
data_mosi[30] => LEDs_strip_Mux_reg.DATAB
data_mosi[30] => FPGA_Control_register.DATAB
data_mosi[31] => SSRs_Left_reg.DATAB
data_mosi[31] => SSRs_Right_reg.DATAB
data_mosi[31] => LEDs_strip_Mux_reg.DATAB
data_mosi[31] => FPGA_Control_register.DATAB
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => LEDs_strip_Mux_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => Diagnostic_Header_reg.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => FPGA_Control_register.OUTPUTSELECT
data_mosi_rdy => SSRs_Left_reg[31].ENA
data_mosi_rdy => SSRs_Left_reg[30].ENA
data_mosi_rdy => SSRs_Left_reg[29].ENA
data_mosi_rdy => SSRs_Left_reg[28].ENA
data_mosi_rdy => SSRs_Left_reg[27].ENA
data_mosi_rdy => SSRs_Left_reg[26].ENA
data_mosi_rdy => SSRs_Left_reg[25].ENA
data_mosi_rdy => SSRs_Left_reg[24].ENA
data_mosi_rdy => SSRs_Left_reg[23].ENA
data_mosi_rdy => SSRs_Left_reg[22].ENA
data_mosi_rdy => SSRs_Left_reg[21].ENA
data_mosi_rdy => SSRs_Left_reg[20].ENA
data_mosi_rdy => SSRs_Left_reg[19].ENA
data_mosi_rdy => SSRs_Left_reg[18].ENA
data_mosi_rdy => SSRs_Left_reg[17].ENA
data_mosi_rdy => SSRs_Left_reg[16].ENA
data_mosi_rdy => SSRs_Left_reg[15].ENA
data_mosi_rdy => SSRs_Left_reg[14].ENA
data_mosi_rdy => SSRs_Left_reg[13].ENA
data_mosi_rdy => SSRs_Left_reg[12].ENA
data_mosi_rdy => SSRs_Left_reg[11].ENA
data_mosi_rdy => SSRs_Left_reg[10].ENA
data_mosi_rdy => SSRs_Left_reg[9].ENA
data_mosi_rdy => SSRs_Left_reg[8].ENA
data_mosi_rdy => SSRs_Left_reg[7].ENA
data_mosi_rdy => SSRs_Left_reg[6].ENA
data_mosi_rdy => SSRs_Left_reg[5].ENA
data_mosi_rdy => SSRs_Left_reg[4].ENA
data_mosi_rdy => SSRs_Left_reg[3].ENA
data_mosi_rdy => SSRs_Left_reg[2].ENA
data_mosi_rdy => SSRs_Left_reg[1].ENA
data_mosi_rdy => SSRs_Left_reg[0].ENA
data_mosi_rdy => SSRs_Right_reg[31].ENA
data_mosi_rdy => SSRs_Right_reg[30].ENA
data_mosi_rdy => SSRs_Right_reg[29].ENA
data_mosi_rdy => SSRs_Right_reg[28].ENA
data_mosi_rdy => SSRs_Right_reg[27].ENA
data_mosi_rdy => SSRs_Right_reg[26].ENA
data_mosi_rdy => SSRs_Right_reg[25].ENA
data_mosi_rdy => SSRs_Right_reg[24].ENA
data_mosi_rdy => SSRs_Right_reg[23].ENA
data_mosi_rdy => SSRs_Right_reg[22].ENA
data_mosi_rdy => SSRs_Right_reg[21].ENA
data_mosi_rdy => SSRs_Right_reg[20].ENA
data_mosi_rdy => SSRs_Right_reg[19].ENA
data_mosi_rdy => SSRs_Right_reg[18].ENA
data_mosi_rdy => SSRs_Right_reg[17].ENA
data_mosi_rdy => SSRs_Right_reg[16].ENA
data_mosi_rdy => SSRs_Right_reg[15].ENA
data_mosi_rdy => SSRs_Right_reg[14].ENA
data_mosi_rdy => SSRs_Right_reg[13].ENA
data_mosi_rdy => SSRs_Right_reg[12].ENA
data_mosi_rdy => SSRs_Right_reg[11].ENA
data_mosi_rdy => SSRs_Right_reg[10].ENA
data_mosi_rdy => SSRs_Right_reg[9].ENA
data_mosi_rdy => SSRs_Right_reg[8].ENA
data_mosi_rdy => SSRs_Right_reg[7].ENA
data_mosi_rdy => SSRs_Right_reg[6].ENA
data_mosi_rdy => SSRs_Right_reg[5].ENA
data_mosi_rdy => SSRs_Right_reg[4].ENA
data_mosi_rdy => SSRs_Right_reg[3].ENA
data_mosi_rdy => SSRs_Right_reg[2].ENA
data_mosi_rdy => SSRs_Right_reg[1].ENA
data_mosi_rdy => FPGA_LEDs_reg[7].ENA
data_mosi_rdy => FPGA_LEDs_reg[6].ENA
data_mosi_rdy => FPGA_LEDs_reg[5].ENA
data_mosi_rdy => FPGA_LEDs_reg[4].ENA
data_mosi_rdy => FPGA_LEDs_reg[3].ENA
data_mosi_rdy => FPGA_LEDs_reg[2].ENA
data_mosi_rdy => FPGA_LEDs_reg[1].ENA
data_mosi_rdy => FPGA_LEDs_reg[0].ENA
data_mosi_rdy => SSRs_Right_reg[0].ENA
addr[0] => Equal0.IN31
addr[0] => Equal1.IN31
addr[0] => Equal2.IN31
addr[0] => Equal3.IN31
addr[0] => Equal4.IN31
addr[0] => Equal5.IN31
addr[0] => Equal6.IN31
addr[0] => Equal7.IN31
addr[0] => Equal8.IN31
addr[0] => Equal9.IN31
addr[0] => Equal10.IN31
addr[0] => Equal11.IN31
addr[0] => Equal12.IN31
addr[0] => Equal13.IN31
addr[0] => Equal14.IN31
addr[0] => Equal15.IN31
addr[0] => Equal16.IN31
addr[0] => Equal17.IN31
addr[0] => Equal18.IN31
addr[0] => Equal19.IN31
addr[0] => Equal20.IN31
addr[0] => Equal21.IN31
addr[0] => Equal22.IN31
addr[0] => Equal23.IN31
addr[0] => Equal24.IN31
addr[0] => Equal25.IN31
addr[0] => Equal26.IN31
addr[0] => Equal27.IN31
addr[0] => Equal28.IN31
addr[0] => Equal29.IN31
addr[0] => Equal30.IN31
addr[0] => Equal31.IN31
addr[0] => Equal32.IN31
addr[0] => Equal33.IN31
addr[0] => Equal34.IN31
addr[0] => Equal35.IN31
addr[0] => Equal36.IN31
addr[0] => Equal37.IN31
addr[1] => Equal0.IN30
addr[1] => Equal1.IN30
addr[1] => Equal2.IN30
addr[1] => Equal3.IN30
addr[1] => Equal4.IN30
addr[1] => Equal5.IN30
addr[1] => Equal6.IN30
addr[1] => Equal7.IN30
addr[1] => Equal8.IN30
addr[1] => Equal9.IN30
addr[1] => Equal10.IN30
addr[1] => Equal11.IN30
addr[1] => Equal12.IN30
addr[1] => Equal13.IN30
addr[1] => Equal14.IN30
addr[1] => Equal15.IN30
addr[1] => Equal16.IN30
addr[1] => Equal17.IN30
addr[1] => Equal18.IN30
addr[1] => Equal19.IN30
addr[1] => Equal20.IN30
addr[1] => Equal21.IN30
addr[1] => Equal22.IN30
addr[1] => Equal23.IN30
addr[1] => Equal24.IN30
addr[1] => Equal25.IN30
addr[1] => Equal26.IN30
addr[1] => Equal27.IN30
addr[1] => Equal28.IN30
addr[1] => Equal29.IN30
addr[1] => Equal30.IN30
addr[1] => Equal31.IN30
addr[1] => Equal32.IN30
addr[1] => Equal33.IN30
addr[1] => Equal34.IN30
addr[1] => Equal35.IN30
addr[1] => Equal36.IN30
addr[1] => Equal37.IN30
addr[2] => Equal0.IN29
addr[2] => Equal1.IN29
addr[2] => Equal2.IN29
addr[2] => Equal3.IN29
addr[2] => Equal4.IN29
addr[2] => Equal5.IN29
addr[2] => Equal6.IN29
addr[2] => Equal7.IN29
addr[2] => Equal8.IN29
addr[2] => Equal9.IN29
addr[2] => Equal10.IN29
addr[2] => Equal11.IN29
addr[2] => Equal12.IN29
addr[2] => Equal13.IN29
addr[2] => Equal14.IN29
addr[2] => Equal15.IN29
addr[2] => Equal16.IN29
addr[2] => Equal17.IN29
addr[2] => Equal18.IN29
addr[2] => Equal19.IN29
addr[2] => Equal20.IN29
addr[2] => Equal21.IN29
addr[2] => Equal22.IN29
addr[2] => Equal23.IN29
addr[2] => Equal24.IN29
addr[2] => Equal25.IN29
addr[2] => Equal26.IN29
addr[2] => Equal27.IN29
addr[2] => Equal28.IN29
addr[2] => Equal29.IN29
addr[2] => Equal30.IN29
addr[2] => Equal31.IN29
addr[2] => Equal32.IN29
addr[2] => Equal33.IN29
addr[2] => Equal34.IN29
addr[2] => Equal35.IN29
addr[2] => Equal36.IN29
addr[2] => Equal37.IN29
addr[3] => Equal0.IN28
addr[3] => Equal1.IN28
addr[3] => Equal2.IN28
addr[3] => Equal3.IN28
addr[3] => Equal4.IN28
addr[3] => Equal5.IN28
addr[3] => Equal6.IN28
addr[3] => Equal7.IN28
addr[3] => Equal8.IN28
addr[3] => Equal9.IN28
addr[3] => Equal10.IN28
addr[3] => Equal11.IN28
addr[3] => Equal12.IN28
addr[3] => Equal13.IN28
addr[3] => Equal14.IN28
addr[3] => Equal15.IN28
addr[3] => Equal16.IN28
addr[3] => Equal17.IN28
addr[3] => Equal18.IN28
addr[3] => Equal19.IN28
addr[3] => Equal20.IN28
addr[3] => Equal21.IN28
addr[3] => Equal22.IN28
addr[3] => Equal23.IN28
addr[3] => Equal24.IN28
addr[3] => Equal25.IN28
addr[3] => Equal26.IN28
addr[3] => Equal27.IN28
addr[3] => Equal28.IN28
addr[3] => Equal29.IN28
addr[3] => Equal30.IN28
addr[3] => Equal31.IN28
addr[3] => Equal32.IN28
addr[3] => Equal33.IN28
addr[3] => Equal34.IN28
addr[3] => Equal35.IN28
addr[3] => Equal36.IN28
addr[3] => Equal37.IN28
addr[4] => Equal0.IN27
addr[4] => Equal1.IN27
addr[4] => Equal2.IN27
addr[4] => Equal3.IN27
addr[4] => Equal4.IN27
addr[4] => Equal5.IN27
addr[4] => Equal6.IN27
addr[4] => Equal7.IN27
addr[4] => Equal8.IN27
addr[4] => Equal9.IN27
addr[4] => Equal10.IN27
addr[4] => Equal11.IN27
addr[4] => Equal12.IN27
addr[4] => Equal13.IN27
addr[4] => Equal14.IN27
addr[4] => Equal15.IN27
addr[4] => Equal16.IN27
addr[4] => Equal17.IN27
addr[4] => Equal18.IN27
addr[4] => Equal19.IN27
addr[4] => Equal20.IN27
addr[4] => Equal21.IN27
addr[4] => Equal22.IN27
addr[4] => Equal23.IN27
addr[4] => Equal24.IN27
addr[4] => Equal25.IN27
addr[4] => Equal26.IN27
addr[4] => Equal27.IN27
addr[4] => Equal28.IN27
addr[4] => Equal29.IN27
addr[4] => Equal30.IN27
addr[4] => Equal31.IN27
addr[4] => Equal32.IN27
addr[4] => Equal33.IN27
addr[4] => Equal34.IN27
addr[4] => Equal35.IN27
addr[4] => Equal36.IN27
addr[4] => Equal37.IN27
addr[5] => Equal0.IN26
addr[5] => Equal1.IN26
addr[5] => Equal2.IN26
addr[5] => Equal3.IN26
addr[5] => Equal4.IN26
addr[5] => Equal5.IN26
addr[5] => Equal6.IN26
addr[5] => Equal7.IN26
addr[5] => Equal8.IN26
addr[5] => Equal9.IN26
addr[5] => Equal10.IN26
addr[5] => Equal11.IN26
addr[5] => Equal12.IN26
addr[5] => Equal13.IN26
addr[5] => Equal14.IN26
addr[5] => Equal15.IN26
addr[5] => Equal16.IN26
addr[5] => Equal17.IN26
addr[5] => Equal18.IN26
addr[5] => Equal19.IN26
addr[5] => Equal20.IN26
addr[5] => Equal21.IN26
addr[5] => Equal22.IN26
addr[5] => Equal23.IN26
addr[5] => Equal24.IN26
addr[5] => Equal25.IN26
addr[5] => Equal26.IN26
addr[5] => Equal27.IN26
addr[5] => Equal28.IN26
addr[5] => Equal29.IN26
addr[5] => Equal30.IN26
addr[5] => Equal31.IN26
addr[5] => Equal32.IN26
addr[5] => Equal33.IN26
addr[5] => Equal34.IN26
addr[5] => Equal35.IN26
addr[5] => Equal36.IN26
addr[5] => Equal37.IN26
addr[6] => Equal0.IN25
addr[6] => Equal1.IN25
addr[6] => Equal2.IN25
addr[6] => Equal3.IN25
addr[6] => Equal4.IN25
addr[6] => Equal5.IN25
addr[6] => Equal6.IN25
addr[6] => Equal7.IN25
addr[6] => Equal8.IN25
addr[6] => Equal9.IN25
addr[6] => Equal10.IN25
addr[6] => Equal11.IN25
addr[6] => Equal12.IN25
addr[6] => Equal13.IN25
addr[6] => Equal14.IN25
addr[6] => Equal15.IN25
addr[6] => Equal16.IN25
addr[6] => Equal17.IN25
addr[6] => Equal18.IN25
addr[6] => Equal19.IN25
addr[6] => Equal20.IN25
addr[6] => Equal21.IN25
addr[6] => Equal22.IN25
addr[6] => Equal23.IN25
addr[6] => Equal24.IN25
addr[6] => Equal25.IN25
addr[6] => Equal26.IN25
addr[6] => Equal27.IN25
addr[6] => Equal28.IN25
addr[6] => Equal29.IN25
addr[6] => Equal30.IN25
addr[6] => Equal31.IN25
addr[6] => Equal32.IN25
addr[6] => Equal33.IN25
addr[6] => Equal34.IN25
addr[6] => Equal35.IN25
addr[6] => Equal36.IN25
addr[6] => Equal37.IN25
addr[7] => Equal0.IN24
addr[7] => Equal1.IN24
addr[7] => Equal2.IN24
addr[7] => Equal3.IN24
addr[7] => Equal4.IN24
addr[7] => Equal5.IN24
addr[7] => Equal6.IN24
addr[7] => Equal7.IN24
addr[7] => Equal8.IN24
addr[7] => Equal9.IN24
addr[7] => Equal10.IN24
addr[7] => Equal11.IN24
addr[7] => Equal12.IN24
addr[7] => Equal13.IN24
addr[7] => Equal14.IN24
addr[7] => Equal15.IN24
addr[7] => Equal16.IN24
addr[7] => Equal17.IN24
addr[7] => Equal18.IN24
addr[7] => Equal19.IN24
addr[7] => Equal20.IN24
addr[7] => Equal21.IN24
addr[7] => Equal22.IN24
addr[7] => Equal23.IN24
addr[7] => Equal24.IN24
addr[7] => Equal25.IN24
addr[7] => Equal26.IN24
addr[7] => Equal27.IN24
addr[7] => Equal28.IN24
addr[7] => Equal29.IN24
addr[7] => Equal30.IN24
addr[7] => Equal31.IN24
addr[7] => Equal32.IN24
addr[7] => Equal33.IN24
addr[7] => Equal34.IN24
addr[7] => Equal35.IN24
addr[7] => Equal36.IN24
addr[7] => Equal37.IN24
addr[8] => Equal0.IN23
addr[8] => Equal1.IN23
addr[8] => Equal2.IN23
addr[8] => Equal3.IN23
addr[8] => Equal4.IN23
addr[8] => Equal5.IN23
addr[8] => Equal6.IN23
addr[8] => Equal7.IN23
addr[8] => Equal8.IN23
addr[8] => Equal9.IN23
addr[8] => Equal10.IN23
addr[8] => Equal11.IN23
addr[8] => Equal12.IN23
addr[8] => Equal13.IN23
addr[8] => Equal14.IN23
addr[8] => Equal15.IN23
addr[8] => Equal16.IN23
addr[8] => Equal17.IN23
addr[8] => Equal18.IN23
addr[8] => Equal19.IN23
addr[8] => Equal20.IN23
addr[8] => Equal21.IN23
addr[8] => Equal22.IN23
addr[8] => Equal23.IN23
addr[8] => Equal24.IN23
addr[8] => Equal25.IN23
addr[8] => Equal26.IN23
addr[8] => Equal27.IN23
addr[8] => Equal28.IN23
addr[8] => Equal29.IN23
addr[8] => Equal30.IN23
addr[8] => Equal31.IN23
addr[8] => Equal32.IN23
addr[8] => Equal33.IN23
addr[8] => Equal34.IN23
addr[8] => Equal35.IN23
addr[8] => Equal36.IN23
addr[8] => Equal37.IN23
addr[9] => Equal0.IN22
addr[9] => Equal1.IN22
addr[9] => Equal2.IN22
addr[9] => Equal3.IN22
addr[9] => Equal4.IN22
addr[9] => Equal5.IN22
addr[9] => Equal6.IN22
addr[9] => Equal7.IN22
addr[9] => Equal8.IN22
addr[9] => Equal9.IN22
addr[9] => Equal10.IN22
addr[9] => Equal11.IN22
addr[9] => Equal12.IN22
addr[9] => Equal13.IN22
addr[9] => Equal14.IN22
addr[9] => Equal15.IN22
addr[9] => Equal16.IN22
addr[9] => Equal17.IN22
addr[9] => Equal18.IN22
addr[9] => Equal19.IN22
addr[9] => Equal20.IN22
addr[9] => Equal21.IN22
addr[9] => Equal22.IN22
addr[9] => Equal23.IN22
addr[9] => Equal24.IN22
addr[9] => Equal25.IN22
addr[9] => Equal26.IN22
addr[9] => Equal27.IN22
addr[9] => Equal28.IN22
addr[9] => Equal29.IN22
addr[9] => Equal30.IN22
addr[9] => Equal31.IN22
addr[9] => Equal32.IN22
addr[9] => Equal33.IN22
addr[9] => Equal34.IN22
addr[9] => Equal35.IN22
addr[9] => Equal36.IN22
addr[9] => Equal37.IN22
addr[10] => Equal0.IN21
addr[10] => Equal1.IN21
addr[10] => Equal2.IN21
addr[10] => Equal3.IN21
addr[10] => Equal4.IN21
addr[10] => Equal5.IN21
addr[10] => Equal6.IN21
addr[10] => Equal7.IN21
addr[10] => Equal8.IN21
addr[10] => Equal9.IN21
addr[10] => Equal10.IN21
addr[10] => Equal11.IN21
addr[10] => Equal12.IN21
addr[10] => Equal13.IN21
addr[10] => Equal14.IN21
addr[10] => Equal15.IN21
addr[10] => Equal16.IN21
addr[10] => Equal17.IN21
addr[10] => Equal18.IN21
addr[10] => Equal19.IN21
addr[10] => Equal20.IN21
addr[10] => Equal21.IN21
addr[10] => Equal22.IN21
addr[10] => Equal23.IN21
addr[10] => Equal24.IN21
addr[10] => Equal25.IN21
addr[10] => Equal26.IN21
addr[10] => Equal27.IN21
addr[10] => Equal28.IN21
addr[10] => Equal29.IN21
addr[10] => Equal30.IN21
addr[10] => Equal31.IN21
addr[10] => Equal32.IN21
addr[10] => Equal33.IN21
addr[10] => Equal34.IN21
addr[10] => Equal35.IN21
addr[10] => Equal36.IN21
addr[10] => Equal37.IN21
addr[11] => Equal0.IN20
addr[11] => Equal1.IN20
addr[11] => Equal2.IN20
addr[11] => Equal3.IN20
addr[11] => Equal4.IN20
addr[11] => Equal5.IN20
addr[11] => Equal6.IN20
addr[11] => Equal7.IN20
addr[11] => Equal8.IN20
addr[11] => Equal9.IN20
addr[11] => Equal10.IN20
addr[11] => Equal11.IN20
addr[11] => Equal12.IN20
addr[11] => Equal13.IN20
addr[11] => Equal14.IN20
addr[11] => Equal15.IN20
addr[11] => Equal16.IN20
addr[11] => Equal17.IN20
addr[11] => Equal18.IN20
addr[11] => Equal19.IN20
addr[11] => Equal20.IN20
addr[11] => Equal21.IN20
addr[11] => Equal22.IN20
addr[11] => Equal23.IN20
addr[11] => Equal24.IN20
addr[11] => Equal25.IN20
addr[11] => Equal26.IN20
addr[11] => Equal27.IN20
addr[11] => Equal28.IN20
addr[11] => Equal29.IN20
addr[11] => Equal30.IN20
addr[11] => Equal31.IN20
addr[11] => Equal32.IN20
addr[11] => Equal33.IN20
addr[11] => Equal34.IN20
addr[11] => Equal35.IN20
addr[11] => Equal36.IN20
addr[11] => Equal37.IN20
addr[12] => Equal0.IN19
addr[12] => Equal1.IN19
addr[12] => Equal2.IN19
addr[12] => Equal3.IN19
addr[12] => Equal4.IN19
addr[12] => Equal5.IN19
addr[12] => Equal6.IN19
addr[12] => Equal7.IN19
addr[12] => Equal8.IN19
addr[12] => Equal9.IN19
addr[12] => Equal10.IN19
addr[12] => Equal11.IN19
addr[12] => Equal12.IN19
addr[12] => Equal13.IN19
addr[12] => Equal14.IN19
addr[12] => Equal15.IN19
addr[12] => Equal16.IN19
addr[12] => Equal17.IN19
addr[12] => Equal18.IN19
addr[12] => Equal19.IN19
addr[12] => Equal20.IN19
addr[12] => Equal21.IN19
addr[12] => Equal22.IN19
addr[12] => Equal23.IN19
addr[12] => Equal24.IN19
addr[12] => Equal25.IN19
addr[12] => Equal26.IN19
addr[12] => Equal27.IN19
addr[12] => Equal28.IN19
addr[12] => Equal29.IN19
addr[12] => Equal30.IN19
addr[12] => Equal31.IN19
addr[12] => Equal32.IN19
addr[12] => Equal33.IN19
addr[12] => Equal34.IN19
addr[12] => Equal35.IN19
addr[12] => Equal36.IN19
addr[12] => Equal37.IN19
addr[13] => Equal0.IN18
addr[13] => Equal1.IN18
addr[13] => Equal2.IN18
addr[13] => Equal3.IN18
addr[13] => Equal4.IN18
addr[13] => Equal5.IN18
addr[13] => Equal6.IN18
addr[13] => Equal7.IN18
addr[13] => Equal8.IN18
addr[13] => Equal9.IN18
addr[13] => Equal10.IN18
addr[13] => Equal11.IN18
addr[13] => Equal12.IN18
addr[13] => Equal13.IN18
addr[13] => Equal14.IN18
addr[13] => Equal15.IN18
addr[13] => Equal16.IN18
addr[13] => Equal17.IN18
addr[13] => Equal18.IN18
addr[13] => Equal19.IN18
addr[13] => Equal20.IN18
addr[13] => Equal21.IN18
addr[13] => Equal22.IN18
addr[13] => Equal23.IN18
addr[13] => Equal24.IN18
addr[13] => Equal25.IN18
addr[13] => Equal26.IN18
addr[13] => Equal27.IN18
addr[13] => Equal28.IN18
addr[13] => Equal29.IN18
addr[13] => Equal30.IN18
addr[13] => Equal31.IN18
addr[13] => Equal32.IN18
addr[13] => Equal33.IN18
addr[13] => Equal34.IN18
addr[13] => Equal35.IN18
addr[13] => Equal36.IN18
addr[13] => Equal37.IN18
addr[14] => Equal0.IN17
addr[14] => Equal1.IN17
addr[14] => Equal2.IN17
addr[14] => Equal3.IN17
addr[14] => Equal4.IN17
addr[14] => Equal5.IN17
addr[14] => Equal6.IN17
addr[14] => Equal7.IN17
addr[14] => Equal8.IN17
addr[14] => Equal9.IN17
addr[14] => Equal10.IN17
addr[14] => Equal11.IN17
addr[14] => Equal12.IN17
addr[14] => Equal13.IN17
addr[14] => Equal14.IN17
addr[14] => Equal15.IN17
addr[14] => Equal16.IN17
addr[14] => Equal17.IN17
addr[14] => Equal18.IN17
addr[14] => Equal19.IN17
addr[14] => Equal20.IN17
addr[14] => Equal21.IN17
addr[14] => Equal22.IN17
addr[14] => Equal23.IN17
addr[14] => Equal24.IN17
addr[14] => Equal25.IN17
addr[14] => Equal26.IN17
addr[14] => Equal27.IN17
addr[14] => Equal28.IN17
addr[14] => Equal29.IN17
addr[14] => Equal30.IN17
addr[14] => Equal31.IN17
addr[14] => Equal32.IN17
addr[14] => Equal33.IN17
addr[14] => Equal34.IN17
addr[14] => Equal35.IN17
addr[14] => Equal36.IN17
addr[14] => Equal37.IN17
addr[15] => Equal0.IN16
addr[15] => Equal1.IN16
addr[15] => Equal2.IN16
addr[15] => Equal3.IN16
addr[15] => Equal4.IN16
addr[15] => Equal5.IN16
addr[15] => Equal6.IN16
addr[15] => Equal7.IN16
addr[15] => Equal8.IN16
addr[15] => Equal9.IN16
addr[15] => Equal10.IN16
addr[15] => Equal11.IN16
addr[15] => Equal12.IN16
addr[15] => Equal13.IN16
addr[15] => Equal14.IN16
addr[15] => Equal15.IN16
addr[15] => Equal16.IN16
addr[15] => Equal17.IN16
addr[15] => Equal18.IN16
addr[15] => Equal19.IN16
addr[15] => Equal20.IN16
addr[15] => Equal21.IN16
addr[15] => Equal22.IN16
addr[15] => Equal23.IN16
addr[15] => Equal24.IN16
addr[15] => Equal25.IN16
addr[15] => Equal26.IN16
addr[15] => Equal27.IN16
addr[15] => Equal28.IN16
addr[15] => Equal29.IN16
addr[15] => Equal30.IN16
addr[15] => Equal31.IN16
addr[15] => Equal32.IN16
addr[15] => Equal33.IN16
addr[15] => Equal34.IN16
addr[15] => Equal35.IN16
addr[15] => Equal36.IN16
addr[15] => Equal37.IN16
addr_rdy => ~NO_FANOUT~
data_miso_rdy => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[0] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[1] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[2] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[3] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[4] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[5] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[6] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[7] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[8] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[9] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[10] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[11] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[12] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[13] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[14] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_1[15] => ~NO_FANOUT~
FAN_PWM_REG_OUT_1[0] <= FAN_PWM_REG_OUT_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[1] <= FAN_PWM_REG_OUT_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[2] <= FAN_PWM_REG_OUT_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[3] <= FAN_PWM_REG_OUT_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[4] <= FAN_PWM_REG_OUT_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[5] <= FAN_PWM_REG_OUT_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[6] <= FAN_PWM_REG_OUT_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_1[7] <= FAN_PWM_REG_OUT_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG_OUT_2[0] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[1] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[2] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[3] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[4] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[5] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[6] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[7] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[8] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[9] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[10] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[11] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[12] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[13] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[14] => ~NO_FANOUT~
FAN_TACHO_REG_OUT_2[15] => ~NO_FANOUT~
FAN_PWM_REG_OUT_2[0] <= FAN_PWM_REG_OUT_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[1] <= FAN_PWM_REG_OUT_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[2] <= FAN_PWM_REG_OUT_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[3] <= FAN_PWM_REG_OUT_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[4] <= FAN_PWM_REG_OUT_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[5] <= FAN_PWM_REG_OUT_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[6] <= FAN_PWM_REG_OUT_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG_OUT_2[7] <= FAN_PWM_REG_OUT_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AIN0[0] => Selector15.IN30
AIN0[1] => Selector14.IN30
AIN0[2] => Selector13.IN30
AIN0[3] => Selector12.IN30
AIN0[4] => Selector11.IN30
AIN0[5] => Selector10.IN30
AIN0[6] => Selector9.IN30
AIN0[7] => Selector8.IN30
AIN0[8] => Selector7.IN30
AIN0[9] => Selector6.IN30
AIN0[10] => Selector5.IN30
AIN0[11] => Selector4.IN30
AIN0[12] => Selector3.IN30
AIN0[13] => Selector2.IN30
AIN0[14] => Selector1.IN30
AIN0[15] => Selector0.IN30
AIN1[0] => Selector31.IN29
AIN1[1] => Selector30.IN29
AIN1[2] => Selector29.IN29
AIN1[3] => Selector28.IN29
AIN1[4] => Selector27.IN29
AIN1[5] => Selector26.IN29
AIN1[6] => Selector25.IN29
AIN1[7] => Selector24.IN29
AIN1[8] => Selector23.IN29
AIN1[9] => Selector22.IN29
AIN1[10] => Selector21.IN29
AIN1[11] => Selector20.IN29
AIN1[12] => Selector19.IN29
AIN1[13] => Selector18.IN29
AIN1[14] => Selector17.IN29
AIN1[15] => Selector16.IN29
AIN2[0] => Selector15.IN31
AIN2[1] => Selector14.IN31
AIN2[2] => Selector13.IN31
AIN2[3] => Selector12.IN31
AIN2[4] => Selector11.IN31
AIN2[5] => Selector10.IN31
AIN2[6] => Selector9.IN31
AIN2[7] => Selector8.IN31
AIN2[8] => Selector7.IN31
AIN2[9] => Selector6.IN31
AIN2[10] => Selector5.IN31
AIN2[11] => Selector4.IN31
AIN2[12] => Selector3.IN31
AIN2[13] => Selector2.IN31
AIN2[14] => Selector1.IN31
AIN2[15] => Selector0.IN31
AIN3[0] => Selector31.IN30
AIN3[1] => Selector30.IN30
AIN3[2] => Selector29.IN30
AIN3[3] => Selector28.IN30
AIN3[4] => Selector27.IN30
AIN3[5] => Selector26.IN30
AIN3[6] => Selector25.IN30
AIN3[7] => Selector24.IN30
AIN3[8] => Selector23.IN30
AIN3[9] => Selector22.IN30
AIN3[10] => Selector21.IN30
AIN3[11] => Selector20.IN30
AIN3[12] => Selector19.IN30
AIN3[13] => Selector18.IN30
AIN3[14] => Selector17.IN30
AIN3[15] => Selector16.IN30
AIN4[0] => Selector15.IN32
AIN4[1] => Selector14.IN32
AIN4[2] => Selector13.IN32
AIN4[3] => Selector12.IN32
AIN4[4] => Selector11.IN32
AIN4[5] => Selector10.IN32
AIN4[6] => Selector9.IN32
AIN4[7] => Selector8.IN32
AIN4[8] => Selector7.IN32
AIN4[9] => Selector6.IN32
AIN4[10] => Selector5.IN32
AIN4[11] => Selector4.IN32
AIN4[12] => Selector3.IN32
AIN4[13] => Selector2.IN32
AIN4[14] => Selector1.IN32
AIN4[15] => Selector0.IN32
AIN5[0] => Selector31.IN31
AIN5[1] => Selector30.IN31
AIN5[2] => Selector29.IN31
AIN5[3] => Selector28.IN31
AIN5[4] => Selector27.IN31
AIN5[5] => Selector26.IN31
AIN5[6] => Selector25.IN31
AIN5[7] => Selector24.IN31
AIN5[8] => Selector23.IN31
AIN5[9] => Selector22.IN31
AIN5[10] => Selector21.IN31
AIN5[11] => Selector20.IN31
AIN5[12] => Selector19.IN31
AIN5[13] => Selector18.IN31
AIN5[14] => Selector17.IN31
AIN5[15] => Selector16.IN31
AIN6[0] => Selector15.IN33
AIN6[1] => Selector14.IN33
AIN6[2] => Selector13.IN33
AIN6[3] => Selector12.IN33
AIN6[4] => Selector11.IN33
AIN6[5] => Selector10.IN33
AIN6[6] => Selector9.IN33
AIN6[7] => Selector8.IN33
AIN6[8] => Selector7.IN33
AIN6[9] => Selector6.IN33
AIN6[10] => Selector5.IN33
AIN6[11] => Selector4.IN33
AIN6[12] => Selector3.IN33
AIN6[13] => Selector2.IN33
AIN6[14] => Selector1.IN33
AIN6[15] => Selector0.IN33
AIN7[0] => Selector31.IN32
AIN7[1] => Selector30.IN32
AIN7[2] => Selector29.IN32
AIN7[3] => Selector28.IN32
AIN7[4] => Selector27.IN32
AIN7[5] => Selector26.IN32
AIN7[6] => Selector25.IN32
AIN7[7] => Selector24.IN32
AIN7[8] => Selector23.IN32
AIN7[9] => Selector22.IN32
AIN7[10] => Selector21.IN32
AIN7[11] => Selector20.IN32
AIN7[12] => Selector19.IN32
AIN7[13] => Selector18.IN32
AIN7[14] => Selector17.IN32
AIN7[15] => Selector16.IN32
FPGA_LEDs_OUT[0] <= FPGA_LEDs_reg[0].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[1] <= FPGA_LEDs_reg[1].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[2] <= FPGA_LEDs_reg[2].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[3] <= FPGA_LEDs_reg[3].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[4] <= FPGA_LEDs_reg[4].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[5] <= FPGA_LEDs_reg[5].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[6] <= FPGA_LEDs_reg[6].DB_MAX_OUTPUT_PORT_TYPE
FPGA_LEDs_OUT[7] <= FPGA_LEDs_reg[7].DB_MAX_OUTPUT_PORT_TYPE
R_DIAG_PACK_CNT[0] => ~NO_FANOUT~
R_DIAG_PACK_CNT[1] => ~NO_FANOUT~
R_DIAG_PACK_CNT[2] => ~NO_FANOUT~
R_DIAG_PACK_CNT[3] => ~NO_FANOUT~
R_DIAG_PACK_CNT[4] => ~NO_FANOUT~
R_DIAG_PACK_CNT[5] => ~NO_FANOUT~
R_DIAG_PACK_CNT[6] => ~NO_FANOUT~
R_DIAG_PACK_CNT[7] => ~NO_FANOUT~
R_DIAG_PACK_CNT[8] => ~NO_FANOUT~
R_DIAG_PACK_CNT[9] => ~NO_FANOUT~
R_DIAG_PACK_CNT[10] => ~NO_FANOUT~
R_DIAG_PACK_CNT[11] => ~NO_FANOUT~
R_DIAG_PACK_CNT[12] => ~NO_FANOUT~
R_DIAG_PACK_CNT[13] => ~NO_FANOUT~
R_DIAG_PACK_CNT[14] => ~NO_FANOUT~
R_DIAG_PACK_CNT[15] => ~NO_FANOUT~
R_DIAG_ERR_CNT[0] => ~NO_FANOUT~
R_DIAG_ERR_CNT[1] => ~NO_FANOUT~
R_DIAG_ERR_CNT[2] => ~NO_FANOUT~
R_DIAG_ERR_CNT[3] => ~NO_FANOUT~
R_DIAG_ERR_CNT[4] => ~NO_FANOUT~
R_DIAG_ERR_CNT[5] => ~NO_FANOUT~
R_DIAG_ERR_CNT[6] => ~NO_FANOUT~
R_DIAG_ERR_CNT[7] => ~NO_FANOUT~
R_DIAG_ERR_CNT[8] => ~NO_FANOUT~
R_DIAG_ERR_CNT[9] => ~NO_FANOUT~
R_DIAG_ERR_CNT[10] => ~NO_FANOUT~
R_DIAG_ERR_CNT[11] => ~NO_FANOUT~
R_DIAG_ERR_CNT[12] => ~NO_FANOUT~
R_DIAG_ERR_CNT[13] => ~NO_FANOUT~
R_DIAG_ERR_CNT[14] => ~NO_FANOUT~
R_DIAG_ERR_CNT[15] => ~NO_FANOUT~
L_DIAG_PACK_CNT[0] => ~NO_FANOUT~
L_DIAG_PACK_CNT[1] => ~NO_FANOUT~
L_DIAG_PACK_CNT[2] => ~NO_FANOUT~
L_DIAG_PACK_CNT[3] => ~NO_FANOUT~
L_DIAG_PACK_CNT[4] => ~NO_FANOUT~
L_DIAG_PACK_CNT[5] => ~NO_FANOUT~
L_DIAG_PACK_CNT[6] => ~NO_FANOUT~
L_DIAG_PACK_CNT[7] => ~NO_FANOUT~
L_DIAG_PACK_CNT[8] => ~NO_FANOUT~
L_DIAG_PACK_CNT[9] => ~NO_FANOUT~
L_DIAG_PACK_CNT[10] => ~NO_FANOUT~
L_DIAG_PACK_CNT[11] => ~NO_FANOUT~
L_DIAG_PACK_CNT[12] => ~NO_FANOUT~
L_DIAG_PACK_CNT[13] => ~NO_FANOUT~
L_DIAG_PACK_CNT[14] => ~NO_FANOUT~
L_DIAG_PACK_CNT[15] => ~NO_FANOUT~
L_DIAG_ERR_CNT[0] => ~NO_FANOUT~
L_DIAG_ERR_CNT[1] => ~NO_FANOUT~
L_DIAG_ERR_CNT[2] => ~NO_FANOUT~
L_DIAG_ERR_CNT[3] => ~NO_FANOUT~
L_DIAG_ERR_CNT[4] => ~NO_FANOUT~
L_DIAG_ERR_CNT[5] => ~NO_FANOUT~
L_DIAG_ERR_CNT[6] => ~NO_FANOUT~
L_DIAG_ERR_CNT[7] => ~NO_FANOUT~
L_DIAG_ERR_CNT[8] => ~NO_FANOUT~
L_DIAG_ERR_CNT[9] => ~NO_FANOUT~
L_DIAG_ERR_CNT[10] => ~NO_FANOUT~
L_DIAG_ERR_CNT[11] => ~NO_FANOUT~
L_DIAG_ERR_CNT[12] => ~NO_FANOUT~
L_DIAG_ERR_CNT[13] => ~NO_FANOUT~
L_DIAG_ERR_CNT[14] => ~NO_FANOUT~
L_DIAG_ERR_CNT[15] => ~NO_FANOUT~
L_NO_switch_TOOL_EX_FPGA => FPGA_buttons_reg[0].DATAIN
L_NC_switch_TOOL_EX_FPGA => FPGA_buttons_reg[1].DATAIN
R_NO_switch_TOOL_EX_FPGA => FPGA_buttons_reg[2].DATAIN
R_NC_switch_TOOL_EX_FPGA => FPGA_buttons_reg[3].DATAIN
L_POS_SENS_0_OUT1 => L_Wheels_sensors_reg[11].DATAIN
L_POS_SENS_0_OUT2 => L_Wheels_sensors_reg[10].DATAIN
L_POS_SENS_1_OUT1 => L_Wheels_sensors_reg[9].DATAIN
L_POS_SENS_1_OUT2 => L_Wheels_sensors_reg[8].DATAIN
L_POS_SENS_OUT1 => L_Wheels_sensors_reg[7].DATAIN
L_POS_SENS_OUT2 => L_Wheels_sensors_reg[6].DATAIN
L_WHEEL_SENS_A1_OUT1 => L_Wheels_sensors_reg[5].DATAIN
L_WHEEL_SENS_A1_OUT2 => L_Wheels_sensors_reg[4].DATAIN
L_WHEEL_SENS_A2_OUT1 => L_Wheels_sensors_reg[3].DATAIN
L_WHEEL_SENS_A2_OUT2 => L_Wheels_sensors_reg[2].DATAIN
L_WHEEL_SENS_SPARE_OUT1 => L_Wheels_sensors_reg[1].DATAIN
L_WHEEL_SENS_SPARE_OUT2 => L_Wheels_sensors_reg[0].DATAIN
R_POS_SENS_0_OUT1 => R_Wheels_sensors_reg[11].DATAIN
R_POS_SENS_0_OUT2 => R_Wheels_sensors_reg[10].DATAIN
R_POS_SENS_1_OUT1 => R_Wheels_sensors_reg[9].DATAIN
R_POS_SENS_1_OUT2 => R_Wheels_sensors_reg[8].DATAIN
R_POS_SENS_OUT1 => R_Wheels_sensors_reg[7].DATAIN
R_POS_SENS_OUT2 => R_Wheels_sensors_reg[6].DATAIN
R_WHEEL_SENS_A1_OUT1 => R_Wheels_sensors_reg[5].DATAIN
R_WHEEL_SENS_A1_OUT2 => R_Wheels_sensors_reg[4].DATAIN
R_WHEEL_SENS_A2_OUT1 => R_Wheels_sensors_reg[3].DATAIN
R_WHEEL_SENS_A2_OUT2 => R_Wheels_sensors_reg[2].DATAIN
R_WHEEL_SENS_SPARE_OUT1 => R_Wheels_sensors_reg[1].DATAIN
R_WHEEL_SENS_SPARE_OUT2 => R_Wheels_sensors_reg[0].DATAIN
R_4MB_SER_IN_ER => ~NO_FANOUT~
R_EEF_SER_IN_ER => ~NO_FANOUT~
R_M5B_SER_IN_ER => ~NO_FANOUT~
R_SER_RX_ER => ~NO_FANOUT~
R_SCU_Invalid_n => ~NO_FANOUT~
L_4MB_SER_IN_ER => ~NO_FANOUT~
L_EEF_SER_IN_ER => ~NO_FANOUT~
L_M5B_SER_IN_ER => ~NO_FANOUT~
L_SER_RX_ER => ~NO_FANOUT~
L_SCU_INVALIDn => ~NO_FANOUT~
A_24V_L_EN <= A_24V_L_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_24V_L_EN <= B_24V_L_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_35V_L_EN <= A_35V_L_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_35V_L_EN <= B_35V_L_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_24V_R_EN <= A_24V_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_24V_R_EN <= B_24V_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_35V_R_EN <= A_35V_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_35V_R_EN <= B_35V_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
BIT_SSR_SW <= BIT_SSR_SW~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_Control[0] <= MUX_Control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_Control[1] <= MUX_Control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_Control[2] <= MUX_Control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MICCB_GEN_SYNC_FAIL => ~NO_FANOUT~
MICCB_SP_IN_A_F => ~NO_FANOUT~
MICCB_SP_IN_B_F => ~NO_FANOUT~
MICCB_SPARE_IO0 => ~NO_FANOUT~
MICCB_SPARE_IO1 => ~NO_FANOUT~
MICCB_SPARE_IO2 => ~NO_FANOUT~
MICCB_SPARE_IO3 => ~NO_FANOUT~
FPGA1 => Diagnostic_Header_reg[0].DATAIN
FPGA2 => Diagnostic_Header_reg[1].DATAIN
FPGA3 => Diagnostic_Header_reg[2].DATAIN
FPGA4 => Diagnostic_Header_reg[3].DATAIN
FPGA5 <= FPGA5~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA6 <= FPGA6~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA7 <= FPGA7~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA8 <= FPGA8~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA9 <= FPGA9~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA10 <= FPGA10~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA11 <= FPGA11~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA12 <= FPGA12~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA13 <= FPGA13~reg0.DB_MAX_OUTPUT_PORT_TYPE
Teensy_FPGA_SP0 => Diagnostic_Header_reg[4].DATAIN
Teensy_FPGA_SP1 => Diagnostic_Header_reg[5].DATAIN
Teensy_FPGA_SP2 => Diagnostic_Header_reg[6].DATAIN
SPARE1_DIFF0 => ~NO_FANOUT~
SPARE1_DIFF1 => ~NO_FANOUT~
SPARE1_DIFF2 <= SPARE1_DIFF2.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_DIFF3 <= SPARE1_DIFF3.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_ANALOG_SW_0_SEL_FPGA <= SPARE1_ANALOG_SW_0_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_ANALOG_SW_1_SEL_FPGA <= SPARE1_ANALOG_SW_1_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_ANALOG_SW_SEL_FPGA <= SPARE1_ANALOG_SW_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_IO0_FPGA => ~NO_FANOUT~
SPARE1_IO1_FPGA => ~NO_FANOUT~
SPARE1_IO2_FPGA <= SPARE1_IO2_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE1_IO3_FPGA <= SPARE1_IO3_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_DIFF0 => ~NO_FANOUT~
SPARE2_DIFF1 => ~NO_FANOUT~
SPARE2_DIFF2 <= SPARE2_DIFF2.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_DIFF3 <= SPARE2_DIFF3.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_ANALOG_SW_0_SEL_FPGA <= SPARE2_ANALOG_SW_0_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_ANALOG_SW_1_SEL_FPGA <= SPARE2_ANALOG_SW_1_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_ANALOG_SW_SEL_FPGA <= SPARE2_ANALOG_SW_SEL_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_IO0_FPGA => ~NO_FANOUT~
SPARE2_IO1_FPGA => ~NO_FANOUT~
SPARE2_IO2_FPGA <= SPARE2_IO2_FPGA.DB_MAX_OUTPUT_PORT_TYPE
SPARE2_IO3_FPGA <= SPARE2_IO3_FPGA.DB_MAX_OUTPUT_PORT_TYPE
FPGA_WHEEL_STOP_ELO <= FPGA_WHEEL_STOP_ELO.DB_MAX_OUTPUT_PORT_TYPE
FPGA24V_DIS <= FPGA24V_DIS.DB_MAX_OUTPUT_PORT_TYPE
FLA_PWR_DIS => ~NO_FANOUT~
OPEN_ELO_REQUEST <= OPEN_ELO_REQUEST.DB_MAX_OUTPUT_PORT_TYPE
PS_PG_FPGA => ~NO_FANOUT~
FAN1_TACHO[0] <= FAN1_TACHO[0].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[1] <= FAN1_TACHO[1].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[2] <= FAN1_TACHO[2].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[3] <= FAN1_TACHO[3].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[4] <= FAN1_TACHO[4].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[5] <= FAN1_TACHO[5].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[6] <= FAN1_TACHO[6].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[7] <= FAN1_TACHO[7].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[8] <= FAN1_TACHO[8].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[9] <= FAN1_TACHO[9].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[10] <= FAN1_TACHO[10].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[11] <= FAN1_TACHO[11].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[12] <= FAN1_TACHO[12].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[13] <= FAN1_TACHO[13].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[14] <= FAN1_TACHO[14].DB_MAX_OUTPUT_PORT_TYPE
FAN1_TACHO[15] <= FAN1_TACHO[15].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[0] <= FAN_1_READ_NUMBER[0].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[1] <= FAN_1_READ_NUMBER[1].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[2] <= FAN_1_READ_NUMBER[2].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[3] <= FAN_1_READ_NUMBER[3].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[4] <= FAN_1_READ_NUMBER[4].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[5] <= FAN_1_READ_NUMBER[5].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[6] <= FAN_1_READ_NUMBER[6].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[7] <= FAN_1_READ_NUMBER[7].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[8] <= FAN_1_READ_NUMBER[8].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[9] <= FAN_1_READ_NUMBER[9].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[10] <= FAN_1_READ_NUMBER[10].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[11] <= FAN_1_READ_NUMBER[11].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[12] <= FAN_1_READ_NUMBER[12].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[13] <= FAN_1_READ_NUMBER[13].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[14] <= FAN_1_READ_NUMBER[14].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_READ_NUMBER[15] <= FAN_1_READ_NUMBER[15].DB_MAX_OUTPUT_PORT_TYPE
FAN_1_PWM[0] => ~NO_FANOUT~
FAN_1_PWM[1] => ~NO_FANOUT~
FAN_1_PWM[2] => ~NO_FANOUT~
FAN_1_PWM[3] => ~NO_FANOUT~
FAN_1_PWM[4] => ~NO_FANOUT~
FAN_1_PWM[5] => ~NO_FANOUT~
FAN_1_PWM[6] => ~NO_FANOUT~
FAN_1_PWM[7] => ~NO_FANOUT~
FAN_2_TACHO[0] <= FAN_2_TACHO[0].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[1] <= FAN_2_TACHO[1].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[2] <= FAN_2_TACHO[2].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[3] <= FAN_2_TACHO[3].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[4] <= FAN_2_TACHO[4].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[5] <= FAN_2_TACHO[5].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[6] <= FAN_2_TACHO[6].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[7] <= FAN_2_TACHO[7].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[8] <= FAN_2_TACHO[8].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[9] <= FAN_2_TACHO[9].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[10] <= FAN_2_TACHO[10].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[11] <= FAN_2_TACHO[11].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[12] <= FAN_2_TACHO[12].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[13] <= FAN_2_TACHO[13].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[14] <= FAN_2_TACHO[14].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_TACHO[15] <= FAN_2_TACHO[15].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[0] <= FAN_2_READ_NUMBER[0].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[1] <= FAN_2_READ_NUMBER[1].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[2] <= FAN_2_READ_NUMBER[2].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[3] <= FAN_2_READ_NUMBER[3].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[4] <= FAN_2_READ_NUMBER[4].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[5] <= FAN_2_READ_NUMBER[5].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[6] <= FAN_2_READ_NUMBER[6].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[7] <= FAN_2_READ_NUMBER[7].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[8] <= FAN_2_READ_NUMBER[8].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[9] <= FAN_2_READ_NUMBER[9].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[10] <= FAN_2_READ_NUMBER[10].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[11] <= FAN_2_READ_NUMBER[11].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[12] <= FAN_2_READ_NUMBER[12].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[13] <= FAN_2_READ_NUMBER[13].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[14] <= FAN_2_READ_NUMBER[14].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_READ_NUMBER[15] <= FAN_2_READ_NUMBER[15].DB_MAX_OUTPUT_PORT_TYPE
FAN_2_PWM[0] => ~NO_FANOUT~
FAN_2_PWM[1] => ~NO_FANOUT~
FAN_2_PWM[2] => ~NO_FANOUT~
FAN_2_PWM[3] => ~NO_FANOUT~
FAN_2_PWM[4] => ~NO_FANOUT~
FAN_2_PWM[5] => ~NO_FANOUT~
FAN_2_PWM[6] => ~NO_FANOUT~
FAN_2_PWM[7] => ~NO_FANOUT~
FPGA_SYNC_DELAY_TIME[0] <= FPGA_SYNC_DELAY_TIME[0].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[1] <= FPGA_SYNC_DELAY_TIME[1].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[2] <= FPGA_SYNC_DELAY_TIME[2].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[3] <= FPGA_SYNC_DELAY_TIME[3].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[4] <= FPGA_SYNC_DELAY_TIME[4].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[5] <= FPGA_SYNC_DELAY_TIME[5].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[6] <= FPGA_SYNC_DELAY_TIME[6].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[7] <= FPGA_SYNC_DELAY_TIME[7].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[8] <= FPGA_SYNC_DELAY_TIME[8].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[9] <= FPGA_SYNC_DELAY_TIME[9].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[10] <= FPGA_SYNC_DELAY_TIME[10].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[11] <= FPGA_SYNC_DELAY_TIME[11].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[12] <= FPGA_SYNC_DELAY_TIME[12].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[13] <= FPGA_SYNC_DELAY_TIME[13].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[14] <= FPGA_SYNC_DELAY_TIME[14].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[15] <= FPGA_SYNC_DELAY_TIME[15].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[16] <= FPGA_SYNC_DELAY_TIME[16].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[17] <= FPGA_SYNC_DELAY_TIME[17].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[18] <= FPGA_SYNC_DELAY_TIME[18].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[19] <= FPGA_SYNC_DELAY_TIME[19].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[20] <= FPGA_SYNC_DELAY_TIME[20].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[21] <= FPGA_SYNC_DELAY_TIME[21].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[22] <= FPGA_SYNC_DELAY_TIME[22].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[23] <= FPGA_SYNC_DELAY_TIME[23].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[24] <= FPGA_SYNC_DELAY_TIME[24].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[25] <= FPGA_SYNC_DELAY_TIME[25].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[26] <= FPGA_SYNC_DELAY_TIME[26].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[27] <= FPGA_SYNC_DELAY_TIME[27].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[28] <= FPGA_SYNC_DELAY_TIME[28].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[29] <= FPGA_SYNC_DELAY_TIME[29].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[30] <= FPGA_SYNC_DELAY_TIME[30].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_DELAY_TIME[31] <= FPGA_SYNC_DELAY_TIME[31].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[0] <= FPGA_SYNC_TIME[0].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[1] <= FPGA_SYNC_TIME[1].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[2] <= FPGA_SYNC_TIME[2].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[3] <= FPGA_SYNC_TIME[3].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[4] <= FPGA_SYNC_TIME[4].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[5] <= FPGA_SYNC_TIME[5].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[6] <= FPGA_SYNC_TIME[6].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[7] <= FPGA_SYNC_TIME[7].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[8] <= FPGA_SYNC_TIME[8].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[9] <= FPGA_SYNC_TIME[9].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[10] <= FPGA_SYNC_TIME[10].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[11] <= FPGA_SYNC_TIME[11].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[12] <= FPGA_SYNC_TIME[12].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[13] <= FPGA_SYNC_TIME[13].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[14] <= FPGA_SYNC_TIME[14].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[15] <= FPGA_SYNC_TIME[15].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[16] <= FPGA_SYNC_TIME[16].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[17] <= FPGA_SYNC_TIME[17].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[18] <= FPGA_SYNC_TIME[18].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[19] <= FPGA_SYNC_TIME[19].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[20] <= FPGA_SYNC_TIME[20].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[21] <= FPGA_SYNC_TIME[21].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[22] <= FPGA_SYNC_TIME[22].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[23] <= FPGA_SYNC_TIME[23].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[24] <= FPGA_SYNC_TIME[24].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[25] <= FPGA_SYNC_TIME[25].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[26] <= FPGA_SYNC_TIME[26].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[27] <= FPGA_SYNC_TIME[27].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[28] <= FPGA_SYNC_TIME[28].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[29] <= FPGA_SYNC_TIME[29].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[30] <= FPGA_SYNC_TIME[30].DB_MAX_OUTPUT_PORT_TYPE
FPGA_SYNC_TIME[31] <= FPGA_SYNC_TIME[31].DB_MAX_OUTPUT_PORT_TYPE
CS_ERROR <= CS_ERROR.DB_MAX_OUTPUT_PORT_TYPE
MicCB_ESTOP_OPEN_REQUEST => ~NO_FANOUT~
ESTOP_STATUS_FAIL => ~NO_FANOUT~
SSR_ON_FPGA => ~NO_FANOUT~
FPGA_DIAG_ACT <= FPGA_DIAG_ACT.DB_MAX_OUTPUT_PORT_TYPE
FPGA_FAULT <= comb.DB_MAX_OUTPUT_PORT_TYPE
RST_WD => ~NO_FANOUT~
RST_UART <= RST_UART~reg0.DB_MAX_OUTPUT_PORT_TYPE
MicCB_SYNC_CNT[0] => Selector31.IN33
MicCB_SYNC_CNT[1] => Selector30.IN33
MicCB_SYNC_CNT[2] => Selector29.IN33
MicCB_SYNC_CNT[3] => Selector28.IN33
MicCB_SYNC_CNT[4] => Selector27.IN33
MicCB_SYNC_CNT[5] => Selector26.IN33
MicCB_SYNC_CNT[6] => Selector25.IN33
MicCB_SYNC_CNT[7] => Selector24.IN33
MicCB_SYNC_CNT[8] => Selector23.IN33
MicCB_SYNC_CNT[9] => Selector22.IN33
MicCB_SYNC_CNT[10] => Selector21.IN33
MicCB_SYNC_CNT[11] => Selector20.IN33
MicCB_SYNC_CNT[12] => Selector19.IN33
MicCB_SYNC_CNT[13] => Selector18.IN33
MicCB_SYNC_CNT[14] => Selector17.IN33
MicCB_SYNC_CNT[15] => Selector16.IN33
MicCB_SYNC_CNT[16] => Selector15.IN34
MicCB_SYNC_CNT[17] => Selector14.IN34
MicCB_SYNC_CNT[18] => Selector13.IN34
MicCB_SYNC_CNT[19] => Selector12.IN34
MicCB_SYNC_CNT[20] => Selector11.IN34
MicCB_SYNC_CNT[21] => Selector10.IN34
MicCB_SYNC_CNT[22] => Selector9.IN34
MicCB_SYNC_CNT[23] => Selector8.IN34
MicCB_SYNC_CNT[24] => Selector7.IN34
MicCB_SYNC_CNT[25] => Selector6.IN34
MicCB_SYNC_CNT[26] => Selector5.IN34
MicCB_SYNC_CNT[27] => Selector4.IN34
MicCB_SYNC_CNT[28] => Selector3.IN34
MicCB_SYNC_CNT[29] => Selector2.IN34
MicCB_SYNC_CNT[30] => Selector1.IN34
MicCB_SYNC_CNT[31] => Selector0.IN34


|RCB_TOP|UART_TOP:L_UART_TOP_inst
CLK => UART:RX_UART0.CLK
CLK => TEENSY_UART_RDY_F.CLK
CLK => TEENSY_UART_ERROR_F.CLK
CLK => DIAG_PACK[0].CLK
CLK => DIAG_PACK[1].CLK
CLK => DIAG_PACK[2].CLK
CLK => DIAG_PACK[3].CLK
CLK => DIAG_PACK[4].CLK
CLK => DIAG_PACK[5].CLK
CLK => DIAG_PACK[6].CLK
CLK => DIAG_PACK[7].CLK
CLK => DIAG_PACK[8].CLK
CLK => DIAG_PACK[9].CLK
CLK => DIAG_PACK[10].CLK
CLK => DIAG_PACK[11].CLK
CLK => DIAG_PACK[12].CLK
CLK => DIAG_PACK[13].CLK
CLK => DIAG_PACK[14].CLK
CLK => DIAG_PACK[15].CLK
CLK => DIAG_ERR[0].CLK
CLK => DIAG_ERR[1].CLK
CLK => DIAG_ERR[2].CLK
CLK => DIAG_ERR[3].CLK
CLK => DIAG_ERR[4].CLK
CLK => DIAG_ERR[5].CLK
CLK => DIAG_ERR[6].CLK
CLK => DIAG_ERR[7].CLK
CLK => DIAG_ERR[8].CLK
CLK => DIAG_ERR[9].CLK
CLK => DIAG_ERR[10].CLK
CLK => DIAG_ERR[11].CLK
CLK => DIAG_ERR[12].CLK
CLK => DIAG_ERR[13].CLK
CLK => DIAG_ERR[14].CLK
CLK => DIAG_ERR[15].CLK
CLK => UART:RX_UART1.CLK
CLK => UART:RX_UART2.CLK
CLK => RX_Slave:RX_Slave0.clk
CLK => RX_Slave:RX_Slave1.clk
CLK => RX_Slave:RX_Slave2.clk
CLK => TX_Master:TX_Master_inst.clk
CLK => RX_FIFO:RX_FIFO_inst0.clock
CLK => RX_FIFO:RX_FIFO_inst1.clock
CLK => RX_FIFO:RX_FIFO_inst2.clock
CLK => UART:TEENSY_TX_UART.CLK
RST_N => RX_Slave:RX_Slave0.resetn
RST_N => RX_Slave:RX_Slave1.resetn
RST_N => RX_Slave:RX_Slave2.resetn
RST_N => TX_Master:TX_Master_inst.resetn
RST_N => UART:RX_UART0.RST
RST_N => UART:RX_UART1.RST
RST_N => UART:RX_UART2.RST
RST_N => UART:TEENSY_TX_UART.RST
RST_N => DIAG_PACK[0].ACLR
RST_N => DIAG_PACK[1].ACLR
RST_N => DIAG_PACK[2].ACLR
RST_N => DIAG_PACK[3].ACLR
RST_N => DIAG_PACK[4].ACLR
RST_N => DIAG_PACK[5].ACLR
RST_N => DIAG_PACK[6].ACLR
RST_N => DIAG_PACK[7].ACLR
RST_N => DIAG_PACK[8].ACLR
RST_N => DIAG_PACK[9].ACLR
RST_N => DIAG_PACK[10].ACLR
RST_N => DIAG_PACK[11].ACLR
RST_N => DIAG_PACK[12].ACLR
RST_N => DIAG_PACK[13].ACLR
RST_N => DIAG_PACK[14].ACLR
RST_N => DIAG_PACK[15].ACLR
RST_N => DIAG_ERR[0].ACLR
RST_N => DIAG_ERR[1].ACLR
RST_N => DIAG_ERR[2].ACLR
RST_N => DIAG_ERR[3].ACLR
RST_N => DIAG_ERR[4].ACLR
RST_N => DIAG_ERR[5].ACLR
RST_N => DIAG_ERR[6].ACLR
RST_N => DIAG_ERR[7].ACLR
RST_N => DIAG_ERR[8].ACLR
RST_N => DIAG_ERR[9].ACLR
RST_N => DIAG_ERR[10].ACLR
RST_N => DIAG_ERR[11].ACLR
RST_N => DIAG_ERR[12].ACLR
RST_N => DIAG_ERR[13].ACLR
RST_N => DIAG_ERR[14].ACLR
RST_N => DIAG_ERR[15].ACLR
RST_N => TEENSY_UART_RDY_F.ENA
RST_N => TEENSY_UART_ERROR_F.ENA
RXD_4MB => UART:RX_UART0.UART_RXD
RXD_M5B => UART:RX_UART1.UART_RXD
RXD_EFF => UART:RX_UART2.UART_RXD
DIAG_PACK_CNT[0] <= DIAG_PACK[0].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[1] <= DIAG_PACK[1].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[2] <= DIAG_PACK[2].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[3] <= DIAG_PACK[3].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[4] <= DIAG_PACK[4].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[5] <= DIAG_PACK[5].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[6] <= DIAG_PACK[6].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[7] <= DIAG_PACK[7].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[8] <= DIAG_PACK[8].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[9] <= DIAG_PACK[9].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[10] <= DIAG_PACK[10].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[11] <= DIAG_PACK[11].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[12] <= DIAG_PACK[12].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[13] <= DIAG_PACK[13].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[14] <= DIAG_PACK[14].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[15] <= DIAG_PACK[15].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[0] <= DIAG_ERR[0].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[1] <= DIAG_ERR[1].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[2] <= DIAG_ERR[2].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[3] <= DIAG_ERR[3].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[4] <= DIAG_ERR[4].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[5] <= DIAG_ERR[5].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[6] <= DIAG_ERR[6].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[7] <= DIAG_ERR[7].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[8] <= DIAG_ERR[8].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[9] <= DIAG_ERR[9].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[10] <= DIAG_ERR[10].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[11] <= DIAG_ERR[11].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[12] <= DIAG_ERR[12].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[13] <= DIAG_ERR[13].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[14] <= DIAG_ERR[14].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[15] <= DIAG_ERR[15].DB_MAX_OUTPUT_PORT_TYPE
TXD_TEENSY <= UART:TEENSY_TX_UART.UART_TXD


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst
clk => rs232_0_to_uart_data[0]~reg0.CLK
clk => rs232_0_to_uart_data[1]~reg0.CLK
clk => rs232_0_to_uart_data[2]~reg0.CLK
clk => rs232_0_to_uart_data[3]~reg0.CLK
clk => rs232_0_to_uart_data[4]~reg0.CLK
clk => rs232_0_to_uart_data[5]~reg0.CLK
clk => rs232_0_to_uart_data[6]~reg0.CLK
clk => rs232_0_to_uart_data[7]~reg0.CLK
clk => rs232_0_to_uart_valid~reg0.CLK
clk => err_cnt[0].CLK
clk => err_cnt[1].CLK
clk => err_cnt[2].CLK
clk => err_cnt[3].CLK
clk => err_cnt[4].CLK
clk => err_cnt[5].CLK
clk => err_cnt[6].CLK
clk => err_cnt[7].CLK
clk => err_cnt[8].CLK
clk => err_cnt[9].CLK
clk => err_cnt[10].CLK
clk => err_cnt[11].CLK
clk => err_cnt[12].CLK
clk => err_cnt[13].CLK
clk => err_cnt[14].CLK
clk => err_cnt[15].CLK
clk => data_pointer[0].CLK
clk => data_pointer[1].CLK
clk => pack_cnt[0].CLK
clk => pack_cnt[1].CLK
clk => pack_cnt[2].CLK
clk => pack_cnt[3].CLK
clk => pack_cnt[4].CLK
clk => pack_cnt[5].CLK
clk => pack_cnt[6].CLK
clk => pack_cnt[7].CLK
clk => pack_cnt[8].CLK
clk => pack_cnt[9].CLK
clk => pack_cnt[10].CLK
clk => pack_cnt[11].CLK
clk => pack_cnt[12].CLK
clk => pack_cnt[13].CLK
clk => pack_cnt[14].CLK
clk => pack_cnt[15].CLK
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => tx_cnt[4].CLK
clk => tx_cnt[5].CLK
clk => tx_cnt[6].CLK
clk => tx_cnt[7].CLK
clk => tx_cnt[8].CLK
clk => tx_cnt[9].CLK
clk => tx_cnt[10].CLK
clk => clr_err_reg[0].CLK
clk => clr_err_reg[1].CLK
clk => clr_err_reg[2].CLK
clk => clr_FIFO_reg[0].CLK
clk => clr_FIFO_reg[1].CLK
clk => clr_FIFO_reg[2].CLK
clk => rd_FIFO_reg[0].CLK
clk => rd_FIFO_reg[1].CLK
clk => rd_FIFO_reg[2].CLK
clk => clr_rdy_reg[0].CLK
clk => clr_rdy_reg[1].CLK
clk => clr_rdy_reg[2].CLK
clk => state~8.DATAIN
resetn => err_cnt[0].ACLR
resetn => err_cnt[1].ACLR
resetn => err_cnt[2].ACLR
resetn => err_cnt[3].ACLR
resetn => err_cnt[4].ACLR
resetn => err_cnt[5].ACLR
resetn => err_cnt[6].ACLR
resetn => err_cnt[7].ACLR
resetn => err_cnt[8].ACLR
resetn => err_cnt[9].ACLR
resetn => err_cnt[10].ACLR
resetn => err_cnt[11].ACLR
resetn => err_cnt[12].ACLR
resetn => err_cnt[13].ACLR
resetn => err_cnt[14].ACLR
resetn => err_cnt[15].ACLR
resetn => data_pointer[0].ACLR
resetn => data_pointer[1].ACLR
resetn => pack_cnt[0].ACLR
resetn => pack_cnt[1].ACLR
resetn => pack_cnt[2].ACLR
resetn => pack_cnt[3].ACLR
resetn => pack_cnt[4].ACLR
resetn => pack_cnt[5].ACLR
resetn => pack_cnt[6].ACLR
resetn => pack_cnt[7].ACLR
resetn => pack_cnt[8].ACLR
resetn => pack_cnt[9].ACLR
resetn => pack_cnt[10].ACLR
resetn => pack_cnt[11].ACLR
resetn => pack_cnt[12].ACLR
resetn => pack_cnt[13].ACLR
resetn => pack_cnt[14].ACLR
resetn => pack_cnt[15].ACLR
resetn => tx_cnt[0].ACLR
resetn => tx_cnt[1].ACLR
resetn => tx_cnt[2].ACLR
resetn => tx_cnt[3].ACLR
resetn => tx_cnt[4].ACLR
resetn => tx_cnt[5].ACLR
resetn => tx_cnt[6].ACLR
resetn => tx_cnt[7].ACLR
resetn => tx_cnt[8].ACLR
resetn => tx_cnt[9].ACLR
resetn => tx_cnt[10].ACLR
resetn => clr_err_reg[0].ACLR
resetn => clr_err_reg[1].ACLR
resetn => clr_err_reg[2].ACLR
resetn => clr_FIFO_reg[0].ACLR
resetn => clr_FIFO_reg[1].ACLR
resetn => clr_FIFO_reg[2].ACLR
resetn => rd_FIFO_reg[0].ACLR
resetn => rd_FIFO_reg[1].ACLR
resetn => rd_FIFO_reg[2].ACLR
resetn => clr_rdy_reg[0].ACLR
resetn => clr_rdy_reg[1].ACLR
resetn => clr_rdy_reg[2].ACLR
resetn => state~10.DATAIN
resetn => rs232_0_to_uart_data[0]~reg0.ENA
resetn => rs232_0_to_uart_valid~reg0.ENA
resetn => rs232_0_to_uart_data[7]~reg0.ENA
resetn => rs232_0_to_uart_data[6]~reg0.ENA
resetn => rs232_0_to_uart_data[5]~reg0.ENA
resetn => rs232_0_to_uart_data[4]~reg0.ENA
resetn => rs232_0_to_uart_data[3]~reg0.ENA
resetn => rs232_0_to_uart_data[2]~reg0.ENA
resetn => rs232_0_to_uart_data[1]~reg0.ENA
tx_rdy0 => data_pointer.OUTPUTSELECT
tx_rdy0 => data_pointer.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_err0 => clr_err_reg.DATAB
tx_err0 => Equal0.IN2
data_0[0] => Mux16.IN34
data_0[1] => Mux15.IN34
data_0[2] => Mux14.IN34
data_0[3] => Mux13.IN34
data_0[4] => Mux12.IN34
data_0[5] => Mux11.IN34
data_0[6] => Mux10.IN34
data_0[7] => Mux9.IN34
clr_rdy_0 <= clr_rdy_reg[0].DB_MAX_OUTPUT_PORT_TYPE
clr_err0 <= clr_err_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_rdy1 => data_pointer.OUTPUTSELECT
tx_rdy1 => data_pointer.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_err1 => clr_err_reg.DATAB
tx_err1 => Equal0.IN1
data_1[0] => Mux16.IN26
data_1[1] => Mux15.IN26
data_1[2] => Mux14.IN26
data_1[3] => Mux13.IN26
data_1[4] => Mux12.IN26
data_1[5] => Mux11.IN26
data_1[6] => Mux10.IN26
data_1[7] => Mux9.IN26
clr_rdy_1 <= clr_rdy_reg[1].DB_MAX_OUTPUT_PORT_TYPE
clr_err1 <= clr_err_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_rdy2 => data_pointer.OUTPUTSELECT
tx_rdy2 => data_pointer.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_err2 => clr_err_reg.DATAB
tx_err2 => Equal0.IN0
data_2[0] => Mux16.IN18
data_2[1] => Mux15.IN18
data_2[2] => Mux14.IN18
data_2[3] => Mux13.IN18
data_2[4] => Mux12.IN18
data_2[5] => Mux11.IN18
data_2[6] => Mux10.IN18
data_2[7] => Mux9.IN18
clr_rdy_2 <= clr_rdy_reg[2].DB_MAX_OUTPUT_PORT_TYPE
clr_err2 <= clr_err_reg[2].DB_MAX_OUTPUT_PORT_TYPE
clr_FIFO_0 <= clr_FIFO_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_0 <= rd_FIFO_reg[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw0[0] => Mux8.IN36
FIFO_usedw0[1] => Mux7.IN36
FIFO_usedw0[1] => Mux8.IN35
FIFO_usedw0[2] => Mux6.IN36
FIFO_usedw0[2] => Mux7.IN35
FIFO_usedw0[2] => Mux8.IN34
FIFO_usedw0[3] => Mux5.IN36
FIFO_usedw0[3] => Mux6.IN35
FIFO_usedw0[3] => Mux7.IN34
FIFO_usedw0[3] => Mux8.IN33
FIFO_usedw0[4] => Mux4.IN36
FIFO_usedw0[4] => Mux5.IN35
FIFO_usedw0[4] => Mux6.IN34
FIFO_usedw0[4] => Mux7.IN33
FIFO_usedw0[4] => Mux8.IN32
FIFO_usedw0[5] => Mux3.IN36
FIFO_usedw0[5] => Mux4.IN35
FIFO_usedw0[5] => Mux5.IN34
FIFO_usedw0[5] => Mux6.IN33
FIFO_usedw0[5] => Mux7.IN32
FIFO_usedw0[5] => Mux8.IN31
FIFO_usedw0[6] => Mux2.IN36
FIFO_usedw0[6] => Mux3.IN35
FIFO_usedw0[6] => Mux4.IN34
FIFO_usedw0[6] => Mux5.IN33
FIFO_usedw0[6] => Mux6.IN32
FIFO_usedw0[6] => Mux7.IN31
FIFO_usedw0[6] => Mux8.IN30
FIFO_usedw0[7] => Mux1.IN36
FIFO_usedw0[7] => Mux2.IN35
FIFO_usedw0[7] => Mux3.IN34
FIFO_usedw0[7] => Mux4.IN33
FIFO_usedw0[7] => Mux5.IN32
FIFO_usedw0[7] => Mux6.IN31
FIFO_usedw0[7] => Mux7.IN30
FIFO_usedw0[7] => Mux8.IN29
FIFO_usedw0[8] => Mux0.IN36
FIFO_usedw0[8] => Mux1.IN35
FIFO_usedw0[8] => Mux2.IN34
FIFO_usedw0[8] => Mux3.IN33
FIFO_usedw0[8] => Mux4.IN32
FIFO_usedw0[8] => Mux5.IN31
FIFO_usedw0[8] => Mux6.IN30
FIFO_usedw0[8] => Mux7.IN29
FIFO_usedw0[8] => Mux8.IN28
clr_FIFO_1 <= clr_FIFO_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_1 <= rd_FIFO_reg[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw1[0] => Mux0.IN35
FIFO_usedw1[0] => Mux1.IN34
FIFO_usedw1[0] => Mux2.IN33
FIFO_usedw1[0] => Mux3.IN32
FIFO_usedw1[0] => Mux4.IN31
FIFO_usedw1[0] => Mux5.IN30
FIFO_usedw1[0] => Mux6.IN29
FIFO_usedw1[0] => Mux7.IN28
FIFO_usedw1[0] => Mux8.IN27
FIFO_usedw1[1] => Mux0.IN34
FIFO_usedw1[1] => Mux1.IN33
FIFO_usedw1[1] => Mux2.IN32
FIFO_usedw1[1] => Mux3.IN31
FIFO_usedw1[1] => Mux4.IN30
FIFO_usedw1[1] => Mux5.IN29
FIFO_usedw1[1] => Mux6.IN28
FIFO_usedw1[1] => Mux7.IN27
FIFO_usedw1[1] => Mux8.IN26
FIFO_usedw1[2] => Mux0.IN33
FIFO_usedw1[2] => Mux1.IN32
FIFO_usedw1[2] => Mux2.IN31
FIFO_usedw1[2] => Mux3.IN30
FIFO_usedw1[2] => Mux4.IN29
FIFO_usedw1[2] => Mux5.IN28
FIFO_usedw1[2] => Mux6.IN27
FIFO_usedw1[2] => Mux7.IN26
FIFO_usedw1[2] => Mux8.IN25
FIFO_usedw1[3] => Mux0.IN32
FIFO_usedw1[3] => Mux1.IN31
FIFO_usedw1[3] => Mux2.IN30
FIFO_usedw1[3] => Mux3.IN29
FIFO_usedw1[3] => Mux4.IN28
FIFO_usedw1[3] => Mux5.IN27
FIFO_usedw1[3] => Mux6.IN26
FIFO_usedw1[3] => Mux7.IN25
FIFO_usedw1[3] => Mux8.IN24
FIFO_usedw1[4] => Mux0.IN31
FIFO_usedw1[4] => Mux1.IN30
FIFO_usedw1[4] => Mux2.IN29
FIFO_usedw1[4] => Mux3.IN28
FIFO_usedw1[4] => Mux4.IN27
FIFO_usedw1[4] => Mux5.IN26
FIFO_usedw1[4] => Mux6.IN25
FIFO_usedw1[4] => Mux7.IN24
FIFO_usedw1[4] => Mux8.IN23
FIFO_usedw1[5] => Mux0.IN30
FIFO_usedw1[5] => Mux1.IN29
FIFO_usedw1[5] => Mux2.IN28
FIFO_usedw1[5] => Mux3.IN27
FIFO_usedw1[5] => Mux4.IN26
FIFO_usedw1[5] => Mux5.IN25
FIFO_usedw1[5] => Mux6.IN24
FIFO_usedw1[5] => Mux7.IN23
FIFO_usedw1[5] => Mux8.IN22
FIFO_usedw1[6] => Mux0.IN29
FIFO_usedw1[6] => Mux1.IN28
FIFO_usedw1[6] => Mux2.IN27
FIFO_usedw1[6] => Mux3.IN26
FIFO_usedw1[6] => Mux4.IN25
FIFO_usedw1[6] => Mux5.IN24
FIFO_usedw1[6] => Mux6.IN23
FIFO_usedw1[6] => Mux7.IN22
FIFO_usedw1[6] => Mux8.IN21
FIFO_usedw1[7] => Mux0.IN28
FIFO_usedw1[7] => Mux1.IN27
FIFO_usedw1[7] => Mux2.IN26
FIFO_usedw1[7] => Mux3.IN25
FIFO_usedw1[7] => Mux4.IN24
FIFO_usedw1[7] => Mux5.IN23
FIFO_usedw1[7] => Mux6.IN22
FIFO_usedw1[7] => Mux7.IN21
FIFO_usedw1[7] => Mux8.IN20
FIFO_usedw1[8] => Mux0.IN27
FIFO_usedw1[8] => Mux1.IN26
FIFO_usedw1[8] => Mux2.IN25
FIFO_usedw1[8] => Mux3.IN24
FIFO_usedw1[8] => Mux4.IN23
FIFO_usedw1[8] => Mux5.IN22
FIFO_usedw1[8] => Mux6.IN21
FIFO_usedw1[8] => Mux7.IN20
FIFO_usedw1[8] => Mux8.IN19
clr_FIFO_2 <= clr_FIFO_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_2 <= rd_FIFO_reg[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw2[0] => Mux0.IN26
FIFO_usedw2[0] => Mux1.IN25
FIFO_usedw2[0] => Mux2.IN24
FIFO_usedw2[0] => Mux3.IN23
FIFO_usedw2[0] => Mux4.IN22
FIFO_usedw2[0] => Mux5.IN21
FIFO_usedw2[0] => Mux6.IN20
FIFO_usedw2[0] => Mux7.IN19
FIFO_usedw2[0] => Mux8.IN18
FIFO_usedw2[1] => Mux0.IN25
FIFO_usedw2[1] => Mux1.IN24
FIFO_usedw2[1] => Mux2.IN23
FIFO_usedw2[1] => Mux3.IN22
FIFO_usedw2[1] => Mux4.IN21
FIFO_usedw2[1] => Mux5.IN20
FIFO_usedw2[1] => Mux6.IN19
FIFO_usedw2[1] => Mux7.IN18
FIFO_usedw2[2] => Mux0.IN24
FIFO_usedw2[2] => Mux1.IN23
FIFO_usedw2[2] => Mux2.IN22
FIFO_usedw2[2] => Mux3.IN21
FIFO_usedw2[2] => Mux4.IN20
FIFO_usedw2[2] => Mux5.IN19
FIFO_usedw2[2] => Mux6.IN18
FIFO_usedw2[3] => Mux0.IN23
FIFO_usedw2[3] => Mux1.IN22
FIFO_usedw2[3] => Mux2.IN21
FIFO_usedw2[3] => Mux3.IN20
FIFO_usedw2[3] => Mux4.IN19
FIFO_usedw2[3] => Mux5.IN18
FIFO_usedw2[4] => Mux0.IN22
FIFO_usedw2[4] => Mux1.IN21
FIFO_usedw2[4] => Mux2.IN20
FIFO_usedw2[4] => Mux3.IN19
FIFO_usedw2[4] => Mux4.IN18
FIFO_usedw2[5] => Mux0.IN21
FIFO_usedw2[5] => Mux1.IN20
FIFO_usedw2[5] => Mux2.IN19
FIFO_usedw2[5] => Mux3.IN18
FIFO_usedw2[6] => Mux0.IN20
FIFO_usedw2[6] => Mux1.IN19
FIFO_usedw2[6] => Mux2.IN18
FIFO_usedw2[7] => Mux0.IN19
FIFO_usedw2[7] => Mux1.IN18
FIFO_usedw2[8] => Mux0.IN18
TX_COUNTER_OUT[0] <= pack_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[1] <= pack_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[2] <= pack_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[3] <= pack_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[4] <= pack_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[5] <= pack_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[6] <= pack_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[7] <= pack_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[8] <= pack_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[9] <= pack_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[10] <= pack_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[11] <= pack_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[12] <= pack_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[13] <= pack_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[14] <= pack_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[15] <= pack_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[0] <= err_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[1] <= err_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[2] <= err_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[3] <= err_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[4] <= err_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[5] <= err_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[6] <= err_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[7] <= err_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[8] <= err_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[9] <= err_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[10] <= err_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[11] <= err_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[12] <= err_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[13] <= err_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[14] <= err_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[15] <= err_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[0] <= rs232_0_to_uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[1] <= rs232_0_to_uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[2] <= rs232_0_to_uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[3] <= rs232_0_to_uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[4] <= rs232_0_to_uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[5] <= rs232_0_to_uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[6] <= rs232_0_to_uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[7] <= rs232_0_to_uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_error <= <GND>
rs232_0_to_uart_valid <= rs232_0_to_uart_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => state.DATAA
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.DATAA


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst
CLK => UART:RX_UART0.CLK
CLK => TEENSY_UART_RDY_F.CLK
CLK => TEENSY_UART_ERROR_F.CLK
CLK => DIAG_PACK[0].CLK
CLK => DIAG_PACK[1].CLK
CLK => DIAG_PACK[2].CLK
CLK => DIAG_PACK[3].CLK
CLK => DIAG_PACK[4].CLK
CLK => DIAG_PACK[5].CLK
CLK => DIAG_PACK[6].CLK
CLK => DIAG_PACK[7].CLK
CLK => DIAG_PACK[8].CLK
CLK => DIAG_PACK[9].CLK
CLK => DIAG_PACK[10].CLK
CLK => DIAG_PACK[11].CLK
CLK => DIAG_PACK[12].CLK
CLK => DIAG_PACK[13].CLK
CLK => DIAG_PACK[14].CLK
CLK => DIAG_PACK[15].CLK
CLK => DIAG_ERR[0].CLK
CLK => DIAG_ERR[1].CLK
CLK => DIAG_ERR[2].CLK
CLK => DIAG_ERR[3].CLK
CLK => DIAG_ERR[4].CLK
CLK => DIAG_ERR[5].CLK
CLK => DIAG_ERR[6].CLK
CLK => DIAG_ERR[7].CLK
CLK => DIAG_ERR[8].CLK
CLK => DIAG_ERR[9].CLK
CLK => DIAG_ERR[10].CLK
CLK => DIAG_ERR[11].CLK
CLK => DIAG_ERR[12].CLK
CLK => DIAG_ERR[13].CLK
CLK => DIAG_ERR[14].CLK
CLK => DIAG_ERR[15].CLK
CLK => UART:RX_UART1.CLK
CLK => UART:RX_UART2.CLK
CLK => RX_Slave:RX_Slave0.clk
CLK => RX_Slave:RX_Slave1.clk
CLK => RX_Slave:RX_Slave2.clk
CLK => TX_Master:TX_Master_inst.clk
CLK => RX_FIFO:RX_FIFO_inst0.clock
CLK => RX_FIFO:RX_FIFO_inst1.clock
CLK => RX_FIFO:RX_FIFO_inst2.clock
CLK => UART:TEENSY_TX_UART.CLK
RST_N => RX_Slave:RX_Slave0.resetn
RST_N => RX_Slave:RX_Slave1.resetn
RST_N => RX_Slave:RX_Slave2.resetn
RST_N => TX_Master:TX_Master_inst.resetn
RST_N => UART:RX_UART0.RST
RST_N => UART:RX_UART1.RST
RST_N => UART:RX_UART2.RST
RST_N => UART:TEENSY_TX_UART.RST
RST_N => DIAG_PACK[0].ACLR
RST_N => DIAG_PACK[1].ACLR
RST_N => DIAG_PACK[2].ACLR
RST_N => DIAG_PACK[3].ACLR
RST_N => DIAG_PACK[4].ACLR
RST_N => DIAG_PACK[5].ACLR
RST_N => DIAG_PACK[6].ACLR
RST_N => DIAG_PACK[7].ACLR
RST_N => DIAG_PACK[8].ACLR
RST_N => DIAG_PACK[9].ACLR
RST_N => DIAG_PACK[10].ACLR
RST_N => DIAG_PACK[11].ACLR
RST_N => DIAG_PACK[12].ACLR
RST_N => DIAG_PACK[13].ACLR
RST_N => DIAG_PACK[14].ACLR
RST_N => DIAG_PACK[15].ACLR
RST_N => DIAG_ERR[0].ACLR
RST_N => DIAG_ERR[1].ACLR
RST_N => DIAG_ERR[2].ACLR
RST_N => DIAG_ERR[3].ACLR
RST_N => DIAG_ERR[4].ACLR
RST_N => DIAG_ERR[5].ACLR
RST_N => DIAG_ERR[6].ACLR
RST_N => DIAG_ERR[7].ACLR
RST_N => DIAG_ERR[8].ACLR
RST_N => DIAG_ERR[9].ACLR
RST_N => DIAG_ERR[10].ACLR
RST_N => DIAG_ERR[11].ACLR
RST_N => DIAG_ERR[12].ACLR
RST_N => DIAG_ERR[13].ACLR
RST_N => DIAG_ERR[14].ACLR
RST_N => DIAG_ERR[15].ACLR
RST_N => TEENSY_UART_RDY_F.ENA
RST_N => TEENSY_UART_ERROR_F.ENA
RXD_4MB => UART:RX_UART0.UART_RXD
RXD_M5B => UART:RX_UART1.UART_RXD
RXD_EFF => UART:RX_UART2.UART_RXD
DIAG_PACK_CNT[0] <= DIAG_PACK[0].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[1] <= DIAG_PACK[1].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[2] <= DIAG_PACK[2].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[3] <= DIAG_PACK[3].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[4] <= DIAG_PACK[4].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[5] <= DIAG_PACK[5].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[6] <= DIAG_PACK[6].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[7] <= DIAG_PACK[7].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[8] <= DIAG_PACK[8].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[9] <= DIAG_PACK[9].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[10] <= DIAG_PACK[10].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[11] <= DIAG_PACK[11].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[12] <= DIAG_PACK[12].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[13] <= DIAG_PACK[13].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[14] <= DIAG_PACK[14].DB_MAX_OUTPUT_PORT_TYPE
DIAG_PACK_CNT[15] <= DIAG_PACK[15].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[0] <= DIAG_ERR[0].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[1] <= DIAG_ERR[1].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[2] <= DIAG_ERR[2].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[3] <= DIAG_ERR[3].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[4] <= DIAG_ERR[4].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[5] <= DIAG_ERR[5].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[6] <= DIAG_ERR[6].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[7] <= DIAG_ERR[7].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[8] <= DIAG_ERR[8].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[9] <= DIAG_ERR[9].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[10] <= DIAG_ERR[10].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[11] <= DIAG_ERR[11].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[12] <= DIAG_ERR[12].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[13] <= DIAG_ERR[13].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[14] <= DIAG_ERR[14].DB_MAX_OUTPUT_PORT_TYPE
DIAG_ERR_CNT[15] <= DIAG_ERR[15].DB_MAX_OUTPUT_PORT_TYPE
TXD_TEENSY <= UART:TEENSY_TX_UART.UART_TXD


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
CLK => clk_div_cnt[4].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2
clk => data_in[0]~reg0.CLK
clk => data_in[1]~reg0.CLK
clk => data_in[2]~reg0.CLK
clk => data_in[3]~reg0.CLK
clk => data_in[4]~reg0.CLK
clk => data_in[5]~reg0.CLK
clk => data_in[6]~reg0.CLK
clk => data_in[7]~reg0.CLK
clk => avalon_ready~reg0.CLK
clk => err_reg.CLK
clk => rdy~reg0.CLK
clk => error_flg.CLK
clk => fifo_write~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => state~4.DATAIN
resetn => err_reg.IN0
resetn => rdy.IN0
resetn => error_flg.ACLR
resetn => fifo_write~reg0.ACLR
resetn => counter[0].ACLR
resetn => counter[1].ACLR
resetn => counter[2].ACLR
resetn => counter[3].ACLR
resetn => counter[4].ACLR
resetn => counter[5].ACLR
resetn => counter[6].ACLR
resetn => counter[7].ACLR
resetn => counter[8].ACLR
resetn => counter[9].ACLR
resetn => counter[10].ACLR
resetn => counter[11].ACLR
resetn => counter[12].ACLR
resetn => counter[13].ACLR
resetn => state~6.DATAIN
resetn => data_in[0]~reg0.ENA
resetn => avalon_ready~reg0.ENA
resetn => data_in[7]~reg0.ENA
resetn => data_in[6]~reg0.ENA
resetn => data_in[5]~reg0.ENA
resetn => data_in[4]~reg0.ENA
resetn => data_in[3]~reg0.ENA
resetn => data_in[2]~reg0.ENA
resetn => data_in[1]~reg0.ENA
clr_rdy => rdy.IN1
clr_err => err_reg.IN1
avalon_data[0] => data_in.DATAB
avalon_data[1] => data_in.DATAB
avalon_data[2] => data_in.DATAB
avalon_data[3] => data_in.DATAB
avalon_data[4] => data_in.DATAB
avalon_data[5] => data_in.DATAB
avalon_data[6] => data_in.DATAB
avalon_data[7] => data_in.DATAB
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => data_in.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => avalon_ready.DATAB
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => counter.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => state.OUTPUTSELECT
avalon_valid => err_reg.OUTPUTSELECT
avalon_valid => error_flg.OUTPUTSELECT
avalon_valid => avalon_ready.OUTPUTSELECT
avalon_valid => rdy.OUTPUTSELECT
avalon_ready <= avalon_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_error => error_flg.OUTPUTSELECT
fifo_write <= fifo_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => state.DATAB
fifo_full => fifo_write.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.OUTPUTSELECT
fifo_full => state.DATAB
err <= err_reg.DB_MAX_OUTPUT_PORT_TYPE
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst
clk => rs232_0_to_uart_data[0]~reg0.CLK
clk => rs232_0_to_uart_data[1]~reg0.CLK
clk => rs232_0_to_uart_data[2]~reg0.CLK
clk => rs232_0_to_uart_data[3]~reg0.CLK
clk => rs232_0_to_uart_data[4]~reg0.CLK
clk => rs232_0_to_uart_data[5]~reg0.CLK
clk => rs232_0_to_uart_data[6]~reg0.CLK
clk => rs232_0_to_uart_data[7]~reg0.CLK
clk => rs232_0_to_uart_valid~reg0.CLK
clk => err_cnt[0].CLK
clk => err_cnt[1].CLK
clk => err_cnt[2].CLK
clk => err_cnt[3].CLK
clk => err_cnt[4].CLK
clk => err_cnt[5].CLK
clk => err_cnt[6].CLK
clk => err_cnt[7].CLK
clk => err_cnt[8].CLK
clk => err_cnt[9].CLK
clk => err_cnt[10].CLK
clk => err_cnt[11].CLK
clk => err_cnt[12].CLK
clk => err_cnt[13].CLK
clk => err_cnt[14].CLK
clk => err_cnt[15].CLK
clk => data_pointer[0].CLK
clk => data_pointer[1].CLK
clk => pack_cnt[0].CLK
clk => pack_cnt[1].CLK
clk => pack_cnt[2].CLK
clk => pack_cnt[3].CLK
clk => pack_cnt[4].CLK
clk => pack_cnt[5].CLK
clk => pack_cnt[6].CLK
clk => pack_cnt[7].CLK
clk => pack_cnt[8].CLK
clk => pack_cnt[9].CLK
clk => pack_cnt[10].CLK
clk => pack_cnt[11].CLK
clk => pack_cnt[12].CLK
clk => pack_cnt[13].CLK
clk => pack_cnt[14].CLK
clk => pack_cnt[15].CLK
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => tx_cnt[4].CLK
clk => tx_cnt[5].CLK
clk => tx_cnt[6].CLK
clk => tx_cnt[7].CLK
clk => tx_cnt[8].CLK
clk => tx_cnt[9].CLK
clk => tx_cnt[10].CLK
clk => clr_err_reg[0].CLK
clk => clr_err_reg[1].CLK
clk => clr_err_reg[2].CLK
clk => clr_FIFO_reg[0].CLK
clk => clr_FIFO_reg[1].CLK
clk => clr_FIFO_reg[2].CLK
clk => rd_FIFO_reg[0].CLK
clk => rd_FIFO_reg[1].CLK
clk => rd_FIFO_reg[2].CLK
clk => clr_rdy_reg[0].CLK
clk => clr_rdy_reg[1].CLK
clk => clr_rdy_reg[2].CLK
clk => state~8.DATAIN
resetn => err_cnt[0].ACLR
resetn => err_cnt[1].ACLR
resetn => err_cnt[2].ACLR
resetn => err_cnt[3].ACLR
resetn => err_cnt[4].ACLR
resetn => err_cnt[5].ACLR
resetn => err_cnt[6].ACLR
resetn => err_cnt[7].ACLR
resetn => err_cnt[8].ACLR
resetn => err_cnt[9].ACLR
resetn => err_cnt[10].ACLR
resetn => err_cnt[11].ACLR
resetn => err_cnt[12].ACLR
resetn => err_cnt[13].ACLR
resetn => err_cnt[14].ACLR
resetn => err_cnt[15].ACLR
resetn => data_pointer[0].ACLR
resetn => data_pointer[1].ACLR
resetn => pack_cnt[0].ACLR
resetn => pack_cnt[1].ACLR
resetn => pack_cnt[2].ACLR
resetn => pack_cnt[3].ACLR
resetn => pack_cnt[4].ACLR
resetn => pack_cnt[5].ACLR
resetn => pack_cnt[6].ACLR
resetn => pack_cnt[7].ACLR
resetn => pack_cnt[8].ACLR
resetn => pack_cnt[9].ACLR
resetn => pack_cnt[10].ACLR
resetn => pack_cnt[11].ACLR
resetn => pack_cnt[12].ACLR
resetn => pack_cnt[13].ACLR
resetn => pack_cnt[14].ACLR
resetn => pack_cnt[15].ACLR
resetn => tx_cnt[0].ACLR
resetn => tx_cnt[1].ACLR
resetn => tx_cnt[2].ACLR
resetn => tx_cnt[3].ACLR
resetn => tx_cnt[4].ACLR
resetn => tx_cnt[5].ACLR
resetn => tx_cnt[6].ACLR
resetn => tx_cnt[7].ACLR
resetn => tx_cnt[8].ACLR
resetn => tx_cnt[9].ACLR
resetn => tx_cnt[10].ACLR
resetn => clr_err_reg[0].ACLR
resetn => clr_err_reg[1].ACLR
resetn => clr_err_reg[2].ACLR
resetn => clr_FIFO_reg[0].ACLR
resetn => clr_FIFO_reg[1].ACLR
resetn => clr_FIFO_reg[2].ACLR
resetn => rd_FIFO_reg[0].ACLR
resetn => rd_FIFO_reg[1].ACLR
resetn => rd_FIFO_reg[2].ACLR
resetn => clr_rdy_reg[0].ACLR
resetn => clr_rdy_reg[1].ACLR
resetn => clr_rdy_reg[2].ACLR
resetn => state~10.DATAIN
resetn => rs232_0_to_uart_data[0]~reg0.ENA
resetn => rs232_0_to_uart_valid~reg0.ENA
resetn => rs232_0_to_uart_data[7]~reg0.ENA
resetn => rs232_0_to_uart_data[6]~reg0.ENA
resetn => rs232_0_to_uart_data[5]~reg0.ENA
resetn => rs232_0_to_uart_data[4]~reg0.ENA
resetn => rs232_0_to_uart_data[3]~reg0.ENA
resetn => rs232_0_to_uart_data[2]~reg0.ENA
resetn => rs232_0_to_uart_data[1]~reg0.ENA
tx_rdy0 => data_pointer.OUTPUTSELECT
tx_rdy0 => data_pointer.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_rdy0 => state.OUTPUTSELECT
tx_err0 => clr_err_reg.DATAB
tx_err0 => Equal0.IN2
data_0[0] => Mux16.IN34
data_0[1] => Mux15.IN34
data_0[2] => Mux14.IN34
data_0[3] => Mux13.IN34
data_0[4] => Mux12.IN34
data_0[5] => Mux11.IN34
data_0[6] => Mux10.IN34
data_0[7] => Mux9.IN34
clr_rdy_0 <= clr_rdy_reg[0].DB_MAX_OUTPUT_PORT_TYPE
clr_err0 <= clr_err_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_rdy1 => data_pointer.OUTPUTSELECT
tx_rdy1 => data_pointer.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_rdy1 => state.OUTPUTSELECT
tx_err1 => clr_err_reg.DATAB
tx_err1 => Equal0.IN1
data_1[0] => Mux16.IN26
data_1[1] => Mux15.IN26
data_1[2] => Mux14.IN26
data_1[3] => Mux13.IN26
data_1[4] => Mux12.IN26
data_1[5] => Mux11.IN26
data_1[6] => Mux10.IN26
data_1[7] => Mux9.IN26
clr_rdy_1 <= clr_rdy_reg[1].DB_MAX_OUTPUT_PORT_TYPE
clr_err1 <= clr_err_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_rdy2 => data_pointer.OUTPUTSELECT
tx_rdy2 => data_pointer.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_rdy2 => state.OUTPUTSELECT
tx_err2 => clr_err_reg.DATAB
tx_err2 => Equal0.IN0
data_2[0] => Mux16.IN18
data_2[1] => Mux15.IN18
data_2[2] => Mux14.IN18
data_2[3] => Mux13.IN18
data_2[4] => Mux12.IN18
data_2[5] => Mux11.IN18
data_2[6] => Mux10.IN18
data_2[7] => Mux9.IN18
clr_rdy_2 <= clr_rdy_reg[2].DB_MAX_OUTPUT_PORT_TYPE
clr_err2 <= clr_err_reg[2].DB_MAX_OUTPUT_PORT_TYPE
clr_FIFO_0 <= clr_FIFO_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_0 <= rd_FIFO_reg[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw0[0] => Mux8.IN36
FIFO_usedw0[1] => Mux7.IN36
FIFO_usedw0[1] => Mux8.IN35
FIFO_usedw0[2] => Mux6.IN36
FIFO_usedw0[2] => Mux7.IN35
FIFO_usedw0[2] => Mux8.IN34
FIFO_usedw0[3] => Mux5.IN36
FIFO_usedw0[3] => Mux6.IN35
FIFO_usedw0[3] => Mux7.IN34
FIFO_usedw0[3] => Mux8.IN33
FIFO_usedw0[4] => Mux4.IN36
FIFO_usedw0[4] => Mux5.IN35
FIFO_usedw0[4] => Mux6.IN34
FIFO_usedw0[4] => Mux7.IN33
FIFO_usedw0[4] => Mux8.IN32
FIFO_usedw0[5] => Mux3.IN36
FIFO_usedw0[5] => Mux4.IN35
FIFO_usedw0[5] => Mux5.IN34
FIFO_usedw0[5] => Mux6.IN33
FIFO_usedw0[5] => Mux7.IN32
FIFO_usedw0[5] => Mux8.IN31
FIFO_usedw0[6] => Mux2.IN36
FIFO_usedw0[6] => Mux3.IN35
FIFO_usedw0[6] => Mux4.IN34
FIFO_usedw0[6] => Mux5.IN33
FIFO_usedw0[6] => Mux6.IN32
FIFO_usedw0[6] => Mux7.IN31
FIFO_usedw0[6] => Mux8.IN30
FIFO_usedw0[7] => Mux1.IN36
FIFO_usedw0[7] => Mux2.IN35
FIFO_usedw0[7] => Mux3.IN34
FIFO_usedw0[7] => Mux4.IN33
FIFO_usedw0[7] => Mux5.IN32
FIFO_usedw0[7] => Mux6.IN31
FIFO_usedw0[7] => Mux7.IN30
FIFO_usedw0[7] => Mux8.IN29
FIFO_usedw0[8] => Mux0.IN36
FIFO_usedw0[8] => Mux1.IN35
FIFO_usedw0[8] => Mux2.IN34
FIFO_usedw0[8] => Mux3.IN33
FIFO_usedw0[8] => Mux4.IN32
FIFO_usedw0[8] => Mux5.IN31
FIFO_usedw0[8] => Mux6.IN30
FIFO_usedw0[8] => Mux7.IN29
FIFO_usedw0[8] => Mux8.IN28
clr_FIFO_1 <= clr_FIFO_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_1 <= rd_FIFO_reg[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw1[0] => Mux0.IN35
FIFO_usedw1[0] => Mux1.IN34
FIFO_usedw1[0] => Mux2.IN33
FIFO_usedw1[0] => Mux3.IN32
FIFO_usedw1[0] => Mux4.IN31
FIFO_usedw1[0] => Mux5.IN30
FIFO_usedw1[0] => Mux6.IN29
FIFO_usedw1[0] => Mux7.IN28
FIFO_usedw1[0] => Mux8.IN27
FIFO_usedw1[1] => Mux0.IN34
FIFO_usedw1[1] => Mux1.IN33
FIFO_usedw1[1] => Mux2.IN32
FIFO_usedw1[1] => Mux3.IN31
FIFO_usedw1[1] => Mux4.IN30
FIFO_usedw1[1] => Mux5.IN29
FIFO_usedw1[1] => Mux6.IN28
FIFO_usedw1[1] => Mux7.IN27
FIFO_usedw1[1] => Mux8.IN26
FIFO_usedw1[2] => Mux0.IN33
FIFO_usedw1[2] => Mux1.IN32
FIFO_usedw1[2] => Mux2.IN31
FIFO_usedw1[2] => Mux3.IN30
FIFO_usedw1[2] => Mux4.IN29
FIFO_usedw1[2] => Mux5.IN28
FIFO_usedw1[2] => Mux6.IN27
FIFO_usedw1[2] => Mux7.IN26
FIFO_usedw1[2] => Mux8.IN25
FIFO_usedw1[3] => Mux0.IN32
FIFO_usedw1[3] => Mux1.IN31
FIFO_usedw1[3] => Mux2.IN30
FIFO_usedw1[3] => Mux3.IN29
FIFO_usedw1[3] => Mux4.IN28
FIFO_usedw1[3] => Mux5.IN27
FIFO_usedw1[3] => Mux6.IN26
FIFO_usedw1[3] => Mux7.IN25
FIFO_usedw1[3] => Mux8.IN24
FIFO_usedw1[4] => Mux0.IN31
FIFO_usedw1[4] => Mux1.IN30
FIFO_usedw1[4] => Mux2.IN29
FIFO_usedw1[4] => Mux3.IN28
FIFO_usedw1[4] => Mux4.IN27
FIFO_usedw1[4] => Mux5.IN26
FIFO_usedw1[4] => Mux6.IN25
FIFO_usedw1[4] => Mux7.IN24
FIFO_usedw1[4] => Mux8.IN23
FIFO_usedw1[5] => Mux0.IN30
FIFO_usedw1[5] => Mux1.IN29
FIFO_usedw1[5] => Mux2.IN28
FIFO_usedw1[5] => Mux3.IN27
FIFO_usedw1[5] => Mux4.IN26
FIFO_usedw1[5] => Mux5.IN25
FIFO_usedw1[5] => Mux6.IN24
FIFO_usedw1[5] => Mux7.IN23
FIFO_usedw1[5] => Mux8.IN22
FIFO_usedw1[6] => Mux0.IN29
FIFO_usedw1[6] => Mux1.IN28
FIFO_usedw1[6] => Mux2.IN27
FIFO_usedw1[6] => Mux3.IN26
FIFO_usedw1[6] => Mux4.IN25
FIFO_usedw1[6] => Mux5.IN24
FIFO_usedw1[6] => Mux6.IN23
FIFO_usedw1[6] => Mux7.IN22
FIFO_usedw1[6] => Mux8.IN21
FIFO_usedw1[7] => Mux0.IN28
FIFO_usedw1[7] => Mux1.IN27
FIFO_usedw1[7] => Mux2.IN26
FIFO_usedw1[7] => Mux3.IN25
FIFO_usedw1[7] => Mux4.IN24
FIFO_usedw1[7] => Mux5.IN23
FIFO_usedw1[7] => Mux6.IN22
FIFO_usedw1[7] => Mux7.IN21
FIFO_usedw1[7] => Mux8.IN20
FIFO_usedw1[8] => Mux0.IN27
FIFO_usedw1[8] => Mux1.IN26
FIFO_usedw1[8] => Mux2.IN25
FIFO_usedw1[8] => Mux3.IN24
FIFO_usedw1[8] => Mux4.IN23
FIFO_usedw1[8] => Mux5.IN22
FIFO_usedw1[8] => Mux6.IN21
FIFO_usedw1[8] => Mux7.IN20
FIFO_usedw1[8] => Mux8.IN19
clr_FIFO_2 <= clr_FIFO_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_FIFO_2 <= rd_FIFO_reg[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_usedw2[0] => Mux0.IN26
FIFO_usedw2[0] => Mux1.IN25
FIFO_usedw2[0] => Mux2.IN24
FIFO_usedw2[0] => Mux3.IN23
FIFO_usedw2[0] => Mux4.IN22
FIFO_usedw2[0] => Mux5.IN21
FIFO_usedw2[0] => Mux6.IN20
FIFO_usedw2[0] => Mux7.IN19
FIFO_usedw2[0] => Mux8.IN18
FIFO_usedw2[1] => Mux0.IN25
FIFO_usedw2[1] => Mux1.IN24
FIFO_usedw2[1] => Mux2.IN23
FIFO_usedw2[1] => Mux3.IN22
FIFO_usedw2[1] => Mux4.IN21
FIFO_usedw2[1] => Mux5.IN20
FIFO_usedw2[1] => Mux6.IN19
FIFO_usedw2[1] => Mux7.IN18
FIFO_usedw2[2] => Mux0.IN24
FIFO_usedw2[2] => Mux1.IN23
FIFO_usedw2[2] => Mux2.IN22
FIFO_usedw2[2] => Mux3.IN21
FIFO_usedw2[2] => Mux4.IN20
FIFO_usedw2[2] => Mux5.IN19
FIFO_usedw2[2] => Mux6.IN18
FIFO_usedw2[3] => Mux0.IN23
FIFO_usedw2[3] => Mux1.IN22
FIFO_usedw2[3] => Mux2.IN21
FIFO_usedw2[3] => Mux3.IN20
FIFO_usedw2[3] => Mux4.IN19
FIFO_usedw2[3] => Mux5.IN18
FIFO_usedw2[4] => Mux0.IN22
FIFO_usedw2[4] => Mux1.IN21
FIFO_usedw2[4] => Mux2.IN20
FIFO_usedw2[4] => Mux3.IN19
FIFO_usedw2[4] => Mux4.IN18
FIFO_usedw2[5] => Mux0.IN21
FIFO_usedw2[5] => Mux1.IN20
FIFO_usedw2[5] => Mux2.IN19
FIFO_usedw2[5] => Mux3.IN18
FIFO_usedw2[6] => Mux0.IN20
FIFO_usedw2[6] => Mux1.IN19
FIFO_usedw2[6] => Mux2.IN18
FIFO_usedw2[7] => Mux0.IN19
FIFO_usedw2[7] => Mux1.IN18
FIFO_usedw2[8] => Mux0.IN18
TX_COUNTER_OUT[0] <= pack_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[1] <= pack_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[2] <= pack_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[3] <= pack_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[4] <= pack_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[5] <= pack_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[6] <= pack_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[7] <= pack_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[8] <= pack_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[9] <= pack_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[10] <= pack_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[11] <= pack_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[12] <= pack_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[13] <= pack_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[14] <= pack_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
TX_COUNTER_OUT[15] <= pack_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[0] <= err_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[1] <= err_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[2] <= err_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[3] <= err_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[4] <= err_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[5] <= err_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[6] <= err_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[7] <= err_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[8] <= err_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[9] <= err_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[10] <= err_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[11] <= err_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[12] <= err_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[13] <= err_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[14] <= err_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
ERR_COUNTER_OUT[15] <= err_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[0] <= rs232_0_to_uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[1] <= rs232_0_to_uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[2] <= rs232_0_to_uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[3] <= rs232_0_to_uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[4] <= rs232_0_to_uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[5] <= rs232_0_to_uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[6] <= rs232_0_to_uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_data[7] <= rs232_0_to_uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_error <= <GND>
rs232_0_to_uart_valid <= rs232_0_to_uart_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => rd_FIFO_reg.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => tx_cnt.OUTPUTSELECT
rs232_0_to_uart_ready => state.DATAA
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.OUTPUTSELECT
rs232_0_to_uart_ready => state.DATAA


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
data[0] => scfifo_bn21:auto_generated.data[0]
data[1] => scfifo_bn21:auto_generated.data[1]
data[2] => scfifo_bn21:auto_generated.data[2]
data[3] => scfifo_bn21:auto_generated.data[3]
data[4] => scfifo_bn21:auto_generated.data[4]
data[5] => scfifo_bn21:auto_generated.data[5]
data[6] => scfifo_bn21:auto_generated.data[6]
data[7] => scfifo_bn21:auto_generated.data[7]
q[0] <= scfifo_bn21:auto_generated.q[0]
q[1] <= scfifo_bn21:auto_generated.q[1]
q[2] <= scfifo_bn21:auto_generated.q[2]
q[3] <= scfifo_bn21:auto_generated.q[3]
q[4] <= scfifo_bn21:auto_generated.q[4]
q[5] <= scfifo_bn21:auto_generated.q[5]
q[6] <= scfifo_bn21:auto_generated.q[6]
q[7] <= scfifo_bn21:auto_generated.q[7]
wrreq => scfifo_bn21:auto_generated.wrreq
rdreq => scfifo_bn21:auto_generated.rdreq
clock => scfifo_bn21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_bn21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_bn21:auto_generated.empty
full <= scfifo_bn21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_bn21:auto_generated.usedw[0]
usedw[1] <= scfifo_bn21:auto_generated.usedw[1]
usedw[2] <= scfifo_bn21:auto_generated.usedw[2]
usedw[3] <= scfifo_bn21:auto_generated.usedw[3]
usedw[4] <= scfifo_bn21:auto_generated.usedw[4]
usedw[5] <= scfifo_bn21:auto_generated.usedw[5]
usedw[6] <= scfifo_bn21:auto_generated.usedw[6]
usedw[7] <= scfifo_bn21:auto_generated.usedw[7]
usedw[8] <= scfifo_bn21:auto_generated.usedw[8]


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated
clock => a_dpfifo_ue21:dpfifo.clock
data[0] => a_dpfifo_ue21:dpfifo.data[0]
data[1] => a_dpfifo_ue21:dpfifo.data[1]
data[2] => a_dpfifo_ue21:dpfifo.data[2]
data[3] => a_dpfifo_ue21:dpfifo.data[3]
data[4] => a_dpfifo_ue21:dpfifo.data[4]
data[5] => a_dpfifo_ue21:dpfifo.data[5]
data[6] => a_dpfifo_ue21:dpfifo.data[6]
data[7] => a_dpfifo_ue21:dpfifo.data[7]
empty <= a_dpfifo_ue21:dpfifo.empty
full <= a_dpfifo_ue21:dpfifo.full
q[0] <= a_dpfifo_ue21:dpfifo.q[0]
q[1] <= a_dpfifo_ue21:dpfifo.q[1]
q[2] <= a_dpfifo_ue21:dpfifo.q[2]
q[3] <= a_dpfifo_ue21:dpfifo.q[3]
q[4] <= a_dpfifo_ue21:dpfifo.q[4]
q[5] <= a_dpfifo_ue21:dpfifo.q[5]
q[6] <= a_dpfifo_ue21:dpfifo.q[6]
q[7] <= a_dpfifo_ue21:dpfifo.q[7]
rdreq => a_dpfifo_ue21:dpfifo.rreq
sclr => a_dpfifo_ue21:dpfifo.sclr
usedw[0] <= a_dpfifo_ue21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ue21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ue21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ue21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ue21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ue21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ue21:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ue21:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ue21:dpfifo.usedw[8]
wrreq => a_dpfifo_ue21:dpfifo.wreq


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo
clock => altsyncram_llg1:FIFOram.clock0
clock => altsyncram_llg1:FIFOram.clock1
clock => cntr_nka:rd_ptr_msb.clock
clock => cntr_4l6:usedw_counter.clock
clock => cntr_oka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_llg1:FIFOram.data_a[0]
data[1] => altsyncram_llg1:FIFOram.data_a[1]
data[2] => altsyncram_llg1:FIFOram.data_a[2]
data[3] => altsyncram_llg1:FIFOram.data_a[3]
data[4] => altsyncram_llg1:FIFOram.data_a[4]
data[5] => altsyncram_llg1:FIFOram.data_a[5]
data[6] => altsyncram_llg1:FIFOram.data_a[6]
data[7] => altsyncram_llg1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_llg1:FIFOram.q_b[0]
q[1] <= altsyncram_llg1:FIFOram.q_b[1]
q[2] <= altsyncram_llg1:FIFOram.q_b[2]
q[3] <= altsyncram_llg1:FIFOram.q_b[3]
q[4] <= altsyncram_llg1:FIFOram.q_b[4]
q[5] <= altsyncram_llg1:FIFOram.q_b[5]
q[6] <= altsyncram_llg1:FIFOram.q_b[6]
q[7] <= altsyncram_llg1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_nka:rd_ptr_msb.sclr
sclr => cntr_4l6:usedw_counter.sclr
sclr => cntr_oka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_4l6:usedw_counter.q[0]
usedw[1] <= cntr_4l6:usedw_counter.q[1]
usedw[2] <= cntr_4l6:usedw_counter.q[2]
usedw[3] <= cntr_4l6:usedw_counter.q[3]
usedw[4] <= cntr_4l6:usedw_counter.q[4]
usedw[5] <= cntr_4l6:usedw_counter.q[5]
usedw[6] <= cntr_4l6:usedw_counter.q[6]
usedw[7] <= cntr_4l6:usedw_counter.q[7]
usedw[8] <= cntr_4l6:usedw_counter.q[8]
wreq => valid_wreq.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART
CLK => uart_clk_div:os_clk_divider_i.CLK
CLK => uart_rxd_synced_n.CLK
CLK => uart_rxd_meta_n.CLK
CLK => uart_debouncer:use_debouncer_g:debouncer_i.CLK
CLK => uart_rx:uart_rx_i.CLK
CLK => uart_tx:uart_tx_i.CLK
RST => uart_clk_div:os_clk_divider_i.RST
RST => uart_clk_div:os_clk_divider_i.CLEAR
RST => uart_rx:uart_rx_i.RST
RST => uart_tx:uart_tx_i.RST
UART_TXD <= uart_tx:uart_tx_i.UART_TXD
UART_RXD => uart_rxd_meta_n.DATAIN
DIN[0] => uart_tx:uart_tx_i.DIN[0]
DIN[1] => uart_tx:uart_tx_i.DIN[1]
DIN[2] => uart_tx:uart_tx_i.DIN[2]
DIN[3] => uart_tx:uart_tx_i.DIN[3]
DIN[4] => uart_tx:uart_tx_i.DIN[4]
DIN[5] => uart_tx:uart_tx_i.DIN[5]
DIN[6] => uart_tx:uart_tx_i.DIN[6]
DIN[7] => uart_tx:uart_tx_i.DIN[7]
DIN_VLD => uart_tx:uart_tx_i.DIN_VLD
DIN_RDY <= uart_tx:uart_tx_i.DIN_RDY
DOUT[0] <= uart_rx:uart_rx_i.DOUT[0]
DOUT[1] <= uart_rx:uart_rx_i.DOUT[1]
DOUT[2] <= uart_rx:uart_rx_i.DOUT[2]
DOUT[3] <= uart_rx:uart_rx_i.DOUT[3]
DOUT[4] <= uart_rx:uart_rx_i.DOUT[4]
DOUT[5] <= uart_rx:uart_rx_i.DOUT[5]
DOUT[6] <= uart_rx:uart_rx_i.DOUT[6]
DOUT[7] <= uart_rx:uart_rx_i.DOUT[7]
DOUT_VLD <= uart_rx:uart_rx_i.DOUT_VLD
FRAME_ERROR <= uart_rx:uart_rx_i.FRAME_ERROR
PARITY_ERROR <= uart_rx:uart_rx_i.PARITY_ERROR


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
CLK => DIV_MARK~reg0.CLK
RST => ~NO_FANOUT~
CLEAR => ~NO_FANOUT~
ENABLE => DIV_MARK~reg0.DATAIN
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
CLK => DEB_OUT~reg0.CLK
CLK => input_shreg[0].CLK
CLK => input_shreg[1].CLK
CLK => input_shreg[2].CLK
DEB_IN => or_var.IN1
DEB_IN => and_var.IN1
DEB_IN => input_shreg[0].DATAIN
DEB_OUT <= DEB_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
CLK => uart_clk_div:rx_clk_divider_i.CLK
CLK => PARITY_ERROR~reg0.CLK
CLK => FRAME_ERROR~reg0.CLK
CLK => DOUT_VLD~reg0.CLK
CLK => rx_data[0].CLK
CLK => rx_data[1].CLK
CLK => rx_data[2].CLK
CLK => rx_data[3].CLK
CLK => rx_data[4].CLK
CLK => rx_data[5].CLK
CLK => rx_data[6].CLK
CLK => rx_data[7].CLK
CLK => rx_bit_count[0].CLK
CLK => rx_bit_count[1].CLK
CLK => rx_bit_count[2].CLK
CLK => fsm_pstate~1.DATAIN
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => rx_bit_count.OUTPUTSELECT
RST => DOUT_VLD.OUTPUTSELECT
RST => FRAME_ERROR.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => fsm_pstate.OUTPUTSELECT
RST => uart_clk_div:rx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:rx_clk_divider_i.ENABLE
UART_RXD => DOUT_VLD.IN1
UART_RXD => Selector0.IN2
UART_RXD => FRAME_ERROR.IN1
UART_RXD => Selector1.IN1
UART_RXD => rx_data[7].DATAIN
DOUT[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= DOUT_VLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME_ERROR <= FRAME_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PARITY_ERROR <= PARITY_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
CLK => uart_clk_div:tx_clk_divider_i.CLK
CLK => UART_TXD~reg0.CLK
CLK => tx_bit_count[0].CLK
CLK => tx_bit_count[1].CLK
CLK => tx_bit_count[2].CLK
CLK => tx_data[0].CLK
CLK => tx_data[1].CLK
CLK => tx_data[2].CLK
CLK => tx_data[3].CLK
CLK => tx_data[4].CLK
CLK => tx_data[5].CLK
CLK => tx_data[6].CLK
CLK => tx_data[7].CLK
CLK => tx_pstate~1.DATAIN
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => tx_bit_count.OUTPUTSELECT
RST => UART_TXD.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => tx_pstate.OUTPUTSELECT
RST => uart_clk_div:tx_clk_divider_i.RST
UART_CLK_EN => uart_clk_div:tx_clk_divider_i.ENABLE
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => tx_data[0].DATAIN
DIN[1] => tx_data[1].DATAIN
DIN[2] => tx_data[2].DATAIN
DIN[3] => tx_data[3].DATAIN
DIN[4] => tx_data[4].DATAIN
DIN[5] => tx_data[5].DATAIN
DIN[6] => tx_data[6].DATAIN
DIN[7] => tx_data[7].DATAIN
DIN_VLD => uart_tx_input_data_reg_p.IN1
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => tx_nstate.OUTPUTSELECT
DIN_VLD => Selector1.IN3
DIN_VLD => Selector0.IN1
DIN_RDY <= tx_ready.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
CLK => DIV_MARK~reg0.CLK
CLK => clk_div_cnt[0].CLK
CLK => clk_div_cnt[1].CLK
CLK => clk_div_cnt[2].CLK
CLK => clk_div_cnt[3].CLK
RST => ~NO_FANOUT~
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
CLEAR => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => clk_div_cnt.OUTPUTSELECT
ENABLE => DIV_MARK.IN1
DIV_MARK <= DIV_MARK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_TOP|FAN:FAN1_inst
RST_N => fpga_fan_tacho_num[7].ACLR
RST_N => fpga_fan_tacho_num[6].ACLR
RST_N => fpga_fan_tacho_num[5].ACLR
RST_N => fpga_fan_tacho_num[4].ACLR
RST_N => fpga_fan_tacho_num[3].ACLR
RST_N => fpga_fan_tacho_num[2].ACLR
RST_N => fpga_fan_tacho_num[1].ACLR
RST_N => fpga_fan_tacho_num[0].ACLR
RST_N => counter[0].ACLR
RST_N => counter[1].ACLR
RST_N => counter[2].ACLR
RST_N => counter[3].ACLR
RST_N => counter[4].ACLR
RST_N => counter[5].ACLR
RST_N => counter[6].ACLR
RST_N => counter[7].ACLR
RST_N => counter[8].ACLR
RST_N => counter[9].ACLR
RST_N => counter[10].ACLR
RST_N => counter[11].ACLR
RST_N => counter[12].ACLR
RST_N => fan_tacho_mes_pulse.ACLR
RST_N => fan_tacho_cnt[0].ACLR
RST_N => fan_tacho_cnt[1].ACLR
RST_N => fan_tacho_cnt[2].ACLR
RST_N => fan_tacho_cnt[3].ACLR
RST_N => fan_tacho_cnt[4].ACLR
RST_N => fan_tacho_cnt[5].ACLR
RST_N => fan_tacho_cnt[6].ACLR
RST_N => fan_tacho_cnt[7].ACLR
RST_N => fan_tacho_cnt[8].ACLR
RST_N => fan_tacho_cnt[9].ACLR
RST_N => fan_tacho_cnt[10].ACLR
RST_N => fan_tacho_cnt[11].ACLR
RST_N => clk_1m_posedge.ENA
CLK => fan_tacho_mes_pulse.CLK
CLK => fan_tacho_cnt[0].CLK
CLK => fan_tacho_cnt[1].CLK
CLK => fan_tacho_cnt[2].CLK
CLK => fan_tacho_cnt[3].CLK
CLK => fan_tacho_cnt[4].CLK
CLK => fan_tacho_cnt[5].CLK
CLK => fan_tacho_cnt[6].CLK
CLK => fan_tacho_cnt[7].CLK
CLK => fan_tacho_cnt[8].CLK
CLK => fan_tacho_cnt[9].CLK
CLK => fan_tacho_cnt[10].CLK
CLK => fan_tacho_cnt[11].CLK
CLK => clk_1m_posedge.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
TACHO_IN => ~NO_FANOUT~
PWM_OUT <= <GND>
FAN_TACHO_REG[0] <= <GND>
FAN_TACHO_REG[1] <= <GND>
FAN_TACHO_REG[2] <= <GND>
FAN_TACHO_REG[3] <= <GND>
FAN_TACHO_REG[4] <= <GND>
FAN_TACHO_REG[5] <= <GND>
FAN_TACHO_REG[6] <= <GND>
FAN_TACHO_REG[7] <= <GND>
FAN_TACHO_REG[8] <= fpga_fan_tacho_num[0].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[9] <= fpga_fan_tacho_num[1].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[10] <= fpga_fan_tacho_num[2].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[11] <= fpga_fan_tacho_num[3].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[12] <= fpga_fan_tacho_num[4].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[13] <= fpga_fan_tacho_num[5].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[14] <= fpga_fan_tacho_num[6].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[15] <= fpga_fan_tacho_num[7].DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG[0] => ~NO_FANOUT~
FAN_PWM_REG[1] => ~NO_FANOUT~
FAN_PWM_REG[2] => ~NO_FANOUT~
FAN_PWM_REG[3] => ~NO_FANOUT~
FAN_PWM_REG[4] => ~NO_FANOUT~
FAN_PWM_REG[5] => ~NO_FANOUT~
FAN_PWM_REG[6] => ~NO_FANOUT~
FAN_PWM_REG[7] => ~NO_FANOUT~


|RCB_TOP|FAN:FAN2_inst
RST_N => fpga_fan_tacho_num[7].ACLR
RST_N => fpga_fan_tacho_num[6].ACLR
RST_N => fpga_fan_tacho_num[5].ACLR
RST_N => fpga_fan_tacho_num[4].ACLR
RST_N => fpga_fan_tacho_num[3].ACLR
RST_N => fpga_fan_tacho_num[2].ACLR
RST_N => fpga_fan_tacho_num[1].ACLR
RST_N => fpga_fan_tacho_num[0].ACLR
RST_N => counter[0].ACLR
RST_N => counter[1].ACLR
RST_N => counter[2].ACLR
RST_N => counter[3].ACLR
RST_N => counter[4].ACLR
RST_N => counter[5].ACLR
RST_N => counter[6].ACLR
RST_N => counter[7].ACLR
RST_N => counter[8].ACLR
RST_N => counter[9].ACLR
RST_N => counter[10].ACLR
RST_N => counter[11].ACLR
RST_N => counter[12].ACLR
RST_N => fan_tacho_mes_pulse.ACLR
RST_N => fan_tacho_cnt[0].ACLR
RST_N => fan_tacho_cnt[1].ACLR
RST_N => fan_tacho_cnt[2].ACLR
RST_N => fan_tacho_cnt[3].ACLR
RST_N => fan_tacho_cnt[4].ACLR
RST_N => fan_tacho_cnt[5].ACLR
RST_N => fan_tacho_cnt[6].ACLR
RST_N => fan_tacho_cnt[7].ACLR
RST_N => fan_tacho_cnt[8].ACLR
RST_N => fan_tacho_cnt[9].ACLR
RST_N => fan_tacho_cnt[10].ACLR
RST_N => fan_tacho_cnt[11].ACLR
RST_N => clk_1m_posedge.ENA
CLK => fan_tacho_mes_pulse.CLK
CLK => fan_tacho_cnt[0].CLK
CLK => fan_tacho_cnt[1].CLK
CLK => fan_tacho_cnt[2].CLK
CLK => fan_tacho_cnt[3].CLK
CLK => fan_tacho_cnt[4].CLK
CLK => fan_tacho_cnt[5].CLK
CLK => fan_tacho_cnt[6].CLK
CLK => fan_tacho_cnt[7].CLK
CLK => fan_tacho_cnt[8].CLK
CLK => fan_tacho_cnt[9].CLK
CLK => fan_tacho_cnt[10].CLK
CLK => fan_tacho_cnt[11].CLK
CLK => clk_1m_posedge.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
TACHO_IN => ~NO_FANOUT~
PWM_OUT <= <GND>
FAN_TACHO_REG[0] <= <GND>
FAN_TACHO_REG[1] <= <GND>
FAN_TACHO_REG[2] <= <GND>
FAN_TACHO_REG[3] <= <GND>
FAN_TACHO_REG[4] <= <GND>
FAN_TACHO_REG[5] <= <GND>
FAN_TACHO_REG[6] <= <GND>
FAN_TACHO_REG[7] <= <GND>
FAN_TACHO_REG[8] <= fpga_fan_tacho_num[0].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[9] <= fpga_fan_tacho_num[1].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[10] <= fpga_fan_tacho_num[2].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[11] <= fpga_fan_tacho_num[3].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[12] <= fpga_fan_tacho_num[4].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[13] <= fpga_fan_tacho_num[5].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[14] <= fpga_fan_tacho_num[6].DB_MAX_OUTPUT_PORT_TYPE
FAN_TACHO_REG[15] <= fpga_fan_tacho_num[7].DB_MAX_OUTPUT_PORT_TYPE
FAN_PWM_REG[0] => ~NO_FANOUT~
FAN_PWM_REG[1] => ~NO_FANOUT~
FAN_PWM_REG[2] => ~NO_FANOUT~
FAN_PWM_REG[3] => ~NO_FANOUT~
FAN_PWM_REG[4] => ~NO_FANOUT~
FAN_PWM_REG[5] => ~NO_FANOUT~
FAN_PWM_REG[6] => ~NO_FANOUT~
FAN_PWM_REG[7] => ~NO_FANOUT~


|RCB_TOP|rcb_spi:rcb_spi_inst
clk_100m => data_miso_rdy~reg0.CLK
clk_100m => data_mosi_rdy~reg0.CLK
clk_100m => addr[0]~reg0.CLK
clk_100m => addr[1]~reg0.CLK
clk_100m => addr[2]~reg0.CLK
clk_100m => addr[3]~reg0.CLK
clk_100m => addr[4]~reg0.CLK
clk_100m => addr[5]~reg0.CLK
clk_100m => addr[6]~reg0.CLK
clk_100m => addr[7]~reg0.CLK
clk_100m => addr[8]~reg0.CLK
clk_100m => addr[9]~reg0.CLK
clk_100m => addr[10]~reg0.CLK
clk_100m => addr[11]~reg0.CLK
clk_100m => addr[12]~reg0.CLK
clk_100m => addr[13]~reg0.CLK
clk_100m => addr[14]~reg0.CLK
clk_100m => addr[15]~reg0.CLK
clk_100m => miso_en.CLK
clk_100m => miso_shift[0].CLK
clk_100m => miso_shift[1].CLK
clk_100m => miso_shift[2].CLK
clk_100m => miso_shift[3].CLK
clk_100m => miso_shift[4].CLK
clk_100m => miso_shift[5].CLK
clk_100m => miso_shift[6].CLK
clk_100m => miso_shift[7].CLK
clk_100m => miso_shift[8].CLK
clk_100m => miso_shift[9].CLK
clk_100m => miso_shift[10].CLK
clk_100m => miso_shift[11].CLK
clk_100m => miso_shift[12].CLK
clk_100m => miso_shift[13].CLK
clk_100m => miso_shift[14].CLK
clk_100m => miso_shift[15].CLK
clk_100m => miso_shift[16].CLK
clk_100m => miso_shift[17].CLK
clk_100m => miso_shift[18].CLK
clk_100m => miso_shift[19].CLK
clk_100m => miso_shift[20].CLK
clk_100m => miso_shift[21].CLK
clk_100m => miso_shift[22].CLK
clk_100m => miso_shift[23].CLK
clk_100m => miso_shift[24].CLK
clk_100m => miso_shift[25].CLK
clk_100m => miso_shift[26].CLK
clk_100m => miso_shift[27].CLK
clk_100m => miso_shift[28].CLK
clk_100m => miso_shift[29].CLK
clk_100m => miso_shift[30].CLK
clk_100m => miso_shift[31].CLK
clk_100m => send_miso.CLK
clk_100m => shift_reg[0].CLK
clk_100m => shift_reg[1].CLK
clk_100m => shift_reg[2].CLK
clk_100m => shift_reg[3].CLK
clk_100m => shift_reg[4].CLK
clk_100m => shift_reg[5].CLK
clk_100m => shift_reg[6].CLK
clk_100m => shift_reg[7].CLK
clk_100m => shift_reg[8].CLK
clk_100m => shift_reg[9].CLK
clk_100m => shift_reg[10].CLK
clk_100m => shift_reg[11].CLK
clk_100m => shift_reg[12].CLK
clk_100m => shift_reg[13].CLK
clk_100m => shift_reg[14].CLK
clk_100m => shift_reg[15].CLK
clk_100m => shift_reg[16].CLK
clk_100m => shift_reg[17].CLK
clk_100m => shift_reg[18].CLK
clk_100m => shift_reg[19].CLK
clk_100m => shift_reg[20].CLK
clk_100m => shift_reg[21].CLK
clk_100m => shift_reg[22].CLK
clk_100m => shift_reg[23].CLK
clk_100m => shift_reg[24].CLK
clk_100m => shift_reg[25].CLK
clk_100m => shift_reg[26].CLK
clk_100m => shift_reg[27].CLK
clk_100m => shift_reg[28].CLK
clk_100m => shift_reg[29].CLK
clk_100m => shift_reg[30].CLK
clk_100m => shift_reg[31].CLK
clk_100m => miso.CLK
clk_100m => com_rdy.CLK
clk_100m => addr_rdy~reg0.CLK
clk_100m => data_cnt[0].CLK
clk_100m => data_cnt[1].CLK
clk_100m => data_cnt[2].CLK
clk_100m => data_cnt[3].CLK
clk_100m => data_cnt[4].CLK
clk_100m => data_cnt[5].CLK
clk_100m => spi_clk_reg.CLK
clk_100m => mosi_meta.CLK
clk_100m => mosi_syn.CLK
clk_100m => cs_n_meta.CLK
clk_100m => cs_n_syn.CLK
clk_100m => sclk_meta.CLK
clk_100m => sclk_syn.CLK
clk_100m => spi_mode~2.DATAIN
clk_100m => state~6.DATAIN
rst_n_syn => miso_en.ACLR
rst_n_syn => miso_shift[0].ACLR
rst_n_syn => miso_shift[1].ACLR
rst_n_syn => miso_shift[2].ACLR
rst_n_syn => miso_shift[3].ACLR
rst_n_syn => miso_shift[4].ACLR
rst_n_syn => miso_shift[5].ACLR
rst_n_syn => miso_shift[6].ACLR
rst_n_syn => miso_shift[7].ACLR
rst_n_syn => miso_shift[8].ACLR
rst_n_syn => miso_shift[9].ACLR
rst_n_syn => miso_shift[10].ACLR
rst_n_syn => miso_shift[11].ACLR
rst_n_syn => miso_shift[12].ACLR
rst_n_syn => miso_shift[13].ACLR
rst_n_syn => miso_shift[14].ACLR
rst_n_syn => miso_shift[15].ACLR
rst_n_syn => miso_shift[16].ACLR
rst_n_syn => miso_shift[17].ACLR
rst_n_syn => miso_shift[18].ACLR
rst_n_syn => miso_shift[19].ACLR
rst_n_syn => miso_shift[20].ACLR
rst_n_syn => miso_shift[21].ACLR
rst_n_syn => miso_shift[22].ACLR
rst_n_syn => miso_shift[23].ACLR
rst_n_syn => miso_shift[24].ACLR
rst_n_syn => miso_shift[25].ACLR
rst_n_syn => miso_shift[26].ACLR
rst_n_syn => miso_shift[27].ACLR
rst_n_syn => miso_shift[28].ACLR
rst_n_syn => miso_shift[29].ACLR
rst_n_syn => miso_shift[30].ACLR
rst_n_syn => miso_shift[31].ACLR
rst_n_syn => send_miso.ACLR
rst_n_syn => shift_reg[0].ACLR
rst_n_syn => shift_reg[1].ACLR
rst_n_syn => shift_reg[2].ACLR
rst_n_syn => shift_reg[3].ACLR
rst_n_syn => shift_reg[4].ACLR
rst_n_syn => shift_reg[5].ACLR
rst_n_syn => shift_reg[6].ACLR
rst_n_syn => shift_reg[7].ACLR
rst_n_syn => shift_reg[8].ACLR
rst_n_syn => shift_reg[9].ACLR
rst_n_syn => shift_reg[10].ACLR
rst_n_syn => shift_reg[11].ACLR
rst_n_syn => shift_reg[12].ACLR
rst_n_syn => shift_reg[13].ACLR
rst_n_syn => shift_reg[14].ACLR
rst_n_syn => shift_reg[15].ACLR
rst_n_syn => shift_reg[16].ACLR
rst_n_syn => shift_reg[17].ACLR
rst_n_syn => shift_reg[18].ACLR
rst_n_syn => shift_reg[19].ACLR
rst_n_syn => shift_reg[20].ACLR
rst_n_syn => shift_reg[21].ACLR
rst_n_syn => shift_reg[22].ACLR
rst_n_syn => shift_reg[23].ACLR
rst_n_syn => shift_reg[24].ACLR
rst_n_syn => shift_reg[25].ACLR
rst_n_syn => shift_reg[26].ACLR
rst_n_syn => shift_reg[27].ACLR
rst_n_syn => shift_reg[28].ACLR
rst_n_syn => shift_reg[29].ACLR
rst_n_syn => shift_reg[30].ACLR
rst_n_syn => shift_reg[31].ACLR
rst_n_syn => miso.PRESET
rst_n_syn => com_rdy.ACLR
rst_n_syn => addr_rdy~reg0.ACLR
rst_n_syn => data_cnt[0].ACLR
rst_n_syn => data_cnt[1].ACLR
rst_n_syn => data_cnt[2].ACLR
rst_n_syn => data_cnt[3].ACLR
rst_n_syn => data_cnt[4].ACLR
rst_n_syn => data_cnt[5].ACLR
rst_n_syn => data_mosi_rdy~reg0.ACLR
rst_n_syn => addr[0]~reg0.PRESET
rst_n_syn => addr[1]~reg0.PRESET
rst_n_syn => addr[2]~reg0.PRESET
rst_n_syn => addr[3]~reg0.PRESET
rst_n_syn => addr[4]~reg0.PRESET
rst_n_syn => addr[5]~reg0.PRESET
rst_n_syn => addr[6]~reg0.PRESET
rst_n_syn => addr[7]~reg0.PRESET
rst_n_syn => addr[8]~reg0.PRESET
rst_n_syn => addr[9]~reg0.PRESET
rst_n_syn => addr[10]~reg0.PRESET
rst_n_syn => addr[11]~reg0.PRESET
rst_n_syn => addr[12]~reg0.PRESET
rst_n_syn => addr[13]~reg0.PRESET
rst_n_syn => addr[14]~reg0.PRESET
rst_n_syn => addr[15]~reg0.PRESET
rst_n_syn => data_miso_rdy~reg0.ACLR
rst_n_syn => mosi_meta.ACLR
rst_n_syn => mosi_syn.ACLR
rst_n_syn => cs_n_meta.ACLR
rst_n_syn => cs_n_syn.ACLR
rst_n_syn => sclk_meta.ACLR
rst_n_syn => sclk_syn.ACLR
rst_n_syn => spi_clk_reg.PRESET
rst_n_syn => spi_mode~4.DATAIN
rst_n_syn => state~8.DATAIN
sclk => sclk_syn.IN1
sclk => sclk_meta.DATAIN
cs_n => cs_n_syn.IN1
cs_n => cs_n_meta.DATAIN
mosi => mosi_syn.IN1
mosi => mosi_meta.DATAIN
miso_t <= miso_t.DB_MAX_OUTPUT_PORT_TYPE
data_miso[0] => miso_shift.DATAB
data_miso[1] => miso_shift.DATAB
data_miso[2] => miso_shift.DATAB
data_miso[3] => miso_shift.DATAB
data_miso[4] => miso_shift.DATAB
data_miso[5] => miso_shift.DATAB
data_miso[6] => miso_shift.DATAB
data_miso[7] => miso_shift.DATAB
data_miso[8] => miso_shift.DATAB
data_miso[9] => miso_shift.DATAB
data_miso[10] => miso_shift.DATAB
data_miso[11] => miso_shift.DATAB
data_miso[12] => miso_shift.DATAB
data_miso[13] => miso_shift.DATAB
data_miso[14] => miso_shift.DATAB
data_miso[15] => miso_shift.DATAB
data_miso[16] => miso_shift.DATAB
data_miso[17] => miso_shift.DATAB
data_miso[18] => miso_shift.DATAB
data_miso[19] => miso_shift.DATAB
data_miso[20] => miso_shift.DATAB
data_miso[21] => miso_shift.DATAB
data_miso[22] => miso_shift.DATAB
data_miso[23] => miso_shift.DATAB
data_miso[24] => miso_shift.DATAB
data_miso[25] => miso_shift.DATAB
data_miso[26] => miso_shift.DATAB
data_miso[27] => miso_shift.DATAB
data_miso[28] => miso_shift.DATAB
data_miso[29] => miso_shift.DATAB
data_miso[30] => miso_shift.DATAB
data_miso[31] => miso.DATAB
data_mosi[0] <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[1] <= shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[2] <= shift_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[3] <= shift_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[4] <= shift_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[5] <= shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[6] <= shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[7] <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[8] <= shift_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[9] <= shift_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[10] <= shift_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[11] <= shift_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[12] <= shift_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[13] <= shift_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[14] <= shift_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[15] <= shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[16] <= shift_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[17] <= shift_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[18] <= shift_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[19] <= shift_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[20] <= shift_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[21] <= shift_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[22] <= shift_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[23] <= shift_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[24] <= shift_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[25] <= shift_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[26] <= shift_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[27] <= shift_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[28] <= shift_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[29] <= shift_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[30] <= shift_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[31] <= shift_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_mosi_rdy <= data_mosi_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rdy <= addr_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_miso_rdy <= data_miso_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


