Analysis & Synthesis report for Z80-processor-DMA
Wed Sep 13 16:07:55 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Parameter Settings for User Entity Instance: 74139:74139_i2|Demux2:Demux2_i0
  9. Parameter Settings for User Entity Instance: 74139:74139_i2|Demux2:Demux2_i1
 10. Parameter Settings for User Entity Instance: 74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0
 11. Parameter Settings for User Entity Instance: 74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1
 12. Parameter Settings for User Entity Instance: 74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0
 13. Port Connectivity Checks: "74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0"
 14. Port Connectivity Checks: "74175:74175_i4"
 15. Port Connectivity Checks: "74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1"
 16. Port Connectivity Checks: "74157:74157_i3"
 17. Port Connectivity Checks: "74139:74139_i2"
 18. Port Connectivity Checks: "74688:74688_i1"
 19. Port Connectivity Checks: "74688:74688_i0"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Sep 13 16:07:55 2023           ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; Z80-processor-DMA                               ;
; Top-level Entity Name       ; Z80-processor-DMA                               ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 33                                              ;
; Total pins                  ; 47                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+----------------------------------------------------------------------------+-------------------+-------------------+
; Option                                                                     ; Setting           ; Default Value     ;
+----------------------------------------------------------------------------+-------------------+-------------------+
; Device                                                                     ; EPM7128SLC84-10   ;                   ;
; Top-level entity name                                                      ; Z80-processor-DMA ; Z80-processor-DMA ;
; Family name                                                                ; MAX7000S          ; Cyclone IV GX     ;
; Use smart compilation                                                      ; Off               ; Off               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                ; On                ;
; Enable compact report table                                                ; Off               ; Off               ;
; Create Debugging Nodes for IP Cores                                        ; Off               ; Off               ;
; Preserve fewer node names                                                  ; On                ; On                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off               ; Off               ;
; Verilog Version                                                            ; Verilog_2001      ; Verilog_2001      ;
; VHDL Version                                                               ; VHDL_1993         ; VHDL_1993         ;
; State Machine Processing                                                   ; Auto              ; Auto              ;
; Safe State Machine                                                         ; Off               ; Off               ;
; Extract Verilog State Machines                                             ; On                ; On                ;
; Extract VHDL State Machines                                                ; On                ; On                ;
; Ignore Verilog initial constructs                                          ; Off               ; Off               ;
; Iteration limit for constant Verilog loops                                 ; 5000              ; 5000              ;
; Iteration limit for non-constant Verilog loops                             ; 250               ; 250               ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                ; On                ;
; Infer RAMs from Raw Logic                                                  ; On                ; On                ;
; Parallel Synthesis                                                         ; On                ; On                ;
; NOT Gate Push-Back                                                         ; On                ; On                ;
; Power-Up Don't Care                                                        ; On                ; On                ;
; Remove Duplicate Registers                                                 ; On                ; On                ;
; Ignore CARRY Buffers                                                       ; Off               ; Off               ;
; Ignore CASCADE Buffers                                                     ; Off               ; Off               ;
; Ignore GLOBAL Buffers                                                      ; Off               ; Off               ;
; Ignore ROW GLOBAL Buffers                                                  ; Off               ; Off               ;
; Ignore LCELL Buffers                                                       ; Auto              ; Auto              ;
; Ignore SOFT Buffers                                                        ; Off               ; Off               ;
; Limit AHDL Integers to 32 Bits                                             ; Off               ; Off               ;
; Optimization Technique                                                     ; Speed             ; Speed             ;
; Allow XOR Gate Usage                                                       ; On                ; On                ;
; Auto Logic Cell Insertion                                                  ; On                ; On                ;
; Parallel Expander Chain Length                                             ; 4                 ; 4                 ;
; Auto Parallel Expanders                                                    ; On                ; On                ;
; Auto Open-Drain Pins                                                       ; On                ; On                ;
; Auto Resource Sharing                                                      ; Off               ; Off               ;
; Maximum Fan-in Per Macrocell                                               ; 100               ; 100               ;
; Use LogicLock Constraints during Resource Balancing                        ; On                ; On                ;
; Ignore translate_off and synthesis_off directives                          ; Off               ; Off               ;
; Report Parameter Settings                                                  ; On                ; On                ;
; Report Source Assignments                                                  ; On                ; On                ;
; Report Connectivity Checks                                                 ; On                ; On                ;
; HDL message level                                                          ; Level2            ; Level2            ;
; Suppress Register Optimization Related Messages                            ; Off               ; Off               ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000              ; 5000              ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000              ; 5000              ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100               ; 100               ;
; Block Design Naming                                                        ; Auto              ; Auto              ;
; Synthesis Effort                                                           ; Auto              ; Auto              ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                ; On                ;
; Pre-Mapping Resynthesis Optimization                                       ; Off               ; Off               ;
; Analysis & Synthesis Message Level                                         ; Medium            ; Medium            ;
; Disable Register Merging Across Hierarchies                                ; Auto              ; Auto              ;
; Synthesis Seed                                                             ; 1                 ; 1                 ;
+----------------------------------------------------------------------------+-------------------+-------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; Z80-processor-DMA.v              ; yes             ; User Verilog HDL File  ; C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/z80-processor-DMA/Z80-processor-DMA.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 33                   ;
; Total registers      ; 4                    ;
; I/O pins             ; 47                   ;
; Shareable expanders  ; 3                    ;
; Parallel expanders   ; 13                   ;
; Maximum fan-out node ; CPUxA6               ;
; Maximum fan-out      ; 13                   ;
; Total fan-out        ; 182                  ;
; Average fan-out      ; 2.19                 ;
+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                      ;
+----------------------------------------------+------------+------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Macrocells ; Pins ; Full Hierarchy Name                                                    ; Library Name ;
+----------------------------------------------+------------+------+------------------------------------------------------------------------+--------------+
; |Z80-processor-DMA                           ; 33         ; 47   ; |Z80-processor-DMA                                                     ; work         ;
;    |74139:74139_i2|                          ; 3          ; 0    ; |Z80-processor-DMA|74139:74139_i2                                      ; work         ;
;       |Demux2:Demux2_i1|                     ; 3          ; 0    ; |Z80-processor-DMA|74139:74139_i2|Demux2:Demux2_i1                     ; work         ;
;    |74175:74175_i4|                          ; 4          ; 0    ; |Z80-processor-DMA|74175:74175_i4                                      ; work         ;
;       |DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0| ; 4          ; 0    ; |Z80-processor-DMA|74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0 ; work         ;
;    |74688:74688_i0|                          ; 3          ; 0    ; |Z80-processor-DMA|74688:74688_i0                                      ; work         ;
;    |74688:74688_i1|                          ; 2          ; 0    ; |Z80-processor-DMA|74688:74688_i1                                      ; work         ;
+----------------------------------------------+------------+------+------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74139:74139_i2|Demux2:Demux2_i0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Default        ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74139:74139_i2|Demux2:Demux2_i1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Default        ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                          ;
; Default        ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; Set  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "74175:74175_i4"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VCC  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; GND  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Q3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Q4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ~Q1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ~Q2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; in_1 ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "74157:74157_i3"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A3   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; A4   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B3   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B4   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; G    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; VCC  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; GND  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Y3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Y4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "74139:74139_i2"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; 1A   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; 1B   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ~1G  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; VCC  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; GND  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ~1Y0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ~1Y1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ~1Y2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ~1Y3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "74688:74688_i1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; Q_0  ; Input ; Info     ; Stuck at VCC     ;
; P_1  ; Input ; Info     ; Stuck at VCC     ;
; Q_1  ; Input ; Info     ; Stuck at VCC     ;
; P_2  ; Input ; Info     ; Stuck at VCC     ;
; Q_2  ; Input ; Info     ; Stuck at VCC     ;
; P_3  ; Input ; Info     ; Stuck at VCC     ;
; Q_3  ; Input ; Info     ; Stuck at VCC     ;
; VCC  ; Input ; Info     ; Stuck at VCC     ;
; GND  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "74688:74688_i0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; Q_0  ; Input ; Info     ; Stuck at VCC     ;
; P_1  ; Input ; Info     ; Stuck at VCC     ;
; Q_1  ; Input ; Info     ; Stuck at VCC     ;
; VCC  ; Input ; Info     ; Stuck at VCC     ;
; GND  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Sep 13 16:07:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Z80-processor-DMA -c Z80-processor-DMA
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12090): Entity "74688" obtained from "Z80-processor-DMA.v" instead of from Quartus II megafunction library
Warning (12090): Entity "74139" obtained from "Z80-processor-DMA.v" instead of from Quartus II megafunction library
Warning (12090): Entity "74157" obtained from "Z80-processor-DMA.v" instead of from Quartus II megafunction library
Warning (12090): Entity "74175" obtained from "Z80-processor-DMA.v" instead of from Quartus II megafunction library
Info (12021): Found 8 design units, including 8 entities, in source file z80-processor-dma.v
    Info (12023): Found entity 1: 74688
    Info (12023): Found entity 2: Demux2
    Info (12023): Found entity 3: 74139
    Info (12023): Found entity 4: Mux_2x1_NBits
    Info (12023): Found entity 5: 74157
    Info (12023): Found entity 6: DIG_D_FF_AS_Nbit
    Info (12023): Found entity 7: 74175
    Info (12023): Found entity 8: Z80-processor-DMA
Info (12127): Elaborating entity "Z80-processor-DMA" for the top level hierarchy
Info (12128): Elaborating entity "74688" for hierarchy "74688:74688_i0"
Info (12128): Elaborating entity "74139" for hierarchy "74139:74139_i2"
Info (12128): Elaborating entity "Demux2" for hierarchy "74139:74139_i2|Demux2:Demux2_i0"
Warning (10230): Verilog HDL assignment warning at Z80-processor-DMA.v(44): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Z80-processor-DMA.v(45): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Z80-processor-DMA.v(46): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Z80-processor-DMA.v(47): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "74157" for hierarchy "74157:74157_i3"
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "74157:74157_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0"
Info (12128): Elaborating entity "74175" for hierarchy "74175:74175_i4"
Info (12128): Elaborating entity "DIG_D_FF_AS_Nbit" for hierarchy "74175:74175_i4|DIG_D_FF_AS_Nbit:DIG_D_FF_AS_Nbit_i0"
Warning (10230): Verilog HDL assignment warning at Z80-processor-DMA.v(204): truncated value with size 32 to match size of target (4)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280015): Promoted clear signal driven by pin "~CPUxRESET" to global clear signal
Info (21057): Implemented 83 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 13 output pins
    Info (21063): Implemented 33 macrocells
    Info (21073): Implemented 3 shareable expanders
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 347 megabytes
    Info: Processing ended: Wed Sep 13 16:07:55 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


