verilog xil_defaultlib --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/85a3" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../bd/mb_design/sim/mb_design.v" \
"../../../bd/mb_design/ipshared/a426/hdl/cordic_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/85a3" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../bd/mb_design/ipshared/a426/hdl/cordic_rtl.sv" \

verilog xil_defaultlib --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/85a3" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../bd/mb_design/ipshared/a426/hdl/cordic_ip_v1_0.v" \
"../../../bd/mb_design/ip/mb_design_cordic_ip_0_0/sim/mb_design_cordic_ip_0_0.v" \
"../../../bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" \
"../../../bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
