INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sim_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sim_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sources_1/new/CLASTRU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLASTRU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_1/project_1.srcs/sim_1/new/CLATEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLATEST
