module mux_2 (
    input clk,  // clock
    input rst,  // reset
    output out
) {
    always {
        out = 0
    }
}