###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:55:45 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin Sum10_out3_reg[13]/C 
Endpoint:   Sum10_out3_reg[13]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[13]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.227
  Arrival Time                  5.235
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    |  Delay | Arrival | Required | 
     |                            |       |                          |           |        |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+--------+---------+----------| 
     | clk                        |   ^   | clk                      |           |        |   0.000 |   -0.008 | 
     | clk__L1_I0/A               |   ^   | clk                      | INHDX12   |  0.002 |   0.002 |   -0.006 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0               | INHDX12   |  0.032 |   0.034 |    0.026 | 
     | clk__L2_I0/A               |   v   | clk__L1_N0               | INHDX12   |  0.002 |   0.036 |    0.028 | 
     | clk__L2_I0/Q               |   ^   | clk__L2_N0               | INHDX12   |  0.037 |   0.074 |    0.066 | 
     | clk__L3_I0/A               |   ^   | clk__L2_N0               | INHDX12   |  0.001 |   0.075 |    0.067 | 
     | clk__L3_I0/Q               |   v   | clk__L3_N0               | INHDX12   |  0.050 |   0.125 |    0.117 | 
     | clk__L4_I2/A               |   v   | clk__L3_N0               | INHDX12   |  0.004 |   0.128 |    0.120 | 
     | clk__L4_I2/Q               |   ^   | clk__L4_N2               | INHDX12   |  0.058 |   0.187 |    0.179 | 
     | Sum10_out3_reg[13]/C       |   ^   | clk__L4_N2               | SDFRQHDX1 |  0.004 |   0.191 |    0.183 | 
     | Sum10_out3_reg[13]/Q       |   ^   | Sum10_out3[13]           | SDFRQHDX1 |  0.247 |   0.437 |    0.429 | 
     | FE_PHC36_Sum10_out3_13_/A  |   ^   | Sum10_out3[13]           | DLY8HDX1  |  0.000 |   0.437 |    0.429 | 
     | FE_PHC36_Sum10_out3_13_/Q  |   ^   | FE_PHN36_Sum10_out3_13_  | DLY8HDX1  |  4.720 |   5.157 |    5.149 | 
     | FE_PHC378_Sum10_out3_13_/A |   ^   | FE_PHN36_Sum10_out3_13_  | BUHDX2    | -0.004 |   5.153 |    5.145 | 
     | FE_PHC378_Sum10_out3_13_/Q |   ^   | FE_PHN378_Sum10_out3_13_ | BUHDX2    |  0.082 |   5.235 |    5.227 | 
     | Sum10_out3_reg[13]/SD      |   ^   | FE_PHN378_Sum10_out3_13_ | SDFRQHDX1 |  0.000 |   5.235 |    5.227 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.008 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.011 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.049 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.045 |    0.053 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.055 |   0.100 |    0.108 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.102 |    0.110 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.068 |   0.171 |    0.178 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.005 |   0.176 |    0.183 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.074 |   0.250 |    0.258 | 
     | Sum10_out3_reg[13]/C |   ^   | clk__L4_N2 | SDFRQHDX1 | 0.005 |   0.255 |    0.263 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Sum10_out3_reg[12]/C 
Endpoint:   Sum10_out3_reg[12]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[12]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.252
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.224
  Arrival Time                  5.232
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    |  Delay | Arrival | Required | 
     |                            |       |                          |           |        |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+--------+---------+----------| 
     | clk                        |   ^   | clk                      |           |        |   0.000 |   -0.008 | 
     | clk__L1_I0/A               |   ^   | clk                      | INHDX12   |  0.002 |   0.002 |   -0.006 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0               | INHDX12   |  0.032 |   0.034 |    0.025 | 
     | clk__L2_I1/A               |   v   | clk__L1_N0               | INHDX12   |  0.004 |   0.037 |    0.029 | 
     | clk__L2_I1/Q               |   ^   | clk__L2_N1               | INHDX12   |  0.039 |   0.076 |    0.068 | 
     | clk__L3_I2/A               |   ^   | clk__L2_N1               | INHDX12   |  0.001 |   0.077 |    0.068 | 
     | clk__L3_I2/Q               |   v   | clk__L3_N2               | INHDX12   |  0.049 |   0.126 |    0.117 | 
     | clk__L4_I8/A               |   v   | clk__L3_N2               | INHDX12   |  0.001 |   0.127 |    0.119 | 
     | clk__L4_I8/Q               |   ^   | clk__L4_N8               | INHDX12   |  0.056 |   0.183 |    0.175 | 
     | Sum10_out3_reg[12]/C       |   ^   | clk__L4_N8               | SDFRQHDX1 |  0.005 |   0.188 |    0.179 | 
     | Sum10_out3_reg[12]/Q       |   ^   | Sum10_out3[12]           | SDFRQHDX1 |  0.244 |   0.432 |    0.423 | 
     | FE_PHC31_Sum10_out3_12_/A  |   ^   | Sum10_out3[12]           | DLY8HDX1  |  0.000 |   0.432 |    0.423 | 
     | FE_PHC31_Sum10_out3_12_/Q  |   ^   | FE_PHN31_Sum10_out3_12_  | DLY8HDX1  |  4.724 |   5.156 |    5.147 | 
     | FE_PHC379_Sum10_out3_12_/A |   ^   | FE_PHN31_Sum10_out3_12_  | BUHDX2    | -0.006 |   5.149 |    5.141 | 
     | FE_PHC379_Sum10_out3_12_/Q |   ^   | FE_PHN379_Sum10_out3_12_ | BUHDX2    |  0.083 |   5.232 |    5.224 | 
     | Sum10_out3_reg[12]/SD      |   ^   | FE_PHN379_Sum10_out3_12_ | SDFRQHDX1 |  0.000 |   5.232 |    5.224 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.008 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.011 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.050 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.055 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | INHDX12   | 0.056 |   0.103 |    0.111 | 
     | clk__L3_I2/A         |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.104 |    0.113 | 
     | clk__L3_I2/Q         |   v   | clk__L3_N2 | INHDX12   | 0.068 |   0.173 |    0.181 | 
     | clk__L4_I8/A         |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.175 |    0.183 | 
     | clk__L4_I8/Q         |   ^   | clk__L4_N8 | INHDX12   | 0.071 |   0.246 |    0.254 | 
     | Sum10_out3_reg[12]/C |   ^   | clk__L4_N8 | SDFRQHDX1 | 0.006 |   0.252 |    0.260 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Sum7_out1_reg[0]/C 
Endpoint:   Sum7_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.248
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.256
  Arrival Time                  5.274
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | clk                |   ^   | clk            |           |        |   0.000 |   -0.018 | 
     | clk__L1_I0/A       |   ^   | clk            | INHDX12   |  0.002 |   0.002 |   -0.016 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0     | INHDX12   |  0.032 |   0.034 |    0.016 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0     | INHDX12   |  0.002 |   0.036 |    0.018 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0     | INHDX12   |  0.037 |   0.073 |    0.055 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0     | INHDX12   |  0.002 |   0.075 |    0.057 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1     | INHDX12   |  0.048 |   0.123 |    0.105 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1     | INHDX12   |  0.003 |   0.126 |    0.108 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5     | INHDX12   |  0.057 |   0.183 |    0.165 | 
     | Sum6_out1_reg[0]/C |   ^   | clk__L4_N5     | DFRQHDX1  |  0.002 |   0.184 |    0.166 | 
     | Sum6_out1_reg[0]/Q |   ^   | Sum6_out1[0]   | DFRQHDX1  |  0.218 |   0.402 |    0.384 | 
     | g2132/AN           |   ^   | Sum6_out1[0]   | NO2I1HDX0 |  0.000 |   0.402 |    0.384 | 
     | g2132/Q            |   ^   | n_343          | NO2I1HDX0 |  0.163 |   0.565 |    0.547 | 
     | FE_PHC99_n_343/A   |   ^   | n_343          | DLY8HDX1  | -0.012 |   0.553 |    0.535 | 
     | FE_PHC99_n_343/Q   |   ^   | FE_PHN99_n_343 | DLY8HDX1  |  4.721 |   5.274 |    5.256 | 
     | Sum7_out1_reg[0]/D |   ^   | FE_PHN99_n_343 | DFRQHDX1  |  0.000 |   5.274 |    5.256 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.018 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.021 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.060 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.063 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.118 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.121 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.187 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.191 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.264 | 
     | Sum7_out1_reg[0]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.248 |    0.266 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Sum10_out3_reg[7]/C 
Endpoint:   Sum10_out3_reg[7]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[7]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.252
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.223
  Arrival Time                  5.257
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.032 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |    0.000 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.037 |    0.004 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.076 |    0.042 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.077 |    0.043 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.126 |    0.092 | 
     | clk__L4_I7/A              |   v   | clk__L3_N2              | INHDX12   | 0.000 |   0.126 |    0.092 | 
     | clk__L4_I7/Q              |   ^   | clk__L4_N7              | INHDX12   | 0.056 |   0.182 |    0.148 | 
     | Sum10_out3_reg[7]/C       |   ^   | clk__L4_N7              | SDFRQHDX1 | 0.006 |   0.188 |    0.154 | 
     | Sum10_out3_reg[7]/Q       |   ^   | Sum10_out3[7]           | SDFRQHDX1 | 0.246 |   0.433 |    0.400 | 
     | FE_PHC26_Sum10_out3_7_/A  |   ^   | Sum10_out3[7]           | DLY8HDX1  | 0.000 |   0.433 |    0.400 | 
     | FE_PHC26_Sum10_out3_7_/Q  |   ^   | FE_PHN26_Sum10_out3_7_  | DLY8HDX1  | 4.740 |   5.174 |    5.140 | 
     | FE_PHC505_Sum10_out3_7_/A |   ^   | FE_PHN26_Sum10_out3_7_  | BUHDX2    | 0.000 |   5.174 |    5.140 | 
     | FE_PHC505_Sum10_out3_7_/Q |   ^   | FE_PHN505_Sum10_out3_7_ | BUHDX2    | 0.083 |   5.257 |    5.223 | 
     | Sum10_out3_reg[7]/SD      |   ^   | FE_PHN505_Sum10_out3_7_ | SDFRQHDX1 | 0.000 |   5.257 |    5.223 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.034 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.037 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.075 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.080 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.056 |   0.103 |    0.137 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.104 |    0.138 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.068 |   0.173 |    0.207 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.173 |    0.207 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.071 |   0.244 |    0.277 | 
     | Sum10_out3_reg[7]/C |   ^   | clk__L4_N7 | SDFRQHDX1 | 0.008 |   0.252 |    0.285 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Sum4_out1_reg[11]/C 
Endpoint:   Sum4_out1_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.248
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.234
  Arrival Time                  5.268
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |                Net                |   Cell    |  Delay | Arrival | Required | 
     |                                     |       |                                   |           |        |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------------+-----------+--------+---------+----------| 
     | clk                                 |   ^   | clk                               |           |        |   0.000 |   -0.034 | 
     | clk__L1_I0/A                        |   ^   | clk                               | INHDX12   |  0.002 |   0.002 |   -0.032 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                        | INHDX12   |  0.032 |   0.034 |   -0.000 | 
     | clk__L2_I0/A                        |   v   | clk__L1_N0                        | INHDX12   |  0.002 |   0.036 |    0.002 | 
     | clk__L2_I0/Q                        |   ^   | clk__L2_N0                        | INHDX12   |  0.037 |   0.074 |    0.040 | 
     | clk__L3_I1/A                        |   ^   | clk__L2_N0                        | INHDX12   |  0.002 |   0.075 |    0.041 | 
     | clk__L3_I1/Q                        |   v   | clk__L3_N1                        | INHDX12   |  0.048 |   0.123 |    0.089 | 
     | clk__L4_I3/A                        |   v   | clk__L3_N1                        | INHDX12   |  0.005 |   0.128 |    0.094 | 
     | clk__L4_I3/Q                        |   ^   | clk__L4_N3                        | INHDX12   |  0.057 |   0.185 |    0.151 | 
     | Sum3_out1_reg[9]/C                  |   ^   | clk__L4_N3                        | DFRQHDX1  |  0.001 |   0.186 |    0.152 | 
     | Sum3_out1_reg[9]/Q                  |   ^   | Sum3_out1[9]                      | DFRQHDX1  |  0.228 |   0.415 |    0.381 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/A |   ^   | Sum3_out1[9]                      | BUHDX2    |  0.000 |   0.415 |    0.381 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/Q |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | BUHDX2    |  0.074 |   0.489 |    0.455 | 
     | add_100_36/g465/B                   |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | FAHDX0    |  0.000 |   0.489 |    0.455 | 
     | add_100_36/g465/S                   |   ^   | Sum4_add_temp[9]                  | FAHDX0    |  0.188 |   0.676 |    0.643 | 
     | inc_add_127_42_2/g132/B             |   ^   | Sum4_add_temp[9]                  | HAHDX0    |  0.000 |   0.676 |    0.643 | 
     | inc_add_127_42_2/g132/CO            |   ^   | inc_add_127_42_2/n_16             | HAHDX0    |  0.142 |   0.818 |    0.784 | 
     | inc_add_127_42_2/g131/A             |   ^   | inc_add_127_42_2/n_16             | HAHDX0    |  0.000 |   0.818 |    0.784 | 
     | inc_add_127_42_2/g131/CO            |   ^   | inc_add_127_42_2/n_18             | HAHDX0    |  0.136 |   0.954 |    0.920 | 
     | inc_add_127_42_2/g130/A             |   ^   | inc_add_127_42_2/n_18             | HAHDX0    |  0.000 |   0.954 |    0.920 | 
     | inc_add_127_42_2/g130/CO            |   ^   | inc_add_127_42_2/n_20             | HAHDX0    |  0.142 |   1.097 |    1.063 | 
     | inc_add_127_42_2/g129/A             |   ^   | inc_add_127_42_2/n_20             | HAHDX0    |  0.000 |   1.097 |    1.063 | 
     | inc_add_127_42_2/g129/S             |   v   | n_1014                            | HAHDX0    |  0.287 |   1.384 |    1.350 | 
     | FE_PHC454_n_1014/A                  |   v   | n_1014                            | BUHDX12   | -0.022 |   1.362 |    1.328 | 
     | FE_PHC454_n_1014/Q                  |   v   | FE_PHN454_n_1014                  | BUHDX12   |  0.113 |   1.474 |    1.440 | 
     | FE_PHC463_n_1014/A                  |   v   | FE_PHN454_n_1014                  | BUHDX1    |  0.000 |   1.474 |    1.440 | 
     | FE_PHC463_n_1014/Q                  |   v   | FE_PHN463_n_1014                  | BUHDX1    |  0.139 |   1.613 |    1.579 | 
     | FE_PHC393_n_1014/A                  |   v   | FE_PHN463_n_1014                  | DLY2HDX1  | -0.014 |   1.599 |    1.565 | 
     | FE_PHC393_n_1014/Q                  |   v   | FE_PHN393_n_1014                  | DLY2HDX1  |  1.194 |   2.794 |    2.760 | 
     | FE_PHC283_n_1014/A                  |   v   | FE_PHN393_n_1014                  | DLY4HDX1  | -0.010 |   2.783 |    2.749 | 
     | FE_PHC283_n_1014/Q                  |   v   | FE_PHN283_n_1014                  | DLY4HDX1  |  2.322 |   5.105 |    5.071 | 
     | g2663/AN                            |   v   | FE_PHN283_n_1014                  | NO2I1HDX1 |  0.000 |   5.105 |    5.071 | 
     | g2663/Q                             |   v   | n_129                             | NO2I1HDX1 |  0.163 |   5.268 |    5.234 | 
     | Sum4_out1_reg[11]/D                 |   v   | n_129                             | DFRQHDX1  |  0.000 |   5.268 |    5.234 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.034 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.037 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.075 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.079 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.134 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.136 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.203 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.207 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.280 | 
     | Sum4_out1_reg[11]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.248 |    0.282 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Sum10_out3_reg[0]/C 
Endpoint:   Sum10_out3_reg[0]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                         -0.030
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.223
  Arrival Time                  5.258
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.032 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |   -0.001 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.037 |    0.003 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.076 |    0.042 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.077 |    0.042 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.126 |    0.091 | 
     | clk__L4_I6/A              |   v   | clk__L3_N2              | INHDX12   | 0.002 |   0.128 |    0.093 | 
     | clk__L4_I6/Q              |   ^   | clk__L4_N6              | INHDX12   | 0.058 |   0.185 |    0.151 | 
     | Sum10_out3_reg[0]/C       |   ^   | clk__L4_N6              | SDFRQHDX2 | 0.003 |   0.189 |    0.154 | 
     | Sum10_out3_reg[0]/Q       |   ^   | Sum10_out3[0]           | SDFRQHDX2 | 0.241 |   0.430 |    0.396 | 
     | FE_PHC19_Sum10_out3_0_/A  |   ^   | Sum10_out3[0]           | DLY8HDX1  | 0.000 |   0.430 |    0.396 | 
     | FE_PHC19_Sum10_out3_0_/Q  |   ^   | FE_PHN19_Sum10_out3_0_  | DLY8HDX1  | 4.741 |   5.171 |    5.137 | 
     | FE_PHC513_Sum10_out3_0_/A |   ^   | FE_PHN19_Sum10_out3_0_  | BUHDX2    | 0.000 |   5.171 |    5.137 | 
     | FE_PHC513_Sum10_out3_0_/Q |   ^   | FE_PHN513_Sum10_out3_0_ | BUHDX2    | 0.087 |   5.258 |    5.223 | 
     | Sum10_out3_reg[0]/SD      |   ^   | FE_PHN513_Sum10_out3_0_ | SDFRQHDX2 | 0.000 |   5.258 |    5.223 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.034 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.037 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.076 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.081 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.056 |   0.103 |    0.137 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.104 |    0.139 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.068 |   0.173 |    0.207 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.175 |    0.210 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.073 |   0.249 |    0.283 | 
     | Sum10_out3_reg[0]/C |   ^   | clk__L4_N6 | SDFRQHDX2 | 0.004 |   0.253 |    0.288 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Sum9_out1_reg[1]/C 
Endpoint:   Sum9_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.250
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.257
  Arrival Time                  5.292
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                |           |        |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+--------+---------+----------| 
     | clk                |   ^   | clk            |           |        |   0.000 |   -0.035 | 
     | clk__L1_I0/A       |   ^   | clk            | INHDX12   |  0.002 |   0.002 |   -0.033 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0     | INHDX12   |  0.032 |   0.034 |   -0.001 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0     | INHDX12   |  0.004 |   0.037 |    0.003 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1     | INHDX12   |  0.039 |   0.076 |    0.041 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1     | INHDX12   |  0.001 |   0.077 |    0.042 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2     | INHDX12   |  0.049 |   0.126 |    0.091 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2     | INHDX12   |  0.000 |   0.126 |    0.091 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7     | INHDX12   |  0.056 |   0.182 |    0.147 | 
     | Sum8_out1_reg[1]/C |   ^   | clk__L4_N7     | DFRQHDX1  |  0.004 |   0.185 |    0.151 | 
     | Sum8_out1_reg[1]/Q |   ^   | Sum8_out1[1]   | DFRQHDX1  |  0.218 |   0.404 |    0.369 | 
     | g2134/AN           |   ^   | Sum8_out1[1]   | NO2I1HDX0 |  0.000 |   0.404 |    0.369 | 
     | g2134/Q            |   ^   | n_341          | NO2I1HDX0 |  0.173 |   0.576 |    0.541 | 
     | FE_PHC98_n_341/A   |   ^   | n_341          | DLY8HDX1  | -0.006 |   0.570 |    0.535 | 
     | FE_PHC98_n_341/Q   |   ^   | FE_PHN98_n_341 | DLY8HDX1  |  4.727 |   5.297 |    5.262 | 
     | Sum9_out1_reg[1]/D |   ^   | FE_PHN98_n_341 | DFRQHDX1  | -0.005 |   5.292 |    5.257 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.035 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.038 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.076 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.081 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.138 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.104 |    0.139 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.068 |   0.173 |    0.208 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.173 |    0.208 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.071 |   0.244 |    0.279 | 
     | Sum9_out1_reg[1]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.006 |   0.250 |    0.285 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Product5_out1_2_reg[0]/C 
Endpoint:   Product5_out1_2_reg[0]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: In11_reg[5]/Q            (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.257
  Arrival Time                  5.293
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net          |   Cell    |  Delay | Arrival | Required | 
     |                          |       |                       |           |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------------+-----------+--------+---------+----------| 
     | clk                      |   ^   | clk                   |           |        |  -0.000 |   -0.037 | 
     | clk__L1_I0/A             |   ^   | clk                   | INHDX12   |  0.002 |   0.002 |   -0.035 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0            | INHDX12   |  0.032 |   0.034 |   -0.003 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0            | INHDX12   |  0.004 |   0.037 |    0.001 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1            | INHDX12   |  0.039 |   0.076 |    0.039 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1            | INHDX12   |  0.001 |   0.077 |    0.041 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3            | INHDX12   |  0.050 |   0.127 |    0.090 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3            | INHDX12   |  0.004 |   0.131 |    0.094 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9            | INHDX12   |  0.056 |   0.187 |    0.150 | 
     | In11_reg[5]/C            |   ^   | clk__L4_N9            | DFRQHDX2  |  0.003 |   0.190 |    0.153 | 
     | In11_reg[5]/Q            |   ^   | In11[5]               | DFRQHDX2  |  0.227 |   0.417 |    0.381 | 
     | FE_PHC427_In11_5_/A      |   ^   | In11[5]               | BUHDX0    |  0.000 |   0.417 |    0.381 | 
     | FE_PHC427_In11_5_/Q      |   ^   | FE_PHN427_In11_5_     | BUHDX0    |  0.075 |   0.492 |    0.456 | 
     | FE_PHC376_In11_5_/A      |   ^   | FE_PHN427_In11_5_     | DLY1HDX0  |  0.000 |   0.492 |    0.456 | 
     | FE_PHC376_In11_5_/Q      |   ^   | FE_PHN376_In11_5_     | DLY1HDX0  |  0.659 |   1.151 |    1.114 | 
     | FE_PHC495_In11_5_/A      |   ^   | FE_PHN376_In11_5_     | DLY4HDX1  | -0.014 |   1.137 |    1.100 | 
     | FE_PHC495_In11_5_/Q      |   ^   | FE_PHN495_In11_5_     | DLY4HDX1  |  2.581 |   3.718 |    3.681 | 
     | FE_PHC57_In11_5_/A       |   ^   | FE_PHN495_In11_5_     | BUHDX2    | -0.008 |   3.710 |    3.673 | 
     | FE_PHC57_In11_5_/Q       |   ^   | FE_PHN57_In11_5_      | BUHDX2    |  0.717 |   4.427 |    4.390 | 
     | const_mul_92_43/g2852/B  |   ^   | FE_PHN57_In11_5_      | FAHDX0    |  0.062 |   4.489 |    4.452 | 
     | const_mul_92_43/g2852/CO |   ^   | const_mul_92_43/n_183 | FAHDX0    |  0.222 |   4.711 |    4.674 | 
     | const_mul_92_43/g2824/B  |   ^   | const_mul_92_43/n_183 | FAHDX0    |  0.000 |   4.711 |    4.674 | 
     | const_mul_92_43/g2824/CO |   ^   | const_mul_92_43/n_235 | FAHDX0    |  0.169 |   4.880 |    4.844 | 
     | const_mul_92_43/g2823/CI |   ^   | const_mul_92_43/n_235 | FAHDX0    |  0.000 |   4.880 |    4.844 | 
     | const_mul_92_43/g2823/S  |   ^   | Product5_out1_1[12]   | FAHDX0    |  0.198 |   5.078 |    5.042 | 
     | inc_add_160_46_7/g172/B  |   ^   | Product5_out1_1[12]   | HAHDX0    | -0.014 |   5.065 |    5.028 | 
     | inc_add_160_46_7/g172/S  |   ^   | n_796                 | HAHDX0    |  0.128 |   5.193 |    5.156 | 
     | g2548/AN                 |   ^   | n_796                 | NO2I1HDX1 |  0.000 |   5.193 |    5.156 | 
     | g2548/Q                  |   ^   | n_244                 | NO2I1HDX1 |  0.100 |   5.293 |    5.257 | 
     | Product5_out1_2_reg[0]/D |   ^   | n_244                 | DFRQHDX1  |  0.000 |   5.293 |    5.257 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.037 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.040 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.078 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.081 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.136 | 
     | clk__L3_I1/A             |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.139 | 
     | clk__L3_I1/Q             |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.206 | 
     | clk__L4_I5/A             |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.210 | 
     | clk__L4_I5/Q             |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.283 | 
     | Product5_out1_2_reg[0]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.249 |    0.285 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Out1_reg[0]/C 
Endpoint:   Out1_reg[0]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.262
  Arrival Time                  5.309
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.047 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.045 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |   -0.014 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.037 |   -0.010 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.076 |    0.029 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.077 |    0.029 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.126 |    0.078 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.128 |    0.080 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.058 |   0.185 |    0.138 | 
     | Sum10_out3_reg[0]/C      |   ^   | clk__L4_N6             | SDFRQHDX2 | 0.003 |   0.189 |    0.141 | 
     | Sum10_out3_reg[0]/Q      |   ^   | Sum10_out3[0]          | SDFRQHDX2 | 0.241 |   0.430 |    0.383 | 
     | FE_PHC19_Sum10_out3_0_/A |   ^   | Sum10_out3[0]          | DLY8HDX1  | 0.000 |   0.430 |    0.383 | 
     | FE_PHC19_Sum10_out3_0_/Q |   ^   | FE_PHN19_Sum10_out3_0_ | DLY8HDX1  | 4.741 |   5.171 |    5.124 | 
     | g2664/AN                 |   ^   | FE_PHN19_Sum10_out3_0_ | NO2I1HDX1 | 0.000 |   5.171 |    5.124 | 
     | g2664/Q                  |   ^   | n_128                  | NO2I1HDX1 | 0.138 |   5.309 |    5.262 | 
     | Out1_reg[0]/D            |   ^   | n_128                  | DFRQHDX1  | 0.000 |   5.309 |    5.262 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.047 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.050 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.089 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.094 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.150 | 
     | clk__L3_I2/A  |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.104 |    0.152 | 
     | clk__L3_I2/Q  |   v   | clk__L3_N2 | INHDX12  | 0.068 |   0.173 |    0.220 | 
     | clk__L4_I6/A  |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.175 |    0.223 | 
     | clk__L4_I6/Q  |   ^   | clk__L4_N6 | INHDX12  | 0.073 |   0.249 |    0.296 | 
     | Out1_reg[0]/C |   ^   | clk__L4_N6 | DFRQHDX1 | 0.005 |   0.254 |    0.301 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Sum9_out1_reg[0]/C 
Endpoint:   Sum9_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.256
  Arrival Time                  5.306
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    |  Delay | Arrival | Required | 
     |                    |       |                 |           |        |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+--------+---------+----------| 
     | clk                |   ^   | clk             |           |        |   0.000 |   -0.050 | 
     | clk__L1_I0/A       |   ^   | clk             | INHDX12   |  0.002 |   0.002 |   -0.048 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0      | INHDX12   |  0.032 |   0.034 |   -0.016 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0      | INHDX12   |  0.004 |   0.037 |   -0.012 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1      | INHDX12   |  0.039 |   0.076 |    0.026 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1      | INHDX12   |  0.001 |   0.077 |    0.027 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2      | INHDX12   |  0.049 |   0.126 |    0.076 | 
     | clk__L4_I8/A       |   v   | clk__L3_N2      | INHDX12   |  0.001 |   0.127 |    0.077 | 
     | clk__L4_I8/Q       |   ^   | clk__L4_N8      | INHDX12   |  0.056 |   0.183 |    0.133 | 
     | Sum8_out1_reg[0]/C |   ^   | clk__L4_N8      | DFRQHDX1  |  0.004 |   0.187 |    0.137 | 
     | Sum8_out1_reg[0]/Q |   ^   | Sum8_out1[0]    | DFRQHDX1  |  0.218 |   0.404 |    0.355 | 
     | g2133/AN           |   ^   | Sum8_out1[0]    | NO2I1HDX0 |  0.000 |   0.404 |    0.355 | 
     | g2133/Q            |   ^   | n_342           | NO2I1HDX0 |  0.194 |   0.598 |    0.548 | 
     | FE_PHC100_n_342/A  |   ^   | n_342           | DLY8HDX1  | -0.009 |   0.589 |    0.539 | 
     | FE_PHC100_n_342/Q  |   ^   | FE_PHN100_n_342 | DLY8HDX1  |  4.732 |   5.321 |    5.271 | 
     | Sum9_out1_reg[0]/D |   ^   | FE_PHN100_n_342 | DFRQHDX1  | -0.015 |   5.306 |    5.256 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.050 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.053 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.091 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.096 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.153 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.104 |    0.154 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.068 |   0.173 |    0.223 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.173 |    0.223 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.071 |   0.244 |    0.293 | 
     | Sum9_out1_reg[0]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.005 |   0.249 |    0.299 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Sum10_out3_reg[1]/C 
Endpoint:   Sum10_out3_reg[1]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[1]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.222
  Arrival Time                  5.279
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.057 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.055 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |   -0.024 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.037 |   -0.020 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.076 |    0.019 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.077 |    0.019 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.126 |    0.069 | 
     | clk__L4_I6/A              |   v   | clk__L3_N2              | INHDX12   | 0.002 |   0.128 |    0.070 | 
     | clk__L4_I6/Q              |   ^   | clk__L4_N6              | INHDX12   | 0.058 |   0.185 |    0.128 | 
     | Sum10_out3_reg[1]/C       |   ^   | clk__L4_N6              | SDFRQHDX4 | 0.003 |   0.189 |    0.131 | 
     | Sum10_out3_reg[1]/Q       |   ^   | Sum10_out3[1]           | SDFRQHDX4 | 0.271 |   0.460 |    0.402 | 
     | FE_PHC20_Sum10_out3_1_/A  |   ^   | Sum10_out3[1]           | DLY8HDX1  | 0.000 |   0.460 |    0.402 | 
     | FE_PHC20_Sum10_out3_1_/Q  |   ^   | FE_PHN20_Sum10_out3_1_  | DLY8HDX1  | 4.730 |   5.189 |    5.132 | 
     | FE_PHC515_Sum10_out3_1_/A |   ^   | FE_PHN20_Sum10_out3_1_  | BUHDX1    | 0.000 |   5.189 |    5.132 | 
     | FE_PHC515_Sum10_out3_1_/Q |   ^   | FE_PHN515_Sum10_out3_1_ | BUHDX1    | 0.090 |   5.279 |    5.222 | 
     | Sum10_out3_reg[1]/SD      |   ^   | FE_PHN515_Sum10_out3_1_ | SDFRQHDX4 | 0.000 |   5.279 |    5.222 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.057 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.060 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.099 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.104 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.056 |   0.103 |    0.160 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.104 |    0.162 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.068 |   0.173 |    0.230 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.175 |    0.233 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.073 |   0.249 |    0.306 | 
     | Sum10_out3_reg[1]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.004 |   0.253 |    0.311 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Sum4_out1_reg[16]/C 
Endpoint:   Sum4_out1_reg[16]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[13]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.257
  Arrival Time                  5.319
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                      |   Cell    |  Delay | Arrival | Required | 
     |                                                |       |                                              |           |        |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------------+-----------+--------+---------+----------| 
     | clk                                            |   ^   | clk                                          |           |        |   0.000 |   -0.062 | 
     | clk__L1_I0/A                                   |   ^   | clk                                          | INHDX12   |  0.002 |   0.002 |   -0.060 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.032 |   0.034 |   -0.028 | 
     | clk__L2_I0/A                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.002 |   0.036 |   -0.026 | 
     | clk__L2_I0/Q                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.037 |   0.074 |    0.011 | 
     | clk__L3_I1/A                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.002 |   0.075 |    0.013 | 
     | clk__L3_I1/Q                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.048 |   0.123 |    0.061 | 
     | clk__L4_I3/A                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.005 |   0.128 |    0.066 | 
     | clk__L4_I3/Q                                   |   ^   | clk__L4_N3                                   | INHDX12   |  0.057 |   0.185 |    0.123 | 
     | Sum3_out1_reg[13]/C                            |   ^   | clk__L4_N3                                   | DFRQHDX1  |  0.002 |   0.187 |    0.125 | 
     | Sum3_out1_reg[13]/Q                            |   ^   | Sum3_out1[13]                                | DFRQHDX1  |  0.256 |   0.443 |    0.381 | 
     | add_100_36/g461/B                              |   ^   | Sum3_out1[13]                                | FAHDX0    | -0.005 |   0.438 |    0.376 | 
     | add_100_36/g461/S                              |   ^   | Sum4_add_temp[13]                            | FAHDX0    |  0.204 |   0.642 |    0.580 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/A |   ^   | Sum4_add_temp[13]                            | DLY1HDX1  | -0.005 |   0.637 |    0.575 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/Q |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | DLY1HDX1  |  0.608 |   1.245 |    1.183 | 
     | inc_add_127_42_2/g128/B                        |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | HAHDX0    | -0.003 |   1.241 |    1.179 | 
     | inc_add_127_42_2/g128/CO                       |   ^   | inc_add_127_42_2/n_24                        | HAHDX0    |  0.139 |   1.381 |    1.318 | 
     | inc_add_127_42_2/g127/A                        |   ^   | inc_add_127_42_2/n_24                        | HAHDX0    |  0.000 |   1.381 |    1.318 | 
     | inc_add_127_42_2/g127/CO                       |   ^   | inc_add_127_42_2/n_26                        | HAHDX0    |  0.145 |   1.526 |    1.463 | 
     | inc_add_127_42_2/g126/A                        |   ^   | inc_add_127_42_2/n_26                        | HAHDX0    |  0.000 |   1.526 |    1.463 | 
     | inc_add_127_42_2/g126/CO                       |   ^   | inc_add_127_42_2/n_28                        | HAHDX0    |  0.148 |   1.674 |    1.612 | 
     | inc_add_127_42_2/g125/A                        |   ^   | inc_add_127_42_2/n_28                        | HAHDX0    |  0.000 |   1.674 |    1.612 | 
     | inc_add_127_42_2/g125/CO                       |   ^   | inc_add_127_42_2/n_30                        | HAHDX0    |  0.140 |   1.814 |    1.752 | 
     | inc_add_127_42_2/g124/A                        |   ^   | inc_add_127_42_2/n_30                        | HAHDX0    |  0.000 |   1.814 |    1.752 | 
     | inc_add_127_42_2/g124/S                        |   ^   | n_1009                                       | HAHDX0    |  0.189 |   2.003 |    1.940 | 
     | FE_PHC415_n_1009/A                             |   ^   | n_1009                                       | DLY1HDX1  | -0.010 |   1.993 |    1.931 | 
     | FE_PHC415_n_1009/Q                             |   ^   | FE_PHN458_n_1009                             | DLY1HDX1  |  0.674 |   2.667 |    2.604 | 
     | FE_PHC467_n_1009/A                             |   ^   | FE_PHN458_n_1009                             | BUHDX12   | -0.013 |   2.654 |    2.592 | 
     | FE_PHC467_n_1009/Q                             |   ^   | FE_PHN467_n_1009                             | BUHDX12   |  0.075 |   2.729 |    2.666 | 
     | FE_PHC485_n_1009/A                             |   ^   | FE_PHN467_n_1009                             | BUHDX0    |  0.000 |   2.729 |    2.666 | 
     | FE_PHC485_n_1009/Q                             |   ^   | FE_PHN485_n_1009                             | BUHDX0    |  0.074 |   2.803 |    2.741 | 
     | FE_PHC458_n_1009/A                             |   ^   | FE_PHN485_n_1009                             | BUHDX0    |  0.000 |   2.803 |    2.741 | 
     | FE_PHC458_n_1009/Q                             |   ^   | FE_PHN415_n_1009                             | BUHDX0    |  0.097 |   2.900 |    2.838 | 
     | FE_PHC281_n_1009/A                             |   ^   | FE_PHN415_n_1009                             | DLY4HDX1  |  0.000 |   2.900 |    2.838 | 
     | FE_PHC281_n_1009/Q                             |   ^   | FE_PHN281_n_1009                             | DLY4HDX1  |  2.312 |   5.212 |    5.150 | 
     | g2473/AN                                       |   ^   | FE_PHN281_n_1009                             | NO2I1HDX1 |  0.000 |   5.212 |    5.150 | 
     | g2473/Q                                        |   ^   | n_319                                        | NO2I1HDX1 |  0.107 |   5.319 |    5.257 | 
     | Sum4_out1_reg[16]/D                            |   ^   | n_319                                        | DFRQHDX1  |  0.000 |   5.319 |    5.257 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.062 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.065 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.104 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.107 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.162 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.165 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.231 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.235 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.308 | 
     | Sum4_out1_reg[16]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.249 |    0.311 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Sum4_out1_reg[9]/C 
Endpoint:   Sum4_out1_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[9]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.247
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.234
  Arrival Time                  5.297
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |                Net                |   Cell    |  Delay | Arrival | Required | 
     |                                     |       |                                   |           |        |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------------+-----------+--------+---------+----------| 
     | clk                                 |   ^   | clk                               |           |        |   0.000 |   -0.063 | 
     | clk__L1_I0/A                        |   ^   | clk                               | INHDX12   |  0.002 |   0.002 |   -0.061 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                        | INHDX12   |  0.032 |   0.034 |   -0.029 | 
     | clk__L2_I0/A                        |   v   | clk__L1_N0                        | INHDX12   |  0.002 |   0.036 |   -0.027 | 
     | clk__L2_I0/Q                        |   ^   | clk__L2_N0                        | INHDX12   |  0.037 |   0.073 |    0.011 | 
     | clk__L3_I1/A                        |   ^   | clk__L2_N0                        | INHDX12   |  0.002 |   0.075 |    0.012 | 
     | clk__L3_I1/Q                        |   v   | clk__L3_N1                        | INHDX12   |  0.048 |   0.123 |    0.061 | 
     | clk__L4_I3/A                        |   v   | clk__L3_N1                        | INHDX12   |  0.005 |   0.128 |    0.065 | 
     | clk__L4_I3/Q                        |   ^   | clk__L4_N3                        | INHDX12   |  0.057 |   0.185 |    0.122 | 
     | Sum3_out1_reg[9]/C                  |   ^   | clk__L4_N3                        | DFRQHDX1  |  0.001 |   0.186 |    0.124 | 
     | Sum3_out1_reg[9]/Q                  |   ^   | Sum3_out1[9]                      | DFRQHDX1  |  0.228 |   0.415 |    0.352 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/A |   ^   | Sum3_out1[9]                      | BUHDX2    |  0.000 |   0.415 |    0.352 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/Q |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | BUHDX2    |  0.074 |   0.489 |    0.426 | 
     | add_100_36/g465/B                   |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | FAHDX0    |  0.000 |   0.489 |    0.426 | 
     | add_100_36/g465/S                   |   ^   | Sum4_add_temp[9]                  | FAHDX0    |  0.188 |   0.676 |    0.614 | 
     | inc_add_127_42_2/g132/B             |   ^   | Sum4_add_temp[9]                  | HAHDX0    |  0.000 |   0.676 |    0.614 | 
     | inc_add_127_42_2/g132/CO            |   ^   | inc_add_127_42_2/n_16             | HAHDX0    |  0.142 |   0.818 |    0.755 | 
     | inc_add_127_42_2/g131/A             |   ^   | inc_add_127_42_2/n_16             | HAHDX0    |  0.000 |   0.818 |    0.755 | 
     | inc_add_127_42_2/g131/S             |   v   | n_1016                            | HAHDX0    |  0.203 |   1.021 |    0.958 | 
     | FE_PHC396_n_1016/A                  |   v   | n_1016                            | DLY2HDX1  | -0.004 |   1.017 |    0.954 | 
     | FE_PHC396_n_1016/Q                  |   v   | FE_PHN396_n_1016                  | DLY2HDX1  |  1.192 |   2.209 |    2.146 | 
     | FE_PHC442_n_1016/A                  |   v   | FE_PHN396_n_1016                  | DLY1HDX1  | -0.026 |   2.184 |    2.121 | 
     | FE_PHC442_n_1016/Q                  |   v   | FE_PHN442_n_1016                  | DLY1HDX1  |  0.571 |   2.755 |    2.692 | 
     | FE_PHC464_n_1016/A                  |   v   | FE_PHN442_n_1016                  | BUHDX0    |  0.000 |   2.755 |    2.692 | 
     | FE_PHC464_n_1016/Q                  |   v   | FE_PHN464_n_1016                  | BUHDX0    |  0.100 |   2.854 |    2.792 | 
     | FE_PHC289_n_1016/A                  |   v   | FE_PHN464_n_1016                  | DLY4HDX1  |  0.000 |   2.854 |    2.792 | 
     | FE_PHC289_n_1016/Q                  |   v   | FE_PHN289_n_1016                  | DLY4HDX1  |  2.282 |   5.137 |    5.074 | 
     | g2719/AN                            |   v   | FE_PHN289_n_1016                  | NO2I1HDX1 |  0.000 |   5.137 |    5.074 | 
     | g2719/Q                             |   v   | n_73                              | NO2I1HDX1 |  0.160 |   5.297 |    5.234 | 
     | Sum4_out1_reg[9]/D                  |   v   | n_73                              | DFRQHDX1  |  0.000 |   5.297 |    5.234 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.063 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.066 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.104 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.108 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.162 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.165 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.232 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.236 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.309 | 
     | Sum4_out1_reg[9]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.001 |   0.247 |    0.310 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Product1_out1_2_reg[5]/C 
Endpoint:   Product1_out1_2_reg[5]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[18]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.326
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.063 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.061 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.029 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.037 |   -0.026 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.076 |    0.013 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.001 |   0.077 |    0.014 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.127 |    0.064 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.130 |    0.067 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.059 |   0.189 |    0.126 | 
     | Product1_out1_1_reg[18]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.001 |   0.191 |    0.127 | 
     | Product1_out1_1_reg[18]/Q |   ^   | Product1_out1_1[18] | DFRQHDX1  | 0.222 |   0.412 |    0.349 | 
     | g2032/B                   |   ^   | Product1_out1_1[18] | HAHDX0    | 0.000 |   0.412 |    0.349 | 
     | g2032/S                   |   ^   | n_442               | HAHDX0    | 0.112 |   0.524 |    0.461 | 
     | g2027/AN                  |   ^   | n_442               | NO2I1HDX1 | 0.000 |   0.524 |    0.461 | 
     | g2027/Q                   |   ^   | n_447               | NO2I1HDX1 | 0.110 |   0.634 |    0.571 | 
     | FE_PHC101_n_447/A         |   ^   | n_447               | DLY8HDX1  | 0.000 |   0.634 |    0.571 | 
     | FE_PHC101_n_447/Q         |   ^   | FE_PHN101_n_447     | DLY8HDX1  | 4.692 |   5.326 |    5.263 | 
     | Product1_out1_2_reg[5]/D  |   ^   | FE_PHN101_n_447     | DFRQHDX1  | 0.000 |   5.326 |    5.263 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.063 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.066 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.105 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.110 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.166 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.169 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.237 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.241 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.317 | 
     | Product1_out1_2_reg[5]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.256 |    0.319 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Product1_out1_1_reg[5]/C 
Endpoint:   Product1_out1_1_reg[5]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: In11_reg[5]/Q            (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.261
  Arrival Time                  5.325
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell    |  Delay | Arrival | Required | 
     |                          |       |                   |           |        |  Time   |   Time   | 
     |--------------------------+-------+-------------------+-----------+--------+---------+----------| 
     | clk                      |   ^   | clk               |           |        |  -0.000 |   -0.063 | 
     | clk__L1_I0/A             |   ^   | clk               | INHDX12   |  0.002 |   0.002 |   -0.061 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0        | INHDX12   |  0.032 |   0.034 |   -0.030 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0        | INHDX12   |  0.004 |   0.037 |   -0.026 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1        | INHDX12   |  0.039 |   0.076 |    0.013 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1        | INHDX12   |  0.001 |   0.077 |    0.014 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3        | INHDX12   |  0.050 |   0.127 |    0.064 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3        | INHDX12   |  0.004 |   0.131 |    0.067 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9        | INHDX12   |  0.056 |   0.187 |    0.124 | 
     | In11_reg[5]/C            |   ^   | clk__L4_N9        | DFRQHDX2  |  0.003 |   0.190 |    0.127 | 
     | In11_reg[5]/Q            |   ^   | In11[5]           | DFRQHDX2  |  0.227 |   0.417 |    0.354 | 
     | FE_PHC427_In11_5_/A      |   ^   | In11[5]           | BUHDX0    |  0.000 |   0.417 |    0.354 | 
     | FE_PHC427_In11_5_/Q      |   ^   | FE_PHN427_In11_5_ | BUHDX0    |  0.075 |   0.493 |    0.429 | 
     | FE_PHC376_In11_5_/A      |   ^   | FE_PHN427_In11_5_ | DLY1HDX0  |  0.000 |   0.493 |    0.429 | 
     | FE_PHC376_In11_5_/Q      |   ^   | FE_PHN376_In11_5_ | DLY1HDX0  |  0.659 |   1.151 |    1.088 | 
     | FE_PHC495_In11_5_/A      |   ^   | FE_PHN376_In11_5_ | DLY4HDX1  | -0.014 |   1.137 |    1.073 | 
     | FE_PHC495_In11_5_/Q      |   ^   | FE_PHN495_In11_5_ | DLY4HDX1  |  2.581 |   3.718 |    3.654 | 
     | FE_PHC57_In11_5_/A       |   ^   | FE_PHN495_In11_5_ | BUHDX2    | -0.008 |   3.710 |    3.647 | 
     | FE_PHC57_In11_5_/Q       |   ^   | FE_PHN57_In11_5_  | BUHDX2    |  0.717 |   4.427 |    4.363 | 
     | const_mul_156_38/g1292/B |   ^   | FE_PHN57_In11_5_  | FAHDX0    |  0.002 |   4.429 |    4.365 | 
     | const_mul_156_38/g1292/S |   ^   | n_737             | FAHDX0    |  0.208 |   4.636 |    4.573 | 
     | FE_PHC445_n_737/A        |   ^   | n_737             | DLY1HDX1  |  0.000 |   4.636 |    4.573 | 
     | FE_PHC445_n_737/Q        |   ^   | FE_PHN445_n_737   | DLY1HDX1  |  0.582 |   5.219 |    5.156 | 
     | g2462/AN                 |   ^   | FE_PHN445_n_737   | NO2I1HDX1 |  0.000 |   5.219 |    5.156 | 
     | g2462/Q                  |   ^   | n_330             | NO2I1HDX1 |  0.106 |   5.325 |    5.261 | 
     | Product1_out1_1_reg[5]/D |   ^   | n_330             | DFRQHDX1  |  0.000 |   5.325 |    5.261 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.063 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.066 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.105 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.110 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.166 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.169 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.237 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.239 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.314 | 
     | Product1_out1_1_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.002 |   0.253 |    0.317 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Product1_out1_2_reg[6]/C 
Endpoint:   Product1_out1_2_reg[6]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[19]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.327
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.064 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.062 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.030 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.037 |   -0.027 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.076 |    0.012 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.001 |   0.077 |    0.013 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.127 |    0.063 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.131 |    0.067 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.056 |   0.187 |    0.123 | 
     | Product1_out1_1_reg[19]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.002 |   0.189 |    0.125 | 
     | Product1_out1_1_reg[19]/Q |   ^   | Product1_out1_1[19] | DFRQHDX1  | 0.223 |   0.412 |    0.348 | 
     | g2017/B                   |   ^   | Product1_out1_1[19] | HAHDX0    | 0.000 |   0.412 |    0.348 | 
     | g2017/S                   |   ^   | n_457               | HAHDX0    | 0.113 |   0.525 |    0.461 | 
     | g2012/AN                  |   ^   | n_457               | NO2I1HDX1 | 0.000 |   0.525 |    0.461 | 
     | g2012/Q                   |   ^   | n_462               | NO2I1HDX1 | 0.106 |   0.631 |    0.567 | 
     | FE_PHC104_n_462/A         |   ^   | n_462               | DLY8HDX1  | 0.000 |   0.631 |    0.567 | 
     | FE_PHC104_n_462/Q         |   ^   | FE_PHN104_n_462     | DLY8HDX1  | 4.696 |   5.327 |    5.263 | 
     | Product1_out1_2_reg[6]/D  |   ^   | FE_PHN104_n_462     | DFRQHDX1  | 0.000 |   5.327 |    5.263 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.064 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.067 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.106 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.111 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.167 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.170 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.238 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.242 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.318 | 
     | Product1_out1_2_reg[6]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.256 |    0.320 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Sum4_out1_reg[7]/C 
Endpoint:   Sum4_out1_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[8]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.248
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.235
  Arrival Time                  5.310
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net        |   Cell    |  Delay | Arrival | Required | 
     |                         |       |                  |           |        |  Time   |   Time   | 
     |-------------------------+-------+------------------+-----------+--------+---------+----------| 
     | clk                     |   ^   | clk              |           |        |   0.000 |   -0.075 | 
     | clk__L1_I0/A            |   ^   | clk              | INHDX12   |  0.002 |   0.002 |   -0.073 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0       | INHDX12   |  0.032 |   0.034 |   -0.041 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0       | INHDX12   |  0.002 |   0.036 |   -0.039 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0       | INHDX12   |  0.037 |   0.073 |   -0.002 | 
     | clk__L3_I1/A            |   ^   | clk__L2_N0       | INHDX12   |  0.002 |   0.075 |   -0.000 | 
     | clk__L3_I1/Q            |   v   | clk__L3_N1       | INHDX12   |  0.048 |   0.123 |    0.048 | 
     | clk__L4_I4/A            |   v   | clk__L3_N1       | INHDX12   |  0.004 |   0.127 |    0.052 | 
     | clk__L4_I4/Q            |   ^   | clk__L4_N4       | INHDX12   |  0.058 |   0.184 |    0.109 | 
     | Sum3_out1_reg[8]/C      |   ^   | clk__L4_N4       | DFRQHDX1  |  0.002 |   0.187 |    0.112 | 
     | Sum3_out1_reg[8]/Q      |   ^   | Sum3_out1[8]     | DFRQHDX1  |  0.239 |   0.426 |    0.350 | 
     | add_100_36/g466/B       |   ^   | Sum3_out1[8]     | FAHDX0    |  0.000 |   0.426 |    0.350 | 
     | add_100_36/g466/S       |   ^   | Sum4_add_temp[8] | FAHDX0    |  0.186 |   0.612 |    0.537 | 
     | inc_add_127_42_2/g133/B |   ^   | Sum4_add_temp[8] | HAHDX0    | -0.006 |   0.606 |    0.531 | 
     | inc_add_127_42_2/g133/S |   v   | n_1018           | HAHDX0    |  0.200 |   0.806 |    0.731 | 
     | FE_PHC391_n_1018/A      |   v   | n_1018           | DLY4HDX0  |  0.000 |   0.806 |    0.731 | 
     | FE_PHC391_n_1018/Q      |   v   | FE_PHN391_n_1018 | DLY4HDX0  |  2.006 |   2.812 |    2.737 | 
     | FE_PHC282_n_1018/A      |   v   | FE_PHN391_n_1018 | DLY4HDX1  |  0.000 |   2.812 |    2.737 | 
     | FE_PHC282_n_1018/Q      |   v   | FE_PHN282_n_1018 | DLY4HDX1  |  2.340 |   5.153 |    5.077 | 
     | g2718/AN                |   v   | FE_PHN282_n_1018 | NO2I1HDX1 |  0.000 |   5.153 |    5.077 | 
     | g2718/Q                 |   v   | n_74             | NO2I1HDX1 |  0.157 |   5.310 |    5.235 | 
     | Sum4_out1_reg[7]/D      |   v   | n_74             | DFRQHDX1  |  0.000 |   5.310 |    5.235 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.075 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.078 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.116 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.120 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.175 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.178 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.244 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.248 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.321 | 
     | Sum4_out1_reg[7]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.248 |    0.323 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Product1_out1_2_reg[4]/C 
Endpoint:   Product1_out1_2_reg[4]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[17]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.341
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.077 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.075 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.044 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.037 |   -0.040 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.076 |   -0.001 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.001 |   0.077 |    0.000 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.127 |    0.050 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.130 |    0.053 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.059 |   0.189 |    0.112 | 
     | Product1_out1_1_reg[17]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.001 |   0.191 |    0.113 | 
     | Product1_out1_1_reg[17]/Q |   ^   | Product1_out1_1[17] | DFRQHDX1  | 0.222 |   0.413 |    0.335 | 
     | g2047/B                   |   ^   | Product1_out1_1[17] | HAHDX0    | 0.000 |   0.413 |    0.335 | 
     | g2047/S                   |   ^   | n_427               | HAHDX0    | 0.118 |   0.531 |    0.454 | 
     | g2042/AN                  |   ^   | n_427               | NO2I1HDX1 | 0.000 |   0.531 |    0.454 | 
     | g2042/Q                   |   ^   | n_432               | NO2I1HDX1 | 0.111 |   0.642 |    0.564 | 
     | FE_PHC105_n_432/A         |   ^   | n_432               | DLY8HDX1  | 0.000 |   0.642 |    0.564 | 
     | FE_PHC105_n_432/Q         |   ^   | FE_PHN105_n_432     | DLY8HDX1  | 4.699 |   5.341 |    5.263 | 
     | Product1_out1_2_reg[4]/D  |   ^   | FE_PHN105_n_432     | DFRQHDX1  | 0.000 |   5.341 |    5.263 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.077 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.080 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.119 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.124 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.180 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.183 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.251 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.255 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.331 | 
     | Product1_out1_2_reg[4]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.256 |    0.333 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Sum5_out1_reg[0]/C 
Endpoint:   Sum5_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product5_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.256
  Arrival Time                  5.338
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |       |                              |           |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                          |           |       |   0.000 |   -0.082 | 
     | clk__L1_I0/A                   |   ^   | clk                          | INHDX12   | 0.002 |   0.002 |   -0.080 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0                   | INHDX12   | 0.032 |   0.034 |   -0.048 | 
     | clk__L2_I0/A                   |   v   | clk__L1_N0                   | INHDX12   | 0.002 |   0.036 |   -0.045 | 
     | clk__L2_I0/Q                   |   ^   | clk__L2_N0                   | INHDX12   | 0.037 |   0.073 |   -0.008 | 
     | clk__L3_I1/A                   |   ^   | clk__L2_N0                   | INHDX12   | 0.002 |   0.075 |   -0.007 | 
     | clk__L3_I1/Q                   |   v   | clk__L3_N1                   | INHDX12   | 0.048 |   0.123 |    0.042 | 
     | clk__L4_I5/A                   |   v   | clk__L3_N1                   | INHDX12   | 0.003 |   0.126 |    0.044 | 
     | clk__L4_I5/Q                   |   ^   | clk__L4_N5                   | INHDX12   | 0.057 |   0.183 |    0.101 | 
     | Product5_out1_2_reg[0]/C       |   ^   | clk__L4_N5                   | DFRQHDX1  | 0.002 |   0.185 |    0.103 | 
     | Product5_out1_2_reg[0]/Q       |   ^   | Product5_out1_2[0]           | DFRQHDX1  | 0.226 |   0.410 |    0.329 | 
     | FE_PHC517_Product5_out1_2_0_/A |   ^   | Product5_out1_2[0]           | BUHDX2    | 0.000 |   0.410 |    0.329 | 
     | FE_PHC517_Product5_out1_2_0_/Q |   ^   | FE_PHN517_Product5_out1_2_0_ | BUHDX2    | 0.067 |   0.477 |    0.396 | 
     | g2131/AN                       |   ^   | FE_PHN517_Product5_out1_2_0_ | NO2I1HDX0 | 0.000 |   0.477 |    0.396 | 
     | g2131/Q                        |   ^   | n_344                        | NO2I1HDX0 | 0.150 |   0.627 |    0.545 | 
     | FE_PHC97_n_344/A               |   ^   | n_344                        | DLY8HDX1  | 0.000 |   0.627 |    0.545 | 
     | FE_PHC97_n_344/Q               |   ^   | FE_PHN97_n_344               | DLY8HDX1  | 4.711 |   5.338 |    5.256 | 
     | Sum5_out1_reg[0]/D             |   ^   | FE_PHN97_n_344               | DFRQHDX1  | 0.000 |   5.338 |    5.256 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.082 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.085 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.123 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.126 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.181 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.184 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.251 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.255 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.328 | 
     | Sum5_out1_reg[0]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.249 |    0.330 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Sum6_out1_reg[22]/C 
Endpoint:   Sum6_out1_reg[22]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.262
  Arrival Time                  5.345
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                         |   ^   | clk                       |           |       |   0.000 |   -0.082 | 
     | clk__L1_I0/A                |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |   -0.080 | 
     | clk__L1_I0/Q                |   v   | clk__L1_N0                | INHDX12   | 0.032 |   0.034 |   -0.048 | 
     | clk__L2_I0/A                |   v   | clk__L1_N0                | INHDX12   | 0.002 |   0.036 |   -0.046 | 
     | clk__L2_I0/Q                |   ^   | clk__L2_N0                | INHDX12   | 0.037 |   0.074 |   -0.009 | 
     | clk__L3_I0/A                |   ^   | clk__L2_N0                | INHDX12   | 0.001 |   0.075 |   -0.007 | 
     | clk__L3_I0/Q                |   v   | clk__L3_N0                | INHDX12   | 0.050 |   0.125 |    0.042 | 
     | clk__L4_I2/A                |   v   | clk__L3_N0                | INHDX12   | 0.004 |   0.128 |    0.046 | 
     | clk__L4_I2/Q                |   ^   | clk__L4_N2                | INHDX12   | 0.058 |   0.187 |    0.104 | 
     | Sum5_out1_reg[21]/C         |   ^   | clk__L4_N2                | DFRQHDX1  | 0.004 |   0.190 |    0.108 | 
     | Sum5_out1_reg[21]/Q         |   ^   | Sum5_out1[21]             | DFRQHDX1  | 0.247 |   0.437 |    0.354 | 
     | add_129_32/g526/B           |   ^   | Sum5_out1[21]             | CAGHDX1   | 0.000 |   0.437 |    0.354 | 
     | add_129_32/g526/CO          |   ^   | add_129_32/FE_PHN93_n_964 | CAGHDX1   | 0.119 |   0.555 |    0.473 | 
     | add_129_32/FE_PHC93_n_964/A |   ^   | add_129_32/FE_PHN93_n_964 | DLY8HDX1  | 0.000 |   0.555 |    0.473 | 
     | add_129_32/FE_PHC93_n_964/Q |   ^   | n_964                     | DLY8HDX1  | 4.681 |   5.237 |    5.154 | 
     | g2701/AN                    |   ^   | n_964                     | NO2I1HDX1 | 0.000 |   5.237 |    5.154 | 
     | g2701/Q                     |   ^   | n_91                      | NO2I1HDX1 | 0.108 |   5.345 |    5.262 | 
     | Sum6_out1_reg[22]/D         |   ^   | n_91                      | DFRQHDX1  | 0.000 |   5.345 |    5.262 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.082 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.085 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.124 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.127 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.182 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.102 |    0.184 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.068 |   0.171 |    0.253 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.176 |    0.258 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.074 |   0.250 |    0.332 | 
     | Sum6_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.254 |    0.336 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Product10_out1_2_reg[1]/C 
Endpoint:   Product10_out1_2_reg[1]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: In11_reg[5]/Q             (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.250
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.238
  Arrival Time                  5.322
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |          Net          |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                       |           |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                   |           |        |  -0.000 |   -0.084 | 
     | clk__L1_I0/A              |   ^   | clk                   | INHDX12   |  0.002 |   0.002 |   -0.082 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0            | INHDX12   |  0.032 |   0.034 |   -0.051 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0            | INHDX12   |  0.004 |   0.037 |   -0.047 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1            | INHDX12   |  0.039 |   0.076 |   -0.008 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1            | INHDX12   |  0.001 |   0.077 |   -0.007 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3            | INHDX12   |  0.050 |   0.127 |    0.043 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3            | INHDX12   |  0.004 |   0.131 |    0.046 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9            | INHDX12   |  0.056 |   0.187 |    0.103 | 
     | In11_reg[5]/C             |   ^   | clk__L4_N9            | DFRQHDX2  |  0.003 |   0.190 |    0.106 | 
     | In11_reg[5]/Q             |   ^   | In11[5]               | DFRQHDX2  |  0.227 |   0.417 |    0.333 | 
     | FE_PHC427_In11_5_/A       |   ^   | In11[5]               | BUHDX0    |  0.000 |   0.417 |    0.333 | 
     | FE_PHC427_In11_5_/Q       |   ^   | FE_PHN427_In11_5_     | BUHDX0    |  0.075 |   0.492 |    0.408 | 
     | FE_PHC376_In11_5_/A       |   ^   | FE_PHN427_In11_5_     | DLY1HDX0  |  0.000 |   0.492 |    0.408 | 
     | FE_PHC376_In11_5_/Q       |   ^   | FE_PHN376_In11_5_     | DLY1HDX0  |  0.659 |   1.151 |    1.067 | 
     | FE_PHC495_In11_5_/A       |   ^   | FE_PHN376_In11_5_     | DLY4HDX1  | -0.014 |   1.137 |    1.052 | 
     | FE_PHC495_In11_5_/Q       |   ^   | FE_PHN495_In11_5_     | DLY4HDX1  |  2.581 |   3.718 |    3.633 | 
     | FE_PHC57_In11_5_/A        |   ^   | FE_PHN495_In11_5_     | BUHDX2    | -0.008 |   3.710 |    3.626 | 
     | FE_PHC57_In11_5_/Q        |   ^   | FE_PHN57_In11_5_      | BUHDX2    |  0.717 |   4.427 |    4.342 | 
     | const_mul_97_45/g1593/B   |   ^   | FE_PHN57_In11_5_      | FAHDX0    |  0.016 |   4.442 |    4.358 | 
     | const_mul_97_45/g1593/S   |   ^   | const_mul_97_45/n_63  | FAHDX0    |  0.238 |   4.680 |    4.596 | 
     | const_mul_97_45/g1567/CI  |   ^   | const_mul_97_45/n_63  | FAHDX0    |  0.000 |   4.680 |    4.596 | 
     | const_mul_97_45/g1567/CO  |   ^   | const_mul_97_45/n_106 | FAHDX0    |  0.180 |   4.860 |    4.776 | 
     | const_mul_97_45/g1550/B   |   ^   | const_mul_97_45/n_106 | FAHDX0    |  0.000 |   4.860 |    4.776 | 
     | const_mul_97_45/g1550/S   |   ^   | const_mul_97_45/n_132 | FAHDX0    |  0.162 |   5.023 |    4.938 | 
     | const_mul_97_45/g1549/A   |   ^   | const_mul_97_45/n_132 | INHDX1    |  0.000 |   5.023 |    4.938 | 
     | const_mul_97_45/g1549/Q   |   v   | Product10_out1_1[13]  | INHDX1    |  0.045 |   5.068 |    4.983 | 
     | g2094/B                   |   v   | Product10_out1_1[13]  | HAHDX0    |  0.000 |   5.068 |    4.983 | 
     | g2094/S                   |   v   | n_378                 | HAHDX0    |  0.155 |   5.222 |    5.138 | 
     | g2091/AN                  |   v   | n_378                 | NO2I1HDX1 |  0.000 |   5.222 |    5.138 | 
     | g2091/Q                   |   v   | n_383                 | NO2I1HDX1 |  0.100 |   5.322 |    5.238 | 
     | Product10_out1_2_reg[1]/D |   v   | n_383                 | DFRQHDX1  |  0.000 |   5.322 |    5.238 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.084 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.087 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.126 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.131 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.187 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.104 |    0.189 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2 | INHDX12  | 0.068 |   0.173 |    0.257 | 
     | clk__L4_I6/A              |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.175 |    0.260 | 
     | clk__L4_I6/Q              |   ^   | clk__L4_N6 | INHDX12  | 0.073 |   0.249 |    0.333 | 
     | Product10_out1_2_reg[1]/C |   ^   | clk__L4_N6 | DFRQHDX1 | 0.001 |   0.250 |    0.334 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Sum3_out1_reg[0]/C 
Endpoint:   Sum3_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.250
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.258
  Arrival Time                  5.342
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |       |                              |           |       |  Time   |   Time   | 
     |--------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                          |           |       |   0.000 |   -0.084 | 
     | clk__L1_I0/A                   |   ^   | clk                          | INHDX12   | 0.002 |   0.002 |   -0.082 | 
     | clk__L1_I0/Q                   |   v   | clk__L1_N0                   | INHDX12   | 0.032 |   0.034 |   -0.051 | 
     | clk__L2_I0/A                   |   v   | clk__L1_N0                   | INHDX12   | 0.002 |   0.036 |   -0.048 | 
     | clk__L2_I0/Q                   |   ^   | clk__L2_N0                   | INHDX12   | 0.037 |   0.074 |   -0.011 | 
     | clk__L3_I1/A                   |   ^   | clk__L2_N0                   | INHDX12   | 0.002 |   0.075 |   -0.009 | 
     | clk__L3_I1/Q                   |   v   | clk__L3_N1                   | INHDX12   | 0.048 |   0.123 |    0.039 | 
     | clk__L4_I5/A                   |   v   | clk__L3_N1                   | INHDX12   | 0.003 |   0.126 |    0.042 | 
     | clk__L4_I5/Q                   |   ^   | clk__L4_N5                   | INHDX12   | 0.057 |   0.183 |    0.098 | 
     | Product3_out1_2_reg[0]/C       |   ^   | clk__L4_N5                   | DFRQHDX1  | 0.001 |   0.184 |    0.100 | 
     | Product3_out1_2_reg[0]/Q       |   ^   | FE_PHN516_Product3_out1_2_0_ | DFRQHDX1  | 0.221 |   0.405 |    0.321 | 
     | FE_PHC516_Product3_out1_2_0_/A |   ^   | FE_PHN516_Product3_out1_2_0_ | BUHDX1    | 0.000 |   0.405 |    0.321 | 
     | FE_PHC516_Product3_out1_2_0_/Q |   ^   | Product3_out1_2[0]           | BUHDX1    | 0.078 |   0.483 |    0.399 | 
     | g2130/AN                       |   ^   | Product3_out1_2[0]           | NO2I1HDX0 | 0.000 |   0.483 |    0.399 | 
     | g2130/Q                        |   ^   | n_345                        | NO2I1HDX0 | 0.149 |   0.632 |    0.547 | 
     | FE_PHC96_n_345/A               |   ^   | n_345                        | DLY8HDX1  | 0.000 |   0.632 |    0.547 | 
     | FE_PHC96_n_345/Q               |   ^   | FE_PHN96_n_345               | DLY8HDX1  | 4.710 |   5.342 |    5.258 | 
     | Sum3_out1_reg[0]/D             |   ^   | FE_PHN96_n_345               | DFRQHDX1  | 0.000 |   5.342 |    5.258 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.084 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.087 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.126 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.129 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.184 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.187 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.253 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.174 |    0.258 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.073 |   0.247 |    0.332 | 
     | Sum3_out1_reg[0]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.003 |   0.250 |    0.335 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Sum10_out3_reg[16]/C 
Endpoint:   Sum10_out3_reg[16]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[16]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.251
+ Hold                         -0.030
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.221
  Arrival Time                  5.306
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk                      |           |       |   0.000 |   -0.085 | 
     | clk__L1_I0/A               |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |   -0.083 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0               | INHDX12   | 0.032 |   0.034 |   -0.051 | 
     | clk__L2_I0/A               |   v   | clk__L1_N0               | INHDX12   | 0.002 |   0.036 |   -0.048 | 
     | clk__L2_I0/Q               |   ^   | clk__L2_N0               | INHDX12   | 0.037 |   0.074 |   -0.011 | 
     | clk__L3_I0/A               |   ^   | clk__L2_N0               | INHDX12   | 0.001 |   0.075 |   -0.010 | 
     | clk__L3_I0/Q               |   v   | clk__L3_N0               | INHDX12   | 0.050 |   0.125 |    0.040 | 
     | clk__L4_I2/A               |   v   | clk__L3_N0               | INHDX12   | 0.004 |   0.128 |    0.044 | 
     | clk__L4_I2/Q               |   ^   | clk__L4_N2               | INHDX12   | 0.058 |   0.187 |    0.102 | 
     | Sum10_out3_reg[16]/C       |   ^   | clk__L4_N2               | SDFRQHDX4 | 0.001 |   0.188 |    0.103 | 
     | Sum10_out3_reg[16]/Q       |   ^   | Sum10_out3[16]           | SDFRQHDX4 | 0.271 |   0.459 |    0.374 | 
     | FE_PHC61_Sum10_out3_16_/A  |   ^   | Sum10_out3[16]           | DLY8HDX1  | 0.000 |   0.459 |    0.374 | 
     | FE_PHC61_Sum10_out3_16_/Q  |   ^   | FE_PHN61_Sum10_out3_16_  | DLY8HDX1  | 4.770 |   5.229 |    5.144 | 
     | FE_PHC509_Sum10_out3_16_/A |   ^   | FE_PHN61_Sum10_out3_16_  | BUHDX8    | 0.000 |   5.229 |    5.144 | 
     | FE_PHC509_Sum10_out3_16_/Q |   ^   | FE_PHN509_Sum10_out3_16_ | BUHDX8    | 0.077 |   5.306 |    5.221 | 
     | Sum10_out3_reg[16]/SD      |   ^   | FE_PHN509_Sum10_out3_16_ | SDFRQHDX4 | 0.000 |   5.306 |    5.221 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.085 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.088 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.126 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.045 |    0.129 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.055 |   0.100 |    0.184 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.102 |    0.187 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.068 |   0.171 |    0.255 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.005 |   0.176 |    0.260 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.074 |   0.250 |    0.334 | 
     | Sum10_out3_reg[16]/C |   ^   | clk__L4_N2 | SDFRQHDX4 | 0.002 |   0.251 |    0.336 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Sum3_out1_reg[1]/C 
Endpoint:   Sum3_out1_reg[1]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[1]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.250
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.258
  Arrival Time                  5.344
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |   -0.086 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | INHDX12   | 0.002 |   0.002 |   -0.084 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | INHDX12   | 0.032 |   0.034 |   -0.053 | 
     | clk__L2_I0/A                             |   v   | clk__L1_N0                             | INHDX12   | 0.002 |   0.036 |   -0.050 | 
     | clk__L2_I0/Q                             |   ^   | clk__L2_N0                             | INHDX12   | 0.037 |   0.073 |   -0.013 | 
     | clk__L3_I1/A                             |   ^   | clk__L2_N0                             | INHDX12   | 0.002 |   0.075 |   -0.011 | 
     | clk__L3_I1/Q                             |   v   | clk__L3_N1                             | INHDX12   | 0.048 |   0.123 |    0.037 | 
     | clk__L4_I5/A                             |   v   | clk__L3_N1                             | INHDX12   | 0.003 |   0.126 |    0.040 | 
     | clk__L4_I5/Q                             |   ^   | clk__L4_N5                             | INHDX12   | 0.057 |   0.183 |    0.096 | 
     | Product3_out1_2_reg[1]/C                 |   ^   | clk__L4_N5                             | DFRQHDX1  | 0.002 |   0.184 |    0.098 | 
     | Product3_out1_2_reg[1]/Q                 |   ^   | Product3_out1_2[1]                     | DFRQHDX1  | 0.222 |   0.406 |    0.319 | 
     | add_126_35/FE_PHC39_Product3_out1_2_1_/A |   ^   | Product3_out1_2[1]                     | DLY8HDX1  | 0.000 |   0.406 |    0.319 | 
     | add_126_35/FE_PHC39_Product3_out1_2_1_/Q |   ^   | add_126_35/FE_PHN39_Product3_out1_2_1_ | DLY8HDX1  | 4.696 |   5.102 |    5.016 | 
     | add_126_35/g388/A                        |   ^   | add_126_35/FE_PHN39_Product3_out1_2_1_ | HAHDX0    | 0.000 |   5.102 |    5.016 | 
     | add_126_35/g388/S                        |   ^   | n_703                                  | HAHDX0    | 0.142 |   5.245 |    5.158 | 
     | g2496/AN                                 |   ^   | n_703                                  | NO2I1HDX1 | 0.000 |   5.245 |    5.158 | 
     | g2496/Q                                  |   ^   | n_296                                  | NO2I1HDX1 | 0.100 |   5.344 |    5.258 | 
     | Sum3_out1_reg[1]/D                       |   ^   | n_296                                  | DFRQHDX1  | 0.000 |   5.344 |    5.258 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.086 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.089 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.128 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.131 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.186 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.189 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.255 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.174 |    0.260 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.073 |   0.247 |    0.334 | 
     | Sum3_out1_reg[1]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.002 |   0.250 |    0.336 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.261
  Arrival Time                  5.348
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                     |       |                |           |       |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk            |           |       |   0.000 |   -0.088 | 
     | clk__L1_I0/A        |   ^   | clk            | INHDX12   | 0.002 |   0.002 |   -0.085 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0     | INHDX12   | 0.032 |   0.034 |   -0.054 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0     | INHDX12   | 0.002 |   0.036 |   -0.051 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0     | INHDX12   | 0.037 |   0.073 |   -0.014 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0     | INHDX12   | 0.001 |   0.075 |   -0.013 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0     | INHDX12   | 0.050 |   0.125 |    0.037 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0     | INHDX12   | 0.004 |   0.128 |    0.041 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2     | INHDX12   | 0.058 |   0.186 |    0.099 | 
     | Sum5_out1_reg[21]/C |   ^   | clk__L4_N2     | DFRQHDX1  | 0.004 |   0.190 |    0.102 | 
     | Sum5_out1_reg[21]/Q |   ^   | Sum5_out1[21]  | DFRQHDX1  | 0.247 |   0.437 |    0.349 | 
     | add_129_32/g2/A     |   ^   | Sum5_out1[21]  | EO3HDX1   | 0.000 |   0.437 |    0.349 | 
     | add_129_32/g2/Q     |   ^   | n_965          | EO3HDX1   | 0.111 |   0.548 |    0.460 | 
     | g2753/AN            |   ^   | n_965          | NO2I1HDX1 | 0.000 |   0.548 |    0.460 | 
     | g2753/Q             |   ^   | FE_PHN107_n_39 | NO2I1HDX1 | 0.107 |   0.655 |    0.568 | 
     | FE_PHC107_n_39/A    |   ^   | FE_PHN107_n_39 | DLY8HDX1  | 0.000 |   0.655 |    0.568 | 
     | FE_PHC107_n_39/Q    |   ^   | n_39           | DLY8HDX1  | 4.693 |   5.348 |    5.261 | 
     | Sum6_out1_reg[21]/D |   ^   | n_39           | DFRQHDX1  | 0.000 |   5.348 |    5.261 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.088 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.091 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.129 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.132 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.187 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.102 |    0.190 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.068 |   0.171 |    0.258 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.176 |    0.263 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.074 |   0.250 |    0.337 | 
     | Sum6_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.253 |    0.341 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Sum6_out1_reg[10]/C 
Endpoint:   Sum6_out1_reg[10]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[10]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.250
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.258
  Arrival Time                  5.346
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                     |       |                 |           |       |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk             |           |       |   0.000 |   -0.088 | 
     | clk__L1_I0/A        |   ^   | clk             | INHDX12   | 0.002 |   0.002 |   -0.086 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0      | INHDX12   | 0.032 |   0.034 |   -0.054 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0      | INHDX12   | 0.002 |   0.036 |   -0.052 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0      | INHDX12   | 0.037 |   0.073 |   -0.015 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0      | INHDX12   | 0.001 |   0.075 |   -0.013 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0      | INHDX12   | 0.050 |   0.125 |    0.037 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0      | INHDX12   | 0.003 |   0.128 |    0.040 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1      | INHDX12   | 0.057 |   0.185 |    0.097 | 
     | Sum5_out1_reg[10]/C |   ^   | clk__L4_N1      | DFRQHDX1  | 0.001 |   0.186 |    0.098 | 
     | Sum5_out1_reg[10]/Q |   ^   | Sum5_out1[10]   | DFRQHDX1  | 0.234 |   0.419 |    0.331 | 
     | add_129_32/g539/B   |   ^   | Sum5_out1[10]   | FAHDX0    | 0.000 |   0.419 |    0.331 | 
     | add_129_32/g539/S   |   ^   | n_976           | FAHDX0    | 0.132 |   0.552 |    0.464 | 
     | g2659/AN            |   ^   | n_976           | NO2I1HDX1 | 0.000 |   0.552 |    0.464 | 
     | g2659/Q             |   ^   | n_133           | NO2I1HDX1 | 0.108 |   0.659 |    0.571 | 
     | FE_PHC139_n_133/A   |   ^   | n_133           | DLY8HDX1  | 0.000 |   0.659 |    0.571 | 
     | FE_PHC139_n_133/Q   |   ^   | FE_PHN139_n_133 | DLY8HDX1  | 4.686 |   5.346 |    5.258 | 
     | Sum6_out1_reg[10]/D |   ^   | FE_PHN139_n_133 | DFRQHDX1  | 0.000 |   5.346 |    5.258 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.088 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.091 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.129 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.133 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.188 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.102 |    0.190 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.068 |   0.171 |    0.259 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.175 |    0.263 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.074 |   0.249 |    0.337 | 
     | Sum6_out1_reg[10]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.250 |    0.338 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Sum4_out1_reg[12]/C 
Endpoint:   Sum4_out1_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[13]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.248
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.235
  Arrival Time                  5.324
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                      |   Cell    |  Delay | Arrival | Required | 
     |                                                |       |                                              |           |        |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------------+-----------+--------+---------+----------| 
     | clk                                            |   ^   | clk                                          |           |        |   0.000 |   -0.089 | 
     | clk__L1_I0/A                                   |   ^   | clk                                          | INHDX12   |  0.002 |   0.002 |   -0.087 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.032 |   0.034 |   -0.055 | 
     | clk__L2_I0/A                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.002 |   0.036 |   -0.053 | 
     | clk__L2_I0/Q                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.037 |   0.073 |   -0.016 | 
     | clk__L3_I1/A                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.002 |   0.075 |   -0.014 | 
     | clk__L3_I1/Q                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.048 |   0.123 |    0.034 | 
     | clk__L4_I3/A                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.005 |   0.128 |    0.039 | 
     | clk__L4_I3/Q                                   |   ^   | clk__L4_N3                                   | INHDX12   |  0.057 |   0.185 |    0.096 | 
     | Sum3_out1_reg[13]/C                            |   ^   | clk__L4_N3                                   | DFRQHDX1  |  0.002 |   0.187 |    0.098 | 
     | Sum3_out1_reg[13]/Q                            |   ^   | Sum3_out1[13]                                | DFRQHDX1  |  0.256 |   0.443 |    0.354 | 
     | add_100_36/g461/B                              |   ^   | Sum3_out1[13]                                | FAHDX0    | -0.005 |   0.438 |    0.349 | 
     | add_100_36/g461/S                              |   ^   | Sum4_add_temp[13]                            | FAHDX0    |  0.204 |   0.642 |    0.553 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/A |   ^   | Sum4_add_temp[13]                            | DLY1HDX1  | -0.005 |   0.637 |    0.548 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/Q |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | DLY1HDX1  |  0.608 |   1.245 |    1.156 | 
     | inc_add_127_42_2/g128/B                        |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | HAHDX0    | -0.003 |   1.241 |    1.152 | 
     | inc_add_127_42_2/g128/S                        |   v   | n_1013                                       | HAHDX0    |  0.245 |   1.486 |    1.397 | 
     | FE_PHC456_n_1013/A                             |   v   | n_1013                                       | BUHDX8    | -0.016 |   1.471 |    1.381 | 
     | FE_PHC456_n_1013/Q                             |   v   | FE_PHN466_n_1013                             | BUHDX8    |  0.101 |   1.571 |    1.482 | 
     | FE_PHC466_n_1013/A                             |   v   | FE_PHN466_n_1013                             | BUHDX2    |  0.000 |   1.571 |    1.482 | 
     | FE_PHC466_n_1013/Q                             |   v   | FE_PHN456_n_1013                             | BUHDX2    |  0.095 |   1.666 |    1.577 | 
     | FE_PHC392_n_1013/A                             |   v   | FE_PHN456_n_1013                             | DLY2HDX1  | -0.002 |   1.664 |    1.575 | 
     | FE_PHC392_n_1013/Q                             |   v   | FE_PHN392_n_1013                             | DLY2HDX1  |  1.172 |   2.836 |    2.747 | 
     | FE_PHC290_n_1013/A                             |   v   | FE_PHN392_n_1013                             | DLY4HDX1  | -0.013 |   2.823 |    2.734 | 
     | FE_PHC290_n_1013/Q                             |   v   | FE_PHN290_n_1013                             | DLY4HDX1  |  2.339 |   5.162 |    5.073 | 
     | g2744/AN                                       |   v   | FE_PHN290_n_1013                             | NO2I1HDX1 |  0.000 |   5.162 |    5.073 | 
     | g2744/Q                                        |   v   | n_48                                         | NO2I1HDX1 |  0.161 |   5.324 |    5.235 | 
     | Sum4_out1_reg[12]/D                            |   v   | n_48                                         | DFRQHDX1  |  0.000 |   5.324 |    5.235 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.089 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.092 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.131 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.134 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.189 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.192 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.258 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.262 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.335 | 
     | Sum4_out1_reg[12]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.248 |    0.337 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Sum5_out1_reg[1]/C 
Endpoint:   Sum5_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum4_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.257
  Arrival Time                  5.346
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |           |       |  -0.000 |   -0.090 | 
     | clk__L1_I0/A                       |   ^   | clk                              | INHDX12   | 0.002 |   0.002 |   -0.088 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | INHDX12   | 0.032 |   0.034 |   -0.056 | 
     | clk__L2_I0/A                       |   v   | clk__L1_N0                       | INHDX12   | 0.002 |   0.036 |   -0.054 | 
     | clk__L2_I0/Q                       |   ^   | clk__L2_N0                       | INHDX12   | 0.037 |   0.073 |   -0.016 | 
     | clk__L3_I1/A                       |   ^   | clk__L2_N0                       | INHDX12   | 0.002 |   0.075 |   -0.015 | 
     | clk__L3_I1/Q                       |   v   | clk__L3_N1                       | INHDX12   | 0.048 |   0.123 |    0.033 | 
     | clk__L4_I4/A                       |   v   | clk__L3_N1                       | INHDX12   | 0.004 |   0.127 |    0.037 | 
     | clk__L4_I4/Q                       |   ^   | clk__L4_N4                       | INHDX12   | 0.058 |   0.184 |    0.095 | 
     | Sum4_out1_reg[0]/C                 |   ^   | clk__L4_N4                       | DFRQHDX1  | 0.004 |   0.188 |    0.098 | 
     | Sum4_out1_reg[0]/Q                 |   ^   | Sum4_out1[0]                     | DFRQHDX1  | 0.228 |   0.417 |    0.327 | 
     | add_128_36/FE_PHC32_Sum4_out1_0_/A |   ^   | Sum4_out1[0]                     | DLY8HDX1  | 0.000 |   0.417 |    0.327 | 
     | add_128_36/FE_PHC32_Sum4_out1_0_/Q |   ^   | add_128_36/FE_PHN32_Sum4_out1_0_ | DLY8HDX1  | 4.695 |   5.111 |    5.022 | 
     | add_128_36/g513/B                  |   ^   | add_128_36/FE_PHN32_Sum4_out1_0_ | HAHDX0    | 0.000 |   5.111 |    5.022 | 
     | add_128_36/g513/S                  |   ^   | n_1007                           | HAHDX0    | 0.133 |   5.244 |    5.154 | 
     | g2750/AN                           |   ^   | n_1007                           | NO2I1HDX1 | 0.000 |   5.244 |    5.154 | 
     | g2750/Q                            |   ^   | n_42                             | NO2I1HDX1 | 0.102 |   5.346 |    5.257 | 
     | Sum5_out1_reg[1]/D                 |   ^   | n_42                             | DFRQHDX1  | 0.000 |   5.346 |    5.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.090 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.093 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.131 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.135 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.189 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.192 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.259 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.263 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.336 | 
     | Sum5_out1_reg[1]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.249 |    0.338 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Out1_reg[1]/C 
Endpoint:   Out1_reg[1]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.262
  Arrival Time                  5.352
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.090 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.088 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |   -0.057 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.037 |   -0.053 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.076 |   -0.014 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.077 |   -0.014 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.126 |    0.035 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.128 |    0.037 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.058 |   0.185 |    0.095 | 
     | Sum10_out3_reg[0]/C      |   ^   | clk__L4_N6             | SDFRQHDX2 | 0.003 |   0.189 |    0.098 | 
     | Sum10_out3_reg[0]/Q      |   ^   | Sum10_out3[0]          | SDFRQHDX2 | 0.241 |   0.430 |    0.340 | 
     | FE_PHC19_Sum10_out3_0_/A |   ^   | Sum10_out3[0]          | DLY8HDX1  | 0.000 |   0.430 |    0.340 | 
     | FE_PHC19_Sum10_out3_0_/Q |   ^   | FE_PHN19_Sum10_out3_0_ | DLY8HDX1  | 4.741 |   5.171 |    5.081 | 
     | g2459/B                  |   ^   | FE_PHN19_Sum10_out3_0_ | EN2HDX0   | 0.000 |   5.171 |    5.081 | 
     | g2459/Q                  |   v   | n_333                  | EN2HDX0   | 0.089 |   5.260 |    5.169 | 
     | g2126/A                  |   v   | n_333                  | NO2HDX1   | 0.000 |   5.260 |    5.169 | 
     | g2126/Q                  |   ^   | n_349                  | NO2HDX1   | 0.093 |   5.352 |    5.262 | 
     | Out1_reg[1]/D            |   ^   | n_349                  | DFRQHDX1  | 0.000 |   5.352 |    5.262 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.090 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.093 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.132 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.137 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.193 | 
     | clk__L3_I2/A  |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.104 |    0.195 | 
     | clk__L3_I2/Q  |   v   | clk__L3_N2 | INHDX12  | 0.068 |   0.173 |    0.263 | 
     | clk__L4_I6/A  |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.175 |    0.266 | 
     | clk__L4_I6/Q  |   ^   | clk__L4_N6 | INHDX12  | 0.073 |   0.249 |    0.339 | 
     | Out1_reg[1]/C |   ^   | clk__L4_N6 | DFRQHDX1 | 0.005 |   0.254 |    0.345 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Product8_out1_2_reg[7]/C 
Endpoint:   Product8_out1_2_reg[7]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.334
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.091 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.091 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.576 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.576 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.148 | 
     | g2619/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.018 |   5.257 |    5.166 | 
     | g2619/Q                  |   v   | n_173          | NO2I1HDX1 | 0.078 |   5.334 |    5.243 | 
     | Product8_out1_2_reg[7]/D |   v   | n_173          | DFRQHDX1  | 0.000 |   5.334 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.091 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.094 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.132 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.137 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.194 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.196 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.265 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.266 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.342 | 
     | Product8_out1_2_reg[7]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.256 |    0.346 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Sum6_out1_reg[18]/C 
Endpoint:   Sum6_out1_reg[18]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[18]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.262
  Arrival Time                  5.353
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                         |   ^   | clk                       |           |       |   0.000 |   -0.091 | 
     | clk__L1_I0/A                |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |   -0.089 | 
     | clk__L1_I0/Q                |   v   | clk__L1_N0                | INHDX12   | 0.032 |   0.034 |   -0.057 | 
     | clk__L2_I0/A                |   v   | clk__L1_N0                | INHDX12   | 0.002 |   0.036 |   -0.055 | 
     | clk__L2_I0/Q                |   ^   | clk__L2_N0                | INHDX12   | 0.037 |   0.074 |   -0.018 | 
     | clk__L3_I0/A                |   ^   | clk__L2_N0                | INHDX12   | 0.001 |   0.075 |   -0.016 | 
     | clk__L3_I0/Q                |   v   | clk__L3_N0                | INHDX12   | 0.050 |   0.125 |    0.033 | 
     | clk__L4_I1/A                |   v   | clk__L3_N0                | INHDX12   | 0.003 |   0.128 |    0.037 | 
     | clk__L4_I1/Q                |   ^   | clk__L4_N1                | INHDX12   | 0.057 |   0.185 |    0.094 | 
     | Sum5_out1_reg[18]/C         |   ^   | clk__L4_N1                | DFRQHDX1  | 0.002 |   0.187 |    0.095 | 
     | Sum5_out1_reg[18]/Q         |   ^   | Sum5_out1[18]             | DFRQHDX1  | 0.234 |   0.420 |    0.329 | 
     | add_129_32/g531/B           |   ^   | Sum5_out1[18]             | FAHDX0    | 0.000 |   0.420 |    0.329 | 
     | add_129_32/g531/S           |   ^   | add_129_32/FE_PHN73_n_968 | FAHDX0    | 0.132 |   0.552 |    0.461 | 
     | add_129_32/FE_PHC73_n_968/A |   ^   | add_129_32/FE_PHN73_n_968 | DLY8HDX1  | 0.000 |   0.552 |    0.461 | 
     | add_129_32/FE_PHC73_n_968/Q |   ^   | n_968                     | DLY8HDX1  | 4.688 |   5.240 |    5.149 | 
     | g2479/AN                    |   ^   | n_968                     | NO2I1HDX1 | 0.000 |   5.240 |    5.149 | 
     | g2479/Q                     |   ^   | n_313                     | NO2I1HDX1 | 0.113 |   5.353 |    5.262 | 
     | Sum6_out1_reg[18]/D         |   ^   | n_313                     | DFRQHDX1  | 0.000 |   5.353 |    5.262 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.091 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.094 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.133 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.136 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.191 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.102 |    0.193 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.068 |   0.171 |    0.262 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.005 |   0.176 |    0.267 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.074 |   0.250 |    0.341 | 
     | Sum6_out1_reg[18]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.253 |    0.345 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Product8_out1_2_reg[6]/C 
Endpoint:   Product8_out1_2_reg[6]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.337
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.094 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.094 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.573 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.573 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.145 | 
     | g2649/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.022 |   5.261 |    5.167 | 
     | g2649/Q                  |   v   | n_143          | NO2I1HDX1 | 0.076 |   5.337 |    5.243 | 
     | Product8_out1_2_reg[6]/D |   v   | n_143          | DFRQHDX1  | 0.000 |   5.337 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.094 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.097 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.135 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.140 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.197 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.200 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.268 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.269 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.345 | 
     | Product8_out1_2_reg[6]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.256 |    0.350 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Product1_out1_2_reg[1]/C 
Endpoint:   Product1_out1_2_reg[1]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[14]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.360
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                     |           |        |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                 |           |        |   0.000 |   -0.097 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   |  0.002 |   0.002 |   -0.095 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   |  0.032 |   0.034 |   -0.063 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   |  0.004 |   0.037 |   -0.059 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   |  0.039 |   0.076 |   -0.021 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   |  0.001 |   0.077 |   -0.019 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   |  0.050 |   0.127 |    0.030 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   |  0.003 |   0.130 |    0.033 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   |  0.059 |   0.189 |    0.092 | 
     | Product1_out1_1_reg[14]/C |   ^   | clk__L4_N10         | DFRQHDX1  |  0.002 |   0.191 |    0.094 | 
     | Product1_out1_1_reg[14]/Q |   ^   | Product1_out1_1[14] | DFRQHDX1  |  0.228 |   0.419 |    0.322 | 
     | g2092/B                   |   ^   | Product1_out1_1[14] | HAHDX0    |  0.000 |   0.419 |    0.322 | 
     | g2092/S                   |   ^   | n_382               | HAHDX0    |  0.113 |   0.533 |    0.436 | 
     | g2087/AN                  |   ^   | n_382               | NO2I1HDX1 |  0.000 |   0.533 |    0.436 | 
     | g2087/Q                   |   ^   | n_387               | NO2I1HDX1 |  0.122 |   0.655 |    0.558 | 
     | FE_PHC109_n_387/A         |   ^   | n_387               | DLY8HDX1  |  0.000 |   0.655 |    0.558 | 
     | FE_PHC109_n_387/Q         |   ^   | FE_PHN109_n_387     | DLY8HDX1  |  4.709 |   5.364 |    5.267 | 
     | Product1_out1_2_reg[1]/D  |   ^   | FE_PHN109_n_387     | DFRQHDX1  | -0.004 |   5.360 |    5.263 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.097 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.100 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.138 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.143 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.200 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.202 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.271 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.275 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.351 | 
     | Product1_out1_2_reg[1]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.255 |    0.352 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Product1_out1_2_reg[7]/C 
Endpoint:   Product1_out1_2_reg[7]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[20]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.261
  Arrival Time                  5.360
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                     |           |        |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                 |           |        |   0.000 |   -0.099 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   |  0.002 |   0.002 |   -0.097 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   |  0.032 |   0.034 |   -0.065 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   |  0.004 |   0.037 |   -0.061 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   |  0.039 |   0.076 |   -0.023 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   |  0.001 |   0.077 |   -0.021 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   |  0.050 |   0.127 |    0.028 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   |  0.004 |   0.131 |    0.032 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   |  0.056 |   0.187 |    0.088 | 
     | Product1_out1_1_reg[20]/C |   ^   | clk__L4_N9          | DFRQHDX1  |  0.002 |   0.189 |    0.090 | 
     | Product1_out1_1_reg[20]/Q |   ^   | Product1_out1_1[20] | DFRQHDX1  |  0.227 |   0.416 |    0.317 | 
     | g2002/B                   |   ^   | Product1_out1_1[20] | HAHDX0    |  0.000 |   0.416 |    0.317 | 
     | g2002/S                   |   ^   | n_472               | HAHDX0    |  0.112 |   0.528 |    0.429 | 
     | g1997/AN                  |   ^   | n_472               | NO2I1HDX1 |  0.000 |   0.528 |    0.429 | 
     | g1997/Q                   |   ^   | n_477               | NO2I1HDX1 |  0.125 |   0.653 |    0.554 | 
     | FE_PHC106_n_477/A         |   ^   | n_477               | DLY8HDX1  | -0.004 |   0.648 |    0.550 | 
     | FE_PHC106_n_477/Q         |   ^   | FE_PHN106_n_477     | DLY8HDX1  |  4.712 |   5.360 |    5.261 | 
     | Product1_out1_2_reg[7]/D  |   ^   | FE_PHN106_n_477     | DFRQHDX1  |  0.000 |   5.360 |    5.261 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.099 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.102 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.140 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.046 |    0.145 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.202 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.106 |    0.204 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.174 |    0.273 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.005 |   0.179 |    0.278 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.072 |   0.251 |    0.350 | 
     | Product1_out1_2_reg[7]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.254 |    0.352 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Product8_out1_2_reg[3]/C 
Endpoint:   Product8_out1_2_reg[3]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.343
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.100 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.100 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.567 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.567 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.139 | 
     | g2617/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.026 |   5.265 |    5.165 | 
     | g2617/Q                  |   v   | n_175          | NO2I1HDX1 | 0.078 |   5.343 |    5.243 | 
     | Product8_out1_2_reg[3]/D |   v   | n_175          | DFRQHDX1  | 0.000 |   5.343 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.100 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.103 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.141 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.146 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.203 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.205 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.274 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.275 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.351 | 
     | Product8_out1_2_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.255 |    0.355 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Product1_out1_2_reg[0]/C 
Endpoint:   Product1_out1_2_reg[0]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[13]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.363
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                     |           |        |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                 |           |        |   0.000 |   -0.100 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   |  0.002 |   0.002 |   -0.098 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   |  0.032 |   0.034 |   -0.067 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   |  0.004 |   0.037 |   -0.063 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   |  0.039 |   0.076 |   -0.024 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   |  0.001 |   0.077 |   -0.023 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   |  0.050 |   0.127 |    0.027 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   |  0.003 |   0.130 |    0.030 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   |  0.059 |   0.189 |    0.089 | 
     | Product1_out1_1_reg[13]/C |   ^   | clk__L4_N10         | DFRQHDX1  |  0.002 |   0.191 |    0.090 | 
     | Product1_out1_1_reg[13]/Q |   ^   | Product1_out1_1[13] | DFRQHDX1  |  0.225 |   0.415 |    0.315 | 
     | g2108/B                   |   ^   | Product1_out1_1[13] | HAHDX0    |  0.000 |   0.415 |    0.315 | 
     | g2108/S                   |   ^   | n_365               | HAHDX0    |  0.118 |   0.533 |    0.433 | 
     | g2102/AN                  |   ^   | n_365               | NO2I1HDX1 |  0.000 |   0.533 |    0.433 | 
     | g2102/Q                   |   ^   | n_372               | NO2I1HDX1 |  0.133 |   0.666 |    0.566 | 
     | FE_PHC110_n_372/A         |   ^   | n_372               | DLY8HDX1  | -0.010 |   0.656 |    0.556 | 
     | FE_PHC110_n_372/Q         |   ^   | FE_PHN110_n_372     | DLY8HDX1  |  4.707 |   5.363 |    5.263 | 
     | Product1_out1_2_reg[0]/D  |   ^   | FE_PHN110_n_372     | DFRQHDX1  |  0.000 |   5.363 |    5.263 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.100 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.103 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.142 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.147 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.203 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.206 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.274 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.278 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.354 | 
     | Product1_out1_2_reg[0]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.255 |    0.356 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Sum4_out1_reg[17]/C 
Endpoint:   Sum4_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[13]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.249
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.236
  Arrival Time                  5.337
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                      |   Cell    |  Delay | Arrival | Required | 
     |                                                |       |                                              |           |        |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------------+-----------+--------+---------+----------| 
     | clk                                            |   ^   | clk                                          |           |        |   0.000 |   -0.102 | 
     | clk__L1_I0/A                                   |   ^   | clk                                          | INHDX12   |  0.002 |   0.002 |   -0.099 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.032 |   0.034 |   -0.068 | 
     | clk__L2_I0/A                                   |   v   | clk__L1_N0                                   | INHDX12   |  0.002 |   0.036 |   -0.065 | 
     | clk__L2_I0/Q                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.037 |   0.073 |   -0.028 | 
     | clk__L3_I1/A                                   |   ^   | clk__L2_N0                                   | INHDX12   |  0.002 |   0.075 |   -0.027 | 
     | clk__L3_I1/Q                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.048 |   0.123 |    0.022 | 
     | clk__L4_I3/A                                   |   v   | clk__L3_N1                                   | INHDX12   |  0.005 |   0.128 |    0.026 | 
     | clk__L4_I3/Q                                   |   ^   | clk__L4_N3                                   | INHDX12   |  0.057 |   0.185 |    0.084 | 
     | Sum3_out1_reg[13]/C                            |   ^   | clk__L4_N3                                   | DFRQHDX1  |  0.002 |   0.187 |    0.085 | 
     | Sum3_out1_reg[13]/Q                            |   ^   | Sum3_out1[13]                                | DFRQHDX1  |  0.256 |   0.443 |    0.342 | 
     | add_100_36/g461/B                              |   ^   | Sum3_out1[13]                                | FAHDX0    | -0.005 |   0.438 |    0.336 | 
     | add_100_36/g461/S                              |   ^   | Sum4_add_temp[13]                            | FAHDX0    |  0.204 |   0.642 |    0.540 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/A |   ^   | Sum4_add_temp[13]                            | DLY1HDX1  | -0.005 |   0.637 |    0.536 | 
     | inc_add_127_42_2/FE_PHC476_Sum4_add_temp_13_/Q |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | DLY1HDX1  |  0.608 |   1.245 |    1.143 | 
     | inc_add_127_42_2/g128/B                        |   ^   | inc_add_127_42_2/FE_PHN476_Sum4_add_temp_13_ | HAHDX0    | -0.003 |   1.241 |    1.140 | 
     | inc_add_127_42_2/g128/CO                       |   ^   | inc_add_127_42_2/n_24                        | HAHDX0    |  0.139 |   1.380 |    1.279 | 
     | inc_add_127_42_2/g127/A                        |   ^   | inc_add_127_42_2/n_24                        | HAHDX0    |  0.000 |   1.380 |    1.279 | 
     | inc_add_127_42_2/g127/CO                       |   ^   | inc_add_127_42_2/n_26                        | HAHDX0    |  0.145 |   1.526 |    1.424 | 
     | inc_add_127_42_2/g126/A                        |   ^   | inc_add_127_42_2/n_26                        | HAHDX0    |  0.000 |   1.526 |    1.424 | 
     | inc_add_127_42_2/g126/CO                       |   ^   | inc_add_127_42_2/n_28                        | HAHDX0    |  0.148 |   1.674 |    1.572 | 
     | inc_add_127_42_2/g125/A                        |   ^   | inc_add_127_42_2/n_28                        | HAHDX0    |  0.000 |   1.674 |    1.572 | 
     | inc_add_127_42_2/g125/CO                       |   ^   | inc_add_127_42_2/n_30                        | HAHDX0    |  0.140 |   1.814 |    1.712 | 
     | inc_add_127_42_2/g124/A                        |   ^   | inc_add_127_42_2/n_30                        | HAHDX0    |  0.000 |   1.814 |    1.712 | 
     | inc_add_127_42_2/g124/CO                       |   ^   | inc_add_127_42_2/n_32                        | HAHDX0    |  0.138 |   1.952 |    1.851 | 
     | inc_add_127_42_2/g123/B                        |   ^   | inc_add_127_42_2/n_32                        | EO2HDX0   |  0.000 |   1.952 |    1.851 | 
     | inc_add_127_42_2/g123/Q                        |   v   | n_1008                                       | EO2HDX0   |  0.123 |   2.076 |    1.974 | 
     | FE_PHC417_n_1008/A                             |   v   | n_1008                                       | DLY1HDX1  | -0.004 |   2.072 |    1.970 | 
     | FE_PHC417_n_1008/Q                             |   v   | FE_PHN417_n_1008                             | DLY1HDX1  |  0.550 |   2.622 |    2.520 | 
     | FE_PHC457_n_1008/A                             |   v   | FE_PHN417_n_1008                             | BUHDX0    |  0.000 |   2.622 |    2.520 | 
     | FE_PHC457_n_1008/Q                             |   v   | FE_PHN457_n_1008                             | BUHDX0    |  0.112 |   2.734 |    2.633 | 
     | FE_PHC469_n_1008/A                             |   v   | FE_PHN457_n_1008                             | BUHDX0    |  0.000 |   2.734 |    2.633 | 
     | FE_PHC469_n_1008/Q                             |   v   | FE_PHN469_n_1008                             | BUHDX0    |  0.095 |   2.829 |    2.728 | 
     | FE_PHC487_n_1008/A                             |   v   | FE_PHN469_n_1008                             | BUHDX0    |  0.000 |   2.829 |    2.728 | 
     | FE_PHC487_n_1008/Q                             |   v   | FE_PHN487_n_1008                             | BUHDX0    |  0.092 |   2.921 |    2.819 | 
     | FE_PHC305_n_1008/A                             |   v   | FE_PHN487_n_1008                             | DLY4HDX1  |  0.000 |   2.921 |    2.819 | 
     | FE_PHC305_n_1008/Q                             |   v   | FE_PHN305_n_1008                             | DLY4HDX1  |  2.280 |   5.201 |    5.100 | 
     | g2746/AN                                       |   v   | FE_PHN305_n_1008                             | NO2I1HDX1 | -0.019 |   5.182 |    5.080 | 
     | g2746/Q                                        |   v   | n_46                                         | NO2I1HDX1 |  0.156 |   5.337 |    5.236 | 
     | Sum4_out1_reg[17]/D                            |   v   | n_46                                         | DFRQHDX1  |  0.000 |   5.337 |    5.236 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.102 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.105 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.143 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.146 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.201 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.204 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.270 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.274 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.348 | 
     | Sum4_out1_reg[17]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.003 |   0.249 |    0.350 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Sum6_out1_reg[9]/C 
Endpoint:   Sum6_out1_reg[9]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[9]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.246
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.253
  Arrival Time                  5.355
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |   -0.102 | 
     | clk__L1_I0/A       |   ^   | clk             | INHDX12   | 0.002 |   0.002 |   -0.100 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0      | INHDX12   | 0.032 |   0.034 |   -0.068 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0      | INHDX12   | 0.002 |   0.036 |   -0.065 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0      | INHDX12   | 0.037 |   0.074 |   -0.028 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0      | INHDX12   | 0.001 |   0.075 |   -0.027 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0      | INHDX12   | 0.050 |   0.125 |    0.023 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0      | INHDX12   | 0.001 |   0.125 |    0.024 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0      | INHDX12   | 0.058 |   0.183 |    0.081 | 
     | Sum5_out1_reg[9]/C |   ^   | clk__L4_N0      | DFRQHDX1  | 0.001 |   0.184 |    0.082 | 
     | Sum5_out1_reg[9]/Q |   ^   | Sum5_out1[9]    | DFRQHDX1  | 0.237 |   0.421 |    0.319 | 
     | add_129_32/g540/B  |   ^   | Sum5_out1[9]    | FAHDX0    | 0.000 |   0.421 |    0.319 | 
     | add_129_32/g540/S  |   ^   | n_977           | FAHDX0    | 0.134 |   0.555 |    0.453 | 
     | g2476/AN           |   ^   | n_977           | NO2I1HDX1 | 0.000 |   0.555 |    0.453 | 
     | g2476/Q            |   ^   | n_316           | NO2I1HDX1 | 0.110 |   0.665 |    0.563 | 
     | FE_PHC129_n_316/A  |   ^   | n_316           | DLY8HDX1  | 0.000 |   0.665 |    0.563 | 
     | FE_PHC129_n_316/Q  |   ^   | FE_PHN129_n_316 | DLY8HDX1  | 4.691 |   5.355 |    5.253 | 
     | Sum6_out1_reg[9]/D |   ^   | FE_PHN129_n_316 | DFRQHDX1  | 0.000 |   5.355 |    5.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.102 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.105 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.143 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.146 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.201 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.102 |    0.204 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.068 |   0.171 |    0.272 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.001 |   0.172 |    0.273 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.074 |   0.246 |    0.347 | 
     | Sum6_out1_reg[9]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.000 |   0.246 |    0.347 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Product1_out1_2_reg[10]/C 
Endpoint:   Product1_out1_2_reg[10]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[23]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.366
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                     |           |        |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                 |           |        |   0.000 |   -0.103 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   |  0.002 |   0.002 |   -0.101 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   |  0.032 |   0.034 |   -0.069 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   |  0.004 |   0.037 |   -0.066 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   |  0.039 |   0.076 |   -0.027 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   |  0.001 |   0.077 |   -0.026 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   |  0.050 |   0.127 |    0.024 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   |  0.004 |   0.131 |    0.028 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   |  0.056 |   0.187 |    0.084 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk__L4_N9          | DFRQHDX1  |  0.004 |   0.191 |    0.088 | 
     | Product1_out1_1_reg[23]/Q |   ^   | Product1_out1_1[23] | DFRQHDX1  |  0.223 |   0.414 |    0.311 | 
     | g1957/B                   |   ^   | Product1_out1_1[23] | HAHDX0    |  0.000 |   0.414 |    0.311 | 
     | g1957/S                   |   ^   | n_517               | HAHDX0    |  0.121 |   0.535 |    0.431 | 
     | g1952/AN                  |   ^   | n_517               | NO2I1HDX1 |  0.000 |   0.535 |    0.431 | 
     | g1952/Q                   |   ^   | n_522               | NO2I1HDX1 |  0.134 |   0.668 |    0.565 | 
     | FE_PHC103_n_522/A         |   ^   | n_522               | DLY8HDX1  | -0.019 |   0.650 |    0.546 | 
     | FE_PHC103_n_522/Q         |   ^   | FE_PHN103_n_522     | DLY8HDX1  |  4.723 |   5.373 |    5.270 | 
     | Product1_out1_2_reg[10]/D |   ^   | FE_PHN103_n_522     | DFRQHDX1  | -0.007 |   5.366 |    5.263 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.103 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.106 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.145 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.046 |    0.150 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.206 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.106 |    0.209 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.174 |    0.277 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.005 |   0.179 |    0.282 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.072 |   0.251 |    0.354 | 
     | Product1_out1_2_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.256 |    0.359 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Product8_out1_2_reg[4]/C 
Endpoint:   Product8_out1_2_reg[4]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.346
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.104 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.104 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.563 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.563 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.135 | 
     | g2466/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.026 |   5.265 |    5.161 | 
     | g2466/Q                  |   v   | n_326          | NO2I1HDX1 | 0.082 |   5.346 |    5.243 | 
     | Product8_out1_2_reg[4]/D |   v   | n_326          | DFRQHDX1  | 0.000 |   5.346 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.104 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.107 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.145 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.150 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.207 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.209 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.278 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.279 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.355 | 
     | Product8_out1_2_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.255 |    0.359 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Product1_out1_2_reg[2]/C 
Endpoint:   Product1_out1_2_reg[2]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[15]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.262
  Arrival Time                  5.366
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.104 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.102 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.070 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.037 |   -0.066 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.076 |   -0.028 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.001 |   0.077 |   -0.026 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.127 |    0.023 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.130 |    0.026 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.059 |   0.189 |    0.085 | 
     | Product1_out1_1_reg[15]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.002 |   0.191 |    0.087 | 
     | Product1_out1_1_reg[15]/Q |   ^   | Product1_out1_1[15] | DFRQHDX1  | 0.226 |   0.417 |    0.313 | 
     | g2077/B                   |   ^   | Product1_out1_1[15] | HAHDX0    | 0.000 |   0.417 |    0.313 | 
     | g2077/S                   |   ^   | n_397               | HAHDX0    | 0.119 |   0.536 |    0.432 | 
     | g2072/AN                  |   ^   | n_397               | NO2I1HDX1 | 0.000 |   0.536 |    0.432 | 
     | g2072/Q                   |   ^   | n_402               | NO2I1HDX1 | 0.123 |   0.659 |    0.555 | 
     | FE_PHC113_n_402/A         |   ^   | n_402               | DLY8HDX1  | 0.000 |   0.659 |    0.555 | 
     | FE_PHC113_n_402/Q         |   ^   | FE_PHN113_n_402     | DLY8HDX1  | 4.707 |   5.366 |    5.262 | 
     | Product1_out1_2_reg[2]/D  |   ^   | FE_PHN113_n_402     | DFRQHDX1  | 0.000 |   5.366 |    5.262 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.104 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.107 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.145 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.150 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.207 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.209 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.278 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.004 |   0.178 |    0.282 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.076 |   0.254 |    0.358 | 
     | Product1_out1_2_reg[2]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.255 |    0.358 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Product8_out1_2_reg[5]/C 
Endpoint:   Product8_out1_2_reg[5]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.347
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.104 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.104 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.563 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.563 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.135 | 
     | g2618/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.024 |   5.263 |    5.160 | 
     | g2618/Q                  |   v   | n_174          | NO2I1HDX1 | 0.083 |   5.347 |    5.243 | 
     | Product8_out1_2_reg[5]/D |   v   | n_174          | DFRQHDX1  | 0.000 |   5.347 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.104 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.107 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.145 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.150 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.207 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.210 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.278 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.279 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.355 | 
     | Product8_out1_2_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.255 |    0.359 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Product8_out1_2_reg[2]/C 
Endpoint:   Product8_out1_2_reg[2]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.347
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.104 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.104 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.563 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.563 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.135 | 
     | g2616/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.029 |   5.268 |    5.163 | 
     | g2616/Q                  |   v   | n_176          | NO2I1HDX1 | 0.079 |   5.347 |    5.243 | 
     | Product8_out1_2_reg[2]/D |   v   | n_176          | DFRQHDX1  | 0.000 |   5.347 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.104 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.107 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.146 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.151 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.207 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.210 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.278 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.280 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.355 | 
     | Product8_out1_2_reg[2]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.255 |    0.360 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Sum7_out1_reg[1]/C 
Endpoint:   Sum7_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.264
  Arrival Time                  5.369
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |   Cell    |  Delay | Arrival | Required | 
     |                                    |       |                                  |           |        |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-----------+--------+---------+----------| 
     | clk                                |   ^   | clk                              |           |        |  -0.000 |   -0.105 | 
     | clk__L1_I0/A                       |   ^   | clk                              | INHDX12   |  0.002 |   0.002 |   -0.103 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | INHDX12   |  0.032 |   0.034 |   -0.071 | 
     | clk__L2_I0/A                       |   v   | clk__L1_N0                       | INHDX12   |  0.002 |   0.036 |   -0.069 | 
     | clk__L2_I0/Q                       |   ^   | clk__L2_N0                       | INHDX12   |  0.037 |   0.073 |   -0.031 | 
     | clk__L3_I1/A                       |   ^   | clk__L2_N0                       | INHDX12   |  0.002 |   0.075 |   -0.030 | 
     | clk__L3_I1/Q                       |   v   | clk__L3_N1                       | INHDX12   |  0.048 |   0.123 |    0.018 | 
     | clk__L4_I5/A                       |   v   | clk__L3_N1                       | INHDX12   |  0.003 |   0.126 |    0.021 | 
     | clk__L4_I5/Q                       |   ^   | clk__L4_N5                       | INHDX12   |  0.057 |   0.183 |    0.078 | 
     | Sum6_out1_reg[1]/C                 |   ^   | clk__L4_N5                       | DFRQHDX1  |  0.002 |   0.184 |    0.079 | 
     | Sum6_out1_reg[1]/Q                 |   ^   | Sum6_out1[1]                     | DFRQHDX1  |  0.235 |   0.419 |    0.314 | 
     | add_130_32/FE_PHC33_Sum6_out1_1_/A |   ^   | Sum6_out1[1]                     | DLY8HDX1  | -0.004 |   0.415 |    0.310 | 
     | add_130_32/FE_PHC33_Sum6_out1_1_/Q |   ^   | add_130_32/FE_PHN33_Sum6_out1_1_ | DLY8HDX1  |  4.704 |   5.119 |    5.015 | 
     | add_130_32/g538/B                  |   ^   | add_130_32/FE_PHN33_Sum6_out1_1_ | HAHDX0    |  0.000 |   5.119 |    5.015 | 
     | add_130_32/g538/S                  |   ^   | n_963                            | HAHDX0    |  0.141 |   5.260 |    5.155 | 
     | g2709/AN                           |   ^   | n_963                            | NO2I1HDX1 |  0.000 |   5.260 |    5.155 | 
     | g2709/Q                            |   ^   | n_83                             | NO2I1HDX1 |  0.108 |   5.369 |    5.264 | 
     | Sum7_out1_reg[1]/D                 |   ^   | n_83                             | DFRQHDX1  |  0.000 |   5.369 |    5.264 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |    0.105 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.108 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.146 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.151 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.208 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.210 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.279 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.280 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.356 | 
     | Sum7_out1_reg[1]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.256 |    0.360 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Product1_out1_2_reg[9]/C 
Endpoint:   Product1_out1_2_reg[9]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[22]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.263
  Arrival Time                  5.370
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                     |           |        |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                 |           |        |   0.000 |   -0.107 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   |  0.002 |   0.002 |   -0.105 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   |  0.032 |   0.034 |   -0.073 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   |  0.004 |   0.037 |   -0.070 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   |  0.039 |   0.076 |   -0.031 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   |  0.001 |   0.077 |   -0.030 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   |  0.050 |   0.127 |    0.020 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   |  0.004 |   0.131 |    0.024 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   |  0.056 |   0.187 |    0.080 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk__L4_N9          | DFRQHDX1  |  0.004 |   0.191 |    0.084 | 
     | Product1_out1_1_reg[22]/Q |   ^   | Product1_out1_1[22] | DFRQHDX1  |  0.223 |   0.414 |    0.307 | 
     | g1972/B                   |   ^   | Product1_out1_1[22] | HAHDX0    |  0.000 |   0.414 |    0.307 | 
     | g1972/S                   |   ^   | n_502               | HAHDX0    |  0.113 |   0.527 |    0.420 | 
     | g1967/AN                  |   ^   | n_502               | NO2I1HDX1 |  0.000 |   0.527 |    0.420 | 
     | g1967/Q                   |   ^   | n_507               | NO2I1HDX1 |  0.134 |   0.661 |    0.554 | 
     | FE_PHC102_n_507/A         |   ^   | n_507               | DLY8HDX1  | -0.006 |   0.655 |    0.548 | 
     | FE_PHC102_n_507/Q         |   ^   | FE_PHN102_n_507     | DLY8HDX1  |  4.715 |   5.370 |    5.263 | 
     | Product1_out1_2_reg[9]/D  |   ^   | FE_PHN102_n_507     | DFRQHDX1  |  0.000 |   5.370 |    5.263 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.107 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.110 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.148 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.046 |    0.153 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.210 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.106 |    0.213 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.174 |    0.281 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.005 |   0.179 |    0.286 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.072 |   0.251 |    0.358 | 
     | Product1_out1_2_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.256 |    0.363 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Sum10_out3_reg[5]/C 
Endpoint:   Sum10_out3_reg[5]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[5]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.252
+ Hold                         -0.030
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.221
  Arrival Time                  5.334
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |           |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |           |        |   0.000 |   -0.112 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   |  0.002 |   0.002 |   -0.110 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   |  0.032 |   0.034 |   -0.079 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   |  0.004 |   0.037 |   -0.075 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   |  0.039 |   0.076 |   -0.036 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   |  0.001 |   0.077 |   -0.036 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   |  0.049 |   0.126 |    0.013 | 
     | clk__L4_I7/A              |   v   | clk__L3_N2              | INHDX12   |  0.000 |   0.126 |    0.014 | 
     | clk__L4_I7/Q              |   ^   | clk__L4_N7              | INHDX12   |  0.056 |   0.182 |    0.069 | 
     | Sum10_out3_reg[5]/C       |   ^   | clk__L4_N7              | SDFRQHDX4 |  0.006 |   0.188 |    0.075 | 
     | Sum10_out3_reg[5]/Q       |   ^   | Sum10_out3[5]           | SDFRQHDX4 |  0.274 |   0.461 |    0.349 | 
     | FE_PHC24_Sum10_out3_5_/A  |   ^   | Sum10_out3[5]           | DLY8HDX1  |  0.000 |   0.461 |    0.349 | 
     | FE_PHC24_Sum10_out3_5_/Q  |   ^   | FE_PHN24_Sum10_out3_5_  | DLY8HDX1  |  4.802 |   5.263 |    5.151 | 
     | FE_PHC514_Sum10_out3_5_/A |   ^   | FE_PHN24_Sum10_out3_5_  | BUHDX12   | -0.007 |   5.256 |    5.143 | 
     | FE_PHC514_Sum10_out3_5_/Q |   ^   | FE_PHN514_Sum10_out3_5_ | BUHDX12   |  0.078 |   5.334 |    5.221 | 
     | Sum10_out3_reg[5]/SD      |   ^   | FE_PHN514_Sum10_out3_5_ | SDFRQHDX4 |  0.000 |   5.334 |    5.221 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.112 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.115 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.038 |   0.041 |    0.154 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.159 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.056 |   0.103 |    0.215 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.104 |    0.217 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.068 |   0.173 |    0.285 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.173 |    0.286 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.071 |   0.244 |    0.356 | 
     | Sum10_out3_reg[5]/C |   ^   | clk__L4_N7 | SDFRQHDX4 | 0.008 |   0.252 |    0.364 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Product8_out1_2_reg[1]/C 
Endpoint:   Product8_out1_2_reg[1]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.356
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.113 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.113 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.554 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.554 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.126 | 
     | g2614/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.032 |   5.271 |    5.158 | 
     | g2614/Q                  |   v   | n_178          | NO2I1HDX1 | 0.085 |   5.356 |    5.243 | 
     | Product8_out1_2_reg[1]/D |   v   | n_178          | DFRQHDX1  | 0.000 |   5.356 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.113 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.116 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.155 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.160 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.216 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.219 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.287 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.289 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.364 | 
     | Product8_out1_2_reg[1]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.256 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Sum4_out1_reg[8]/C 
Endpoint:   Sum4_out1_reg[8]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[9]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.248
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.256
  Arrival Time                  5.371
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |                Net                |   Cell    |  Delay | Arrival | Required | 
     |                                     |       |                                   |           |        |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------------+-----------+--------+---------+----------| 
     | clk                                 |   ^   | clk                               |           |        |   0.000 |   -0.115 | 
     | clk__L1_I0/A                        |   ^   | clk                               | INHDX12   |  0.002 |   0.002 |   -0.113 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                        | INHDX12   |  0.032 |   0.034 |   -0.081 | 
     | clk__L2_I0/A                        |   v   | clk__L1_N0                        | INHDX12   |  0.002 |   0.036 |   -0.079 | 
     | clk__L2_I0/Q                        |   ^   | clk__L2_N0                        | INHDX12   |  0.037 |   0.074 |   -0.041 | 
     | clk__L3_I1/A                        |   ^   | clk__L2_N0                        | INHDX12   |  0.002 |   0.075 |   -0.040 | 
     | clk__L3_I1/Q                        |   v   | clk__L3_N1                        | INHDX12   |  0.048 |   0.123 |    0.008 | 
     | clk__L4_I3/A                        |   v   | clk__L3_N1                        | INHDX12   |  0.005 |   0.128 |    0.013 | 
     | clk__L4_I3/Q                        |   ^   | clk__L4_N3                        | INHDX12   |  0.057 |   0.185 |    0.070 | 
     | Sum3_out1_reg[9]/C                  |   ^   | clk__L4_N3                        | DFRQHDX1  |  0.001 |   0.186 |    0.071 | 
     | Sum3_out1_reg[9]/Q                  |   ^   | Sum3_out1[9]                      | DFRQHDX1  |  0.228 |   0.415 |    0.300 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/A |   ^   | Sum3_out1[9]                      | BUHDX2    |  0.000 |   0.415 |    0.300 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/Q |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | BUHDX2    |  0.074 |   0.489 |    0.374 | 
     | add_100_36/g465/B                   |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | FAHDX0    |  0.000 |   0.489 |    0.374 | 
     | add_100_36/g465/S                   |   ^   | Sum4_add_temp[9]                  | FAHDX0    |  0.188 |   0.676 |    0.561 | 
     | inc_add_127_42_2/g132/B             |   ^   | Sum4_add_temp[9]                  | HAHDX0    |  0.000 |   0.676 |    0.561 | 
     | inc_add_127_42_2/g132/S             |   ^   | n_1017                            | HAHDX0    |  0.191 |   0.867 |    0.752 | 
     | FE_PHC395_n_1017/A                  |   ^   | n_1017                            | DLY2HDX1  | -0.017 |   0.850 |    0.735 | 
     | FE_PHC395_n_1017/Q                  |   ^   | FE_PHN395_n_1017                  | DLY2HDX1  |  1.277 |   2.127 |    2.012 | 
     | FE_PHC443_n_1017/A                  |   ^   | FE_PHN395_n_1017                  | DLY1HDX1  |  0.000 |   2.127 |    2.012 | 
     | FE_PHC443_n_1017/Q                  |   ^   | FE_PHN443_n_1017                  | DLY1HDX1  |  0.654 |   2.781 |    2.666 | 
     | FE_PHC462_n_1017/A                  |   ^   | FE_PHN443_n_1017                  | BUHDX1    | -0.002 |   2.779 |    2.664 | 
     | FE_PHC462_n_1017/Q                  |   ^   | FE_PHN462_n_1017                  | BUHDX1    |  0.155 |   2.934 |    2.819 | 
     | FE_PHC276_n_1017/A                  |   ^   | FE_PHN462_n_1017                  | DLY4HDX1  | -0.012 |   2.922 |    2.807 | 
     | FE_PHC276_n_1017/Q                  |   ^   | FE_PHN276_n_1017                  | DLY4HDX1  |  2.339 |   5.261 |    5.146 | 
     | g2631/AN                            |   ^   | FE_PHN276_n_1017                  | NO2I1HDX1 |  0.000 |   5.261 |    5.146 | 
     | g2631/Q                             |   ^   | n_161                             | NO2I1HDX1 |  0.109 |   5.371 |    5.256 | 
     | Sum4_out1_reg[8]/D                  |   ^   | n_161                             | DFRQHDX1  |  0.000 |   5.371 |    5.256 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.115 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.118 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.156 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.045 |    0.160 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.100 |    0.215 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.103 |    0.217 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.066 |   0.169 |    0.284 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.173 |    0.288 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.073 |   0.246 |    0.361 | 
     | Sum4_out1_reg[8]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.248 |    0.363 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Product8_out1_2_reg[0]/C 
Endpoint:   Product8_out1_2_reg[0]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.359
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.116 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.116 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.551 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.551 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.122 | 
     | g2607/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.031 |   5.270 |    5.154 | 
     | g2607/Q                  |   v   | n_185          | NO2I1HDX1 | 0.089 |   5.359 |    5.243 | 
     | Product8_out1_2_reg[0]/D |   v   | n_185          | DFRQHDX1  | 0.000 |   5.359 |    5.243 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.116 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.119 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.038 |   0.041 |    0.158 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.046 |    0.163 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.056 |   0.103 |    0.219 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.106 |    0.222 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.174 |    0.290 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.175 |    0.292 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.075 |   0.251 |    0.367 | 
     | Product8_out1_2_reg[0]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.256 |    0.372 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Product1_out1_1_reg[22]/C 
Endpoint:   Product1_out1_1_reg[22]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Analysis View: MINview
Other End Arrival Time          0.256
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.361
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.118 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.118 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.667 |   4.667 |    4.549 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.667 |    4.549 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.572 |   5.239 |    5.121 | 
     | g2774/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.046 |   5.285 |    5.166 | 
     | g2774/Q                   |   v   | n_18           | NO2I1HDX1 | 0.076 |   5.361 |    5.243 | 
     | Product1_out1_1_reg[22]/D |   v   | n_18           | DFRQHDX1  | 0.000 |   5.361 |    5.243 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.118 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.121 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.038 |   0.041 |    0.160 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.046 |    0.165 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.056 |   0.103 |    0.221 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.106 |    0.224 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.174 |    0.292 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.005 |   0.179 |    0.297 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.072 |   0.251 |    0.369 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.256 |    0.374 | 
     +----------------------------------------------------------------------------------------+ 

