multiline_comment|/*&n; * Copyright (c) 2004 MIPS Inc&n; * Author: chris@mips.com&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; * under  the terms of  the GNU General  Public License as published by the&n; * Free Software Foundation;  either version 2 of the  License, or (at your&n; * option) any later version.&n; */
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/msc01_ic.h&gt;
DECL|variable|_icctrl_msc
r_static
r_int
r_int
id|_icctrl_msc
suffix:semicolon
DECL|macro|MSC01_IC_REG_BASE
mdefine_line|#define MSC01_IC_REG_BASE&t;_icctrl_msc
DECL|macro|MSCIC_WRITE
mdefine_line|#define MSCIC_WRITE(reg, data)&t;do { *(volatile u32 *)(reg) = data; } while (0)
DECL|macro|MSCIC_READ
mdefine_line|#define MSCIC_READ(reg, data)&t;do { data = *(volatile u32 *)(reg); } while (0)
DECL|variable|irq_base
r_static
r_int
r_int
id|irq_base
suffix:semicolon
multiline_comment|/* mask off an interrupt */
DECL|function|mask_msc_irq
r_static
r_inline
r_void
id|mask_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
(paren
id|irq_base
op_plus
l_int|32
)paren
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_DISL
comma
l_int|1
op_lshift
(paren
id|irq
op_minus
id|irq_base
)paren
)paren
suffix:semicolon
r_else
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_DISH
comma
l_int|1
op_lshift
(paren
id|irq
op_minus
id|irq_base
op_minus
l_int|32
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* unmask an interrupt */
DECL|function|unmask_msc_irq
r_static
r_inline
r_void
id|unmask_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
(paren
id|irq_base
op_plus
l_int|32
)paren
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_ENAL
comma
l_int|1
op_lshift
(paren
id|irq
op_minus
id|irq_base
)paren
)paren
suffix:semicolon
r_else
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_ENAH
comma
l_int|1
op_lshift
(paren
id|irq
op_minus
id|irq_base
op_minus
l_int|32
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Enables the IRQ on SOC-it&n; */
DECL|function|enable_msc_irq
r_static
r_void
id|enable_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|unmask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Initialize the IRQ on SOC-it&n; */
DECL|function|startup_msc_irq
r_static
r_int
r_int
id|startup_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|unmask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * Disables the IRQ on SOC-it&n; */
DECL|function|disable_msc_irq
r_static
r_void
id|disable_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Masks and ACKs an IRQ&n; */
DECL|function|level_mask_and_ack_msc_irq
r_static
r_void
id|level_mask_and_ack_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_ei
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_EOI
comma
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Masks and ACKs an IRQ&n; */
DECL|function|edge_mask_and_ack_msc_irq
r_static
r_void
id|edge_mask_and_ack_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|mask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_ei
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_EOI
comma
l_int|0
)paren
suffix:semicolon
r_else
(brace
id|u32
id|r
suffix:semicolon
id|MSCIC_READ
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|irq
op_star
l_int|8
comma
id|r
)paren
suffix:semicolon
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|irq
op_star
l_int|8
comma
id|r
op_or
op_complement
id|MSC01_IC_SUP_EDGE_BIT
)paren
suffix:semicolon
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|irq
op_star
l_int|8
comma
id|r
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * End IRQ processing&n; */
DECL|function|end_msc_irq
r_static
r_void
id|end_msc_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|unmask_msc_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Interrupt handler for interrupts coming from SOC-it.&n; */
DECL|function|ll_msc_irq
r_void
id|ll_msc_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|irq
suffix:semicolon
multiline_comment|/* read the interrupt vector register */
id|MSCIC_READ
c_func
(paren
id|MSC01_IC_VEC
comma
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
OL
l_int|64
)paren
id|do_IRQ
c_func
(paren
id|irq
op_plus
id|irq_base
comma
id|regs
)paren
suffix:semicolon
r_else
(brace
multiline_comment|/* Ignore spurious interrupt */
)brace
)brace
r_void
DECL|function|msc_bind_eic_interrupt
id|msc_bind_eic_interrupt
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|set
)paren
(brace
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_RAMW
comma
(paren
id|irq
op_lshift
id|MSC01_IC_RAMW_ADDR_SHF
)paren
op_or
(paren
id|set
op_lshift
id|MSC01_IC_RAMW_DATA_SHF
)paren
)paren
suffix:semicolon
)brace
DECL|macro|shutdown_msc_irq
mdefine_line|#define shutdown_msc_irq&t;disable_msc_irq
DECL|variable|msc_levelirq_type
r_struct
id|hw_interrupt_type
id|msc_levelirq_type
op_assign
(brace
l_string|&quot;SOC-it-Level&quot;
comma
id|startup_msc_irq
comma
id|shutdown_msc_irq
comma
id|enable_msc_irq
comma
id|disable_msc_irq
comma
id|level_mask_and_ack_msc_irq
comma
id|end_msc_irq
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|msc_edgeirq_type
r_struct
id|hw_interrupt_type
id|msc_edgeirq_type
op_assign
(brace
l_string|&quot;SOC-it-Edge&quot;
comma
id|startup_msc_irq
comma
id|shutdown_msc_irq
comma
id|enable_msc_irq
comma
id|disable_msc_irq
comma
id|edge_mask_and_ack_msc_irq
comma
id|end_msc_irq
comma
l_int|NULL
)brace
suffix:semicolon
DECL|function|init_msc_irqs
r_void
id|__init
id|init_msc_irqs
c_func
(paren
r_int
r_int
id|base
comma
id|msc_irqmap_t
op_star
id|imp
comma
r_int
id|nirq
)paren
(brace
r_extern
r_void
(paren
op_star
id|board_bind_eic_interrupt
)paren
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|regset
)paren
suffix:semicolon
id|_icctrl_msc
op_assign
(paren
r_int
r_int
)paren
id|ioremap
(paren
id|MIPS_MSC01_IC_REG_BASE
comma
l_int|0x40000
)paren
suffix:semicolon
multiline_comment|/* Reset interrupt controller - initialises all registers to 0 */
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_RST
comma
id|MSC01_IC_RST_RST_BIT
)paren
suffix:semicolon
id|board_bind_eic_interrupt
op_assign
op_amp
id|msc_bind_eic_interrupt
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|nirq
op_ge
l_int|0
suffix:semicolon
id|nirq
op_decrement
comma
id|imp
op_increment
)paren
(brace
r_int
id|n
op_assign
id|imp-&gt;im_irq
suffix:semicolon
r_switch
c_cond
(paren
id|imp-&gt;im_type
)paren
(brace
r_case
id|MSC01_IRQ_EDGE
suffix:colon
id|irq_desc
(braket
id|base
op_plus
id|n
)braket
dot
id|handler
op_assign
op_amp
id|msc_edgeirq_type
suffix:semicolon
r_if
c_cond
(paren
id|cpu_has_ei
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|n
op_star
l_int|8
comma
id|MSC01_IC_SUP_EDGE_BIT
)paren
suffix:semicolon
r_else
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|n
op_star
l_int|8
comma
id|MSC01_IC_SUP_EDGE_BIT
op_or
id|imp-&gt;im_lvl
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MSC01_IRQ_LEVEL
suffix:colon
id|irq_desc
(braket
id|base
op_plus
id|n
)braket
dot
id|handler
op_assign
op_amp
id|msc_levelirq_type
suffix:semicolon
r_if
c_cond
(paren
id|cpu_has_ei
)paren
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|n
op_star
l_int|8
comma
l_int|0
)paren
suffix:semicolon
r_else
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_SUP
op_plus
id|n
op_star
l_int|8
comma
id|imp-&gt;im_lvl
)paren
suffix:semicolon
)brace
)brace
id|irq_base
op_assign
id|base
suffix:semicolon
id|MSCIC_WRITE
c_func
(paren
id|MSC01_IC_GENA
comma
id|MSC01_IC_GENA_GENA_BIT
)paren
suffix:semicolon
multiline_comment|/* Enable interrupt generation */
)brace
eof
