0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sim_1/new/sim.v,1617743624,verilog,,,,check_rising_edge_test;sr_latch_test;sr_latch_with_en_test,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sources_1/new/modules.v,1617743485,verilog,,C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sim_1/new/sim.v,,and_gate;buffer;check_rising;d_ff;d_latch;nand_gate;sr_latch;sr_latch_with_en;xor_gate,,,,,,,,
