// Seed: 1477490865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  always begin
    id_3 = 1;
  end
  logic id_4;
  type_7 id_5 (
      .id_0(1),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_3),
      .id_4(id_3),
      .id_5(1'b0)
  );
endmodule
`timescale 1 ps / 1ps
