// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/17/2021 12:18:17"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_layer (
	clk,
	start,
	dram_in,
	iram_in_ext,
	data_out,
	addr_ext,
	mem_write_data_ext,
	mem_write_ins,
	read_en_ext,
	data_in_ext,
	iram_in,
	addr_ins,
	addr_out,
	state,
	control_out);
input 	clk;
input 	start;
output 	[15:0] dram_in;
input 	[15:0] iram_in_ext;
output 	[15:0] data_out;
input 	[15:0] addr_ext;
input 	mem_write_data_ext;
input 	mem_write_ins;
input 	[1:0] read_en_ext;
input 	[15:0] data_in_ext;
output 	[15:0] iram_in;
output 	[8:0] addr_ins;
output 	[15:0] addr_out;
output 	[5:0] state;
output 	[22:0] control_out;

// Design Ports Information
// dram_in[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[4]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[5]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[9]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[10]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[12]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[15]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[8]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[9]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[10]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[11]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[12]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[14]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[15]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[12]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[13]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[14]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[1]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ins[8]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[3]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[6]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[10]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[12]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[13]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[14]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[15]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[1]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[4]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[8]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[9]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[10]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[12]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[13]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[15]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[16]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[17]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[18]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[19]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[20]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[21]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_out[22]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data_ext	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[3]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[4]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[9]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[10]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[12]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[13]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_ins	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[10]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[11]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[12]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[14]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[15]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en_ext[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[5]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en_ext[1]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[11]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[12]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[13]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[14]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~0 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~1 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~2 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~3 ;
wire \dram_in[0]~output_o ;
wire \dram_in[1]~output_o ;
wire \dram_in[2]~output_o ;
wire \dram_in[3]~output_o ;
wire \dram_in[4]~output_o ;
wire \dram_in[5]~output_o ;
wire \dram_in[6]~output_o ;
wire \dram_in[7]~output_o ;
wire \dram_in[8]~output_o ;
wire \dram_in[9]~output_o ;
wire \dram_in[10]~output_o ;
wire \dram_in[11]~output_o ;
wire \dram_in[12]~output_o ;
wire \dram_in[13]~output_o ;
wire \dram_in[14]~output_o ;
wire \dram_in[15]~output_o ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \data_out[8]~output_o ;
wire \data_out[9]~output_o ;
wire \data_out[10]~output_o ;
wire \data_out[11]~output_o ;
wire \data_out[12]~output_o ;
wire \data_out[13]~output_o ;
wire \data_out[14]~output_o ;
wire \data_out[15]~output_o ;
wire \iram_in[0]~output_o ;
wire \iram_in[1]~output_o ;
wire \iram_in[2]~output_o ;
wire \iram_in[3]~output_o ;
wire \iram_in[4]~output_o ;
wire \iram_in[5]~output_o ;
wire \iram_in[6]~output_o ;
wire \iram_in[7]~output_o ;
wire \iram_in[8]~output_o ;
wire \iram_in[9]~output_o ;
wire \iram_in[10]~output_o ;
wire \iram_in[11]~output_o ;
wire \iram_in[12]~output_o ;
wire \iram_in[13]~output_o ;
wire \iram_in[14]~output_o ;
wire \iram_in[15]~output_o ;
wire \addr_ins[0]~output_o ;
wire \addr_ins[1]~output_o ;
wire \addr_ins[2]~output_o ;
wire \addr_ins[3]~output_o ;
wire \addr_ins[4]~output_o ;
wire \addr_ins[5]~output_o ;
wire \addr_ins[6]~output_o ;
wire \addr_ins[7]~output_o ;
wire \addr_ins[8]~output_o ;
wire \addr_out[0]~output_o ;
wire \addr_out[1]~output_o ;
wire \addr_out[2]~output_o ;
wire \addr_out[3]~output_o ;
wire \addr_out[4]~output_o ;
wire \addr_out[5]~output_o ;
wire \addr_out[6]~output_o ;
wire \addr_out[7]~output_o ;
wire \addr_out[8]~output_o ;
wire \addr_out[9]~output_o ;
wire \addr_out[10]~output_o ;
wire \addr_out[11]~output_o ;
wire \addr_out[12]~output_o ;
wire \addr_out[13]~output_o ;
wire \addr_out[14]~output_o ;
wire \addr_out[15]~output_o ;
wire \state[0]~output_o ;
wire \state[1]~output_o ;
wire \state[2]~output_o ;
wire \state[3]~output_o ;
wire \state[4]~output_o ;
wire \state[5]~output_o ;
wire \control_out[0]~output_o ;
wire \control_out[1]~output_o ;
wire \control_out[2]~output_o ;
wire \control_out[3]~output_o ;
wire \control_out[4]~output_o ;
wire \control_out[5]~output_o ;
wire \control_out[6]~output_o ;
wire \control_out[7]~output_o ;
wire \control_out[8]~output_o ;
wire \control_out[9]~output_o ;
wire \control_out[10]~output_o ;
wire \control_out[11]~output_o ;
wire \control_out[12]~output_o ;
wire \control_out[13]~output_o ;
wire \control_out[14]~output_o ;
wire \control_out[15]~output_o ;
wire \control_out[16]~output_o ;
wire \control_out[17]~output_o ;
wire \control_out[18]~output_o ;
wire \control_out[19]~output_o ;
wire \control_out[20]~output_o ;
wire \control_out[21]~output_o ;
wire \control_out[22]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mem_write_data_ext~input_o ;
wire \data_in_ext[0]~input_o ;
wire \start~input_o ;
wire \state_machine|always0~3_combout ;
wire \state_machine|Add0~1 ;
wire \state_machine|Add0~3 ;
wire \state_machine|Add0~4_combout ;
wire \Processor|control_unit|Mux16~0_combout ;
wire \Processor|control_unit|control_out[16]~0_combout ;
wire \Processor|control_unit|control_out[16]~1_combout ;
wire \Processor|control_unit|control_out[16]~2_combout ;
wire \state_machine|always0~4_combout ;
wire \Processor|control_unit|control_out[4]~feeder_combout ;
wire \~GND~combout ;
wire \state_machine|Equal0~0_combout ;
wire \state_machine|Equal0~0_wirecell_combout ;
wire \Processor|control_unit|control_out[22]~feeder_combout ;
wire \Processor|control_unit|Mux15~0_combout ;
wire \Processor|control_unit|Mux18~0_combout ;
wire \Processor|datapath|BUS|Selector15~12_combout ;
wire \Processor|datapath|BUS|Selector6~7_combout ;
wire \Processor|control_unit|control_out[16]~feeder_combout ;
wire \Processor|control_unit|Mux19~1_combout ;
wire \Processor|control_unit|control_out[8]~feeder_combout ;
wire \Processor|datapath|PC|data_out[0]~15_combout ;
wire \Processor|datapath|PC|data_out[1]~16_combout ;
wire \Processor|datapath|PC|data_out[1]~17 ;
wire \Processor|datapath|PC|data_out[2]~18_combout ;
wire \Processor|datapath|PC|data_out[2]~19 ;
wire \Processor|datapath|PC|data_out[3]~20_combout ;
wire \Processor|datapath|PC|data_out[3]~21 ;
wire \Processor|datapath|PC|data_out[4]~22_combout ;
wire \Processor|datapath|PC|data_out[4]~23 ;
wire \Processor|datapath|PC|data_out[5]~24_combout ;
wire \Processor|datapath|PC|data_out[5]~25 ;
wire \Processor|datapath|PC|data_out[6]~26_combout ;
wire \Processor|datapath|PC|data_out[6]~27 ;
wire \Processor|datapath|PC|data_out[7]~28_combout ;
wire \Processor|datapath|PC|data_out[7]~29 ;
wire \Processor|datapath|PC|data_out[8]~30_combout ;
wire \Processor|datapath|PC|data_out[8]~31 ;
wire \Processor|datapath|PC|data_out[9]~32_combout ;
wire \Processor|datapath|BUS|Selector6~12_combout ;
wire \Processor|datapath|BUS|Selector7~0_combout ;
wire \Processor|datapath|BUS|Selector7~1_combout ;
wire \Processor|datapath|BUS|Selector10~7_combout ;
wire \Processor|datapath|BUS|Selector10~12_combout ;
wire \Processor|datapath|BUS|Selector10~13_combout ;
wire \Processor|datapath|BUS|Selector10~8_combout ;
wire \Processor|control_unit|control_out[0]~feeder_combout ;
wire \Processor|datapath|BUS|Selector15~15_combout ;
wire \Processor|datapath|BUS|Selector15~16_combout ;
wire \Processor|datapath|BUS|Selector15~14_combout ;
wire \Processor|control_unit|Mux6~0_combout ;
wire \Processor|datapath|BUS|Selector15~11_combout ;
wire \Processor|datapath|ALU|data_out[0]~16_combout ;
wire \Processor|datapath|ALU|data_out[0]~feeder_combout ;
wire \Processor|control_unit|control_out[17]~feeder_combout ;
wire \Processor|datapath|AC|data_out[7]~1_combout ;
wire \Processor|datapath|BUS|Selector14~0_combout ;
wire \Processor|datapath|AC|data_out[1]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector14~1_combout ;
wire \Processor|datapath|BUS|Selector14~2_combout ;
wire \Processor|datapath|BUS|Selector14~3_combout ;
wire \addr_ext[1]~input_o ;
wire \Processor|control_unit|control_out[13]~feeder_combout ;
wire \read_en[1]~feeder_combout ;
wire \read_en_ext[1]~input_o ;
wire \addr_out~31_combout ;
wire \addr_out~36_combout ;
wire \addr_out[6]~35_combout ;
wire \addr_out[1]~reg0_q ;
wire \addr_ext[2]~input_o ;
wire \addr_out~37_combout ;
wire \addr_out[2]~reg0_q ;
wire \addr_ext[3]~input_o ;
wire \addr_out~38_combout ;
wire \addr_out[3]~reg0_q ;
wire \addr_ext[4]~input_o ;
wire \addr_out~39_combout ;
wire \addr_out[4]~reg0_q ;
wire \addr_ext[5]~input_o ;
wire \addr_out~40_combout ;
wire \addr_out[5]~reg0_q ;
wire \addr_ext[6]~input_o ;
wire \addr_out~41_combout ;
wire \addr_out[6]~reg0_q ;
wire \addr_ext[7]~input_o ;
wire \addr_out~42_combout ;
wire \addr_out[7]~reg0_q ;
wire \addr_ext[8]~input_o ;
wire \addr_out~43_combout ;
wire \addr_out[8]~reg0_q ;
wire \data_in_ext[1]~input_o ;
wire \data_out~2_combout ;
wire \data_out~1_combout ;
wire \data_out[1]~reg0_q ;
wire \data_in_ext[2]~input_o ;
wire \data_out~3_combout ;
wire \data_out[2]~reg0_q ;
wire \data_in_ext[3]~input_o ;
wire \data_out~4_combout ;
wire \data_out[3]~reg0_q ;
wire \data_in_ext[4]~input_o ;
wire \data_out~5_combout ;
wire \data_out[4]~reg0_q ;
wire \data_in_ext[5]~input_o ;
wire \data_out~6_combout ;
wire \data_out[5]~reg0_q ;
wire \data_in_ext[6]~input_o ;
wire \data_out~7_combout ;
wire \data_out[6]~reg0_q ;
wire \data_in_ext[7]~input_o ;
wire \data_out~8_combout ;
wire \data_out[7]~reg0_q ;
wire \data_in_ext[8]~input_o ;
wire \data_out~9_combout ;
wire \data_out[8]~reg0_q ;
wire \data_in_ext[9]~input_o ;
wire \data_out~10_combout ;
wire \data_out[9]~reg0_q ;
wire \data_in_ext[10]~input_o ;
wire \data_out~11_combout ;
wire \data_out[10]~reg0_q ;
wire \data_in_ext[11]~input_o ;
wire \data_out~12_combout ;
wire \data_out[11]~reg0_q ;
wire \data_in_ext[12]~input_o ;
wire \data_out~13_combout ;
wire \data_out[12]~reg0_q ;
wire \data_in_ext[13]~input_o ;
wire \data_out~14_combout ;
wire \data_out[13]~reg0_q ;
wire \data_in_ext[14]~input_o ;
wire \data_out~15_combout ;
wire \data_out[14]~reg0_q ;
wire \data_in_ext[15]~input_o ;
wire \data_out~16_combout ;
wire \data_out[15]~reg0_q ;
wire \Processor|datapath|BUS|Selector14~5_combout ;
wire \mem_write_ins~input_o ;
wire \iram_in_ext[0]~input_o ;
wire \read_en_ext[0]~input_o ;
wire \read_en[0]~feeder_combout ;
wire \addr_ins~1_combout ;
wire \addr_ins~0_combout ;
wire \addr_ext[0]~input_o ;
wire \addr_ins~2_combout ;
wire \addr_ins[0]~reg0_q ;
wire \addr_ins~3_combout ;
wire \addr_ins[5]~4_combout ;
wire \addr_ins[1]~reg0_q ;
wire \addr_ins~5_combout ;
wire \addr_ins[2]~reg0_q ;
wire \addr_ins~6_combout ;
wire \addr_ins[3]~reg0_q ;
wire \addr_ins~7_combout ;
wire \addr_ins[4]~reg0_q ;
wire \addr_ins~8_combout ;
wire \addr_ins[5]~reg0_q ;
wire \addr_ins~9_combout ;
wire \addr_ins[6]~reg0_q ;
wire \addr_ins~10_combout ;
wire \addr_ins[7]~reg0_q ;
wire \addr_ins~11_combout ;
wire \addr_ins[8]~reg0_q ;
wire \iram_in_ext[1]~input_o ;
wire \iram_in_ext[2]~input_o ;
wire \iram_in_ext[3]~input_o ;
wire \iram_in_ext[4]~input_o ;
wire \iram_in_ext[5]~input_o ;
wire \iram_in_ext[6]~input_o ;
wire \iram_in_ext[7]~input_o ;
wire \iram_in_ext[8]~input_o ;
wire \iram_in_ext[9]~input_o ;
wire \iram_in_ext[10]~input_o ;
wire \iram_in_ext[11]~input_o ;
wire \iram_in_ext[12]~input_o ;
wire \iram_in_ext[13]~input_o ;
wire \iram_in_ext[14]~input_o ;
wire \iram_in_ext[15]~input_o ;
wire \Processor|datapath|BUS|Selector14~4_combout ;
wire \Processor|datapath|BUS|Selector14~6_combout ;
wire \Processor|datapath|BUS|Selector14~combout ;
wire \Processor|datapath|ALU|data_out[0]~17 ;
wire \Processor|datapath|ALU|data_out[1]~18_combout ;
wire \Processor|datapath|ALU|data_out[1]~feeder_combout ;
wire \Processor|datapath|BUS|Selector13~12_combout ;
wire \Processor|datapath|AC|data_out[2]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector13~13_combout ;
wire \Processor|datapath|BUS|Selector13~7_combout ;
wire \Processor|datapath|BUS|Selector13~8_combout ;
wire \Processor|datapath|BUS|Selector13~9_combout ;
wire \Processor|datapath|BUS|Selector13~10_combout ;
wire \Processor|datapath|BUS|Selector13~11_combout ;
wire \Processor|datapath|BUS|Selector13~combout ;
wire \Processor|datapath|ALU|data_out[1]~19 ;
wire \Processor|datapath|ALU|data_out[2]~20_combout ;
wire \Processor|datapath|ALU|data_out[2]~feeder_combout ;
wire \Processor|datapath|AC|data_out[3]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector12~7_combout ;
wire \Processor|datapath|BUS|Selector12~12_combout ;
wire \Processor|datapath|BUS|Selector12~13_combout ;
wire \Processor|datapath|BUS|Selector12~8_combout ;
wire \Processor|datapath|BUS|Selector12~9_combout ;
wire \Processor|datapath|BUS|Selector12~10_combout ;
wire \Processor|datapath|BUS|Selector12~11_combout ;
wire \Processor|datapath|BUS|Selector12~combout ;
wire \Processor|datapath|ALU|data_out[2]~21 ;
wire \Processor|datapath|ALU|data_out[3]~22_combout ;
wire \Processor|datapath|ALU|data_out[3]~feeder_combout ;
wire \Processor|datapath|BUS|Selector11~7_combout ;
wire \Processor|datapath|AC|data_out[4]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector11~12_combout ;
wire \Processor|datapath|BUS|Selector11~13_combout ;
wire \Processor|datapath|BUS|Selector11~8_combout ;
wire \Processor|datapath|BUS|Selector11~10_combout ;
wire \Processor|datapath|BUS|Selector11~9_combout ;
wire \Processor|datapath|BUS|Selector11~11_combout ;
wire \Processor|datapath|BUS|Selector11~combout ;
wire \Processor|datapath|ALU|data_out[3]~23 ;
wire \Processor|datapath|ALU|data_out[4]~24_combout ;
wire \Processor|datapath|ALU|data_out[4]~feeder_combout ;
wire \Processor|datapath|AC|data_out[11]~_Duplicate_1feeder_combout ;
wire \Processor|datapath|AC|data_out[11]~_Duplicate_1_q ;
wire \Processor|datapath|ALU|data_out[10]~37 ;
wire \Processor|datapath|ALU|data_out[11]~38_combout ;
wire \Processor|datapath|ALU|data_out[11]~feeder_combout ;
wire \Processor|datapath|AC|data_out[12]~_Duplicate_1_q ;
wire \Processor|datapath|PC|data_out[9]~33 ;
wire \Processor|datapath|PC|data_out[10]~34_combout ;
wire \Processor|datapath|PC|data_out[10]~35 ;
wire \Processor|datapath|PC|data_out[11]~36_combout ;
wire \Processor|datapath|PC|data_out[11]~37 ;
wire \Processor|datapath|PC|data_out[12]~38_combout ;
wire \Processor|datapath|BUS|Selector3~12_combout ;
wire \Processor|datapath|BUS|Selector3~13_combout ;
wire \Processor|datapath|R|data_out[12]~feeder_combout ;
wire \Processor|datapath|BUS|Selector3~7_combout ;
wire \Processor|datapath|BUS|Selector3~8_combout ;
wire \Processor|datapath|BUS|Selector3~9_combout ;
wire \Processor|datapath|BUS|Selector3~10_combout ;
wire \Processor|datapath|BUS|Selector3~11_combout ;
wire \Processor|datapath|BUS|Selector3~combout ;
wire \Processor|datapath|ALU|data_out[11]~39 ;
wire \Processor|datapath|ALU|data_out[12]~40_combout ;
wire \Processor|datapath|ALU|data_out[12]~feeder_combout ;
wire \Processor|datapath|AC|data_out[13]~_Duplicate_1_q ;
wire \Processor|datapath|PC|data_out[12]~39 ;
wire \Processor|datapath|PC|data_out[13]~40_combout ;
wire \Processor|datapath|BUS|Selector2~12_combout ;
wire \Processor|datapath|BUS|Selector2~13_combout ;
wire \Processor|datapath|BUS|Selector2~7_combout ;
wire \Processor|datapath|BUS|Selector2~8_combout ;
wire \Processor|datapath|BUS|Selector2~10_combout ;
wire \Processor|datapath|BUS|Selector2~9_combout ;
wire \Processor|datapath|BUS|Selector2~11_combout ;
wire \Processor|datapath|BUS|Selector2~combout ;
wire \Processor|datapath|ALU|data_out[12]~41 ;
wire \Processor|datapath|ALU|data_out[13]~42_combout ;
wire \Processor|datapath|ALU|data_out[13]~feeder_combout ;
wire \Processor|datapath|BUS|Selector1~7_combout ;
wire \Processor|datapath|PC|data_out[13]~41 ;
wire \Processor|datapath|PC|data_out[14]~42_combout ;
wire \Processor|datapath|BUS|Selector1~12_combout ;
wire \Processor|datapath|AC|data_out[14]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector1~13_combout ;
wire \Processor|datapath|BUS|Selector1~8_combout ;
wire \Processor|datapath|BUS|Selector1~10_combout ;
wire \Processor|datapath|BUS|Selector1~9_combout ;
wire \Processor|datapath|BUS|Selector1~11_combout ;
wire \Processor|datapath|BUS|Selector1~combout ;
wire \Processor|datapath|ALU|data_out[13]~43 ;
wire \Processor|datapath|ALU|data_out[14]~44_combout ;
wire \Processor|datapath|ALU|data_out[14]~feeder_combout ;
wire \Processor|datapath|PC|data_out[14]~43 ;
wire \Processor|datapath|PC|data_out[15]~44_combout ;
wire \Processor|datapath|BUS|Selector0~12_combout ;
wire \Processor|datapath|AC|data_out[15]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector0~13_combout ;
wire \Processor|datapath|BUS|Selector0~7_combout ;
wire \Processor|datapath|BUS|Selector0~8_combout ;
wire \Processor|datapath|BUS|Selector0~9_combout ;
wire \Processor|datapath|BUS|Selector0~10_combout ;
wire \Processor|datapath|BUS|Selector0~11_combout ;
wire \Processor|datapath|BUS|Selector0~combout ;
wire \Processor|datapath|ALU|data_out[14]~45 ;
wire \Processor|datapath|ALU|data_out[15]~46_combout ;
wire \Processor|datapath|ALU|data_out[15]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~0 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~1 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~2 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~3 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Processor|datapath|ALU|Equal1~0_combout ;
wire \Processor|datapath|ALU|WideNor0~0_combout ;
wire \Processor|datapath|AC|data_out~7_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Processor|datapath|AC|data_out~6_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Processor|datapath|AC|data_out~5_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Processor|datapath|AC|data_out~3_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Processor|datapath|AC|data_out~2_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Processor|datapath|AC|data_out~13_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Processor|datapath|AC|data_out~14_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Processor|datapath|AC|data_out~15_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Processor|datapath|AC|data_out~16_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~dataout ;
wire \Processor|datapath|AC|data_out~0_combout ;
wire \Processor|datapath|AC|data_out[0]~_Duplicate_1feeder_combout ;
wire \Processor|datapath|AC|data_out[0]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector15~21_combout ;
wire \Processor|datapath|BUS|Selector15~22_combout ;
wire \Processor|datapath|BUS|Selector15~13_combout ;
wire \Processor|datapath|BUS|Selector15~17_combout ;
wire \Processor|datapath|BUS|Selector15~18_combout ;
wire \Processor|datapath|BUS|Selector15~19_combout ;
wire \Processor|datapath|BUS|Selector15~combout ;
wire \Processor|datapath|AR|data_out[0]~0_combout ;
wire \addr_out~32_combout ;
wire \addr_out~33_combout ;
wire \always0~0_combout ;
wire \addr_out~30_combout ;
wire \addr_out~34_combout ;
wire \addr_out[0]~reg0_q ;
wire \Processor|datapath|BUS|Selector10~10_combout ;
wire \Processor|datapath|BUS|Selector10~9_combout ;
wire \Processor|datapath|BUS|Selector10~11_combout ;
wire \Processor|datapath|BUS|Selector10~combout ;
wire \Processor|datapath|ALU|data_out[4]~25 ;
wire \Processor|datapath|ALU|data_out[5]~26_combout ;
wire \Processor|datapath|ALU|data_out[5]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Processor|datapath|AC|data_out~12_combout ;
wire \Processor|datapath|AC|data_out[5]~_Duplicate_1_q ;
wire \Processor|datapath|ALU|data_out[5]~27 ;
wire \Processor|datapath|ALU|data_out[6]~28_combout ;
wire \Processor|datapath|ALU|data_out[6]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Processor|datapath|AC|data_out~11_combout ;
wire \Processor|datapath|AC|data_out[6]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector9~12_combout ;
wire \Processor|datapath|BUS|Selector9~13_combout ;
wire \Processor|datapath|BUS|Selector9~7_combout ;
wire \Processor|datapath|BUS|Selector9~8_combout ;
wire \Processor|datapath|BUS|Selector9~10_combout ;
wire \Processor|datapath|BUS|Selector9~9_combout ;
wire \Processor|datapath|BUS|Selector9~11_combout ;
wire \Processor|datapath|BUS|Selector9~combout ;
wire \Processor|datapath|ALU|data_out[6]~29 ;
wire \Processor|datapath|ALU|data_out[7]~30_combout ;
wire \Processor|datapath|ALU|data_out[7]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Processor|datapath|AC|data_out~10_combout ;
wire \Processor|datapath|AC|data_out[7]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector8~12_combout ;
wire \Processor|datapath|BUS|Selector8~13_combout ;
wire \Processor|datapath|BUS|Selector8~7_combout ;
wire \Processor|datapath|BUS|Selector8~8_combout ;
wire \Processor|datapath|BUS|Selector8~9_combout ;
wire \Processor|datapath|BUS|Selector8~10_combout ;
wire \Processor|datapath|BUS|Selector8~11_combout ;
wire \Processor|datapath|BUS|Selector8~combout ;
wire \Processor|datapath|ALU|data_out[7]~31 ;
wire \Processor|datapath|ALU|data_out[8]~32_combout ;
wire \Processor|datapath|ALU|data_out[8]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Processor|datapath|AC|data_out~9_combout ;
wire \Processor|datapath|AC|data_out[8]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector7~2_combout ;
wire \Processor|datapath|BUS|Selector7~3_combout ;
wire \Processor|datapath|BUS|Selector7~5_combout ;
wire \Processor|datapath|BUS|Selector7~4_combout ;
wire \Processor|datapath|BUS|Selector7~6_combout ;
wire \Processor|datapath|BUS|Selector7~combout ;
wire \Processor|datapath|ALU|data_out[8]~33 ;
wire \Processor|datapath|ALU|data_out[9]~34_combout ;
wire \Processor|datapath|ALU|data_out[9]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Processor|datapath|AC|data_out~8_combout ;
wire \Processor|datapath|AC|data_out[9]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector6~13_combout ;
wire \Processor|datapath|BUS|Selector6~8_combout ;
wire \Processor|datapath|BUS|Selector6~9_combout ;
wire \Processor|datapath|BUS|Selector6~10_combout ;
wire \Processor|datapath|BUS|Selector6~11_combout ;
wire \Processor|datapath|BUS|Selector6~combout ;
wire \Processor|datapath|ALU|data_out[9]~35 ;
wire \Processor|datapath|ALU|data_out[10]~36_combout ;
wire \Processor|datapath|ALU|data_out[10]~feeder_combout ;
wire \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Processor|datapath|AC|data_out~4_combout ;
wire \Processor|datapath|AC|data_out[10]~_Duplicate_1_q ;
wire \Processor|datapath|BUS|Selector5~12_combout ;
wire \Processor|datapath|BUS|Selector5~13_combout ;
wire \Processor|datapath|BUS|Selector5~7_combout ;
wire \Processor|datapath|BUS|Selector5~8_combout ;
wire \Processor|datapath|BUS|Selector5~9_combout ;
wire \Processor|datapath|BUS|Selector5~10_combout ;
wire \Processor|datapath|BUS|Selector5~11_combout ;
wire \Processor|datapath|BUS|Selector5~combout ;
wire \Processor|datapath|IR|data_out[10]~feeder_combout ;
wire \state_machine|state[2]~12_combout ;
wire \state_machine|Equal0~1_combout ;
wire \state_machine|state[4]~14_combout ;
wire \state_machine|state[2]~15_combout ;
wire \state_machine|state[4]~5_combout ;
wire \state_machine|state[4]~6_combout ;
wire \state_machine|state[2]~16_combout ;
wire \Processor|control_unit|Mux14~0_combout ;
wire \Processor|datapath|BUS|Selector15~20_combout ;
wire \Processor|datapath|BUS|Selector4~1_combout ;
wire \Processor|datapath|BUS|Selector4~2_combout ;
wire \Processor|datapath|BUS|Selector4~0_combout ;
wire \Processor|datapath|BUS|Selector4~3_combout ;
wire \Processor|datapath|BUS|Selector4~4_combout ;
wire \Processor|datapath|BUS|Selector4~5_combout ;
wire \Processor|datapath|BUS|Selector4~6_combout ;
wire \Processor|datapath|BUS|Selector4~combout ;
wire \Processor|datapath|IR|data_out[11]~feeder_combout ;
wire \state_machine|state[4]~20_combout ;
wire \state_machine|Add0~5 ;
wire \state_machine|Add0~7 ;
wire \state_machine|Add0~8_combout ;
wire \state_machine|state[4]~21_combout ;
wire \state_machine|state[4]~22_combout ;
wire \state_machine|Add0~9 ;
wire \state_machine|Add0~10_combout ;
wire \state_machine|state~23_combout ;
wire \state_machine|always0~1_combout ;
wire \state_machine|always0~2_combout ;
wire \state_machine|state[4]~3_combout ;
wire \state_machine|state[4]~13_combout ;
wire \state_machine|state[3]~17_combout ;
wire \state_machine|Add0~6_combout ;
wire \state_machine|state[3]~18_combout ;
wire \state_machine|state[3]~19_combout ;
wire \state_machine|always0~0_combout ;
wire \state_machine|state[1]~8_combout ;
wire \state_machine|state[1]~9_combout ;
wire \state_machine|Add0~2_combout ;
wire \state_machine|state[1]~10_combout ;
wire \state_machine|state[1]~11_combout ;
wire \state_machine|state[0]~1_combout ;
wire \state_machine|state[0]~2_combout ;
wire \state_machine|Add0~0_combout ;
wire \state_machine|state[0]~4_combout ;
wire \state_machine|state[0]~0_combout ;
wire \state_machine|state[0]~7_combout ;
wire \Processor|control_unit|Mux20~0_combout ;
wire \Processor|control_unit|control_out[14]~feeder_combout ;
wire \mem_write_data_proc~feeder_combout ;
wire \mem_write_data_proc~q ;
wire \data_out~0_combout ;
wire \data_out[0]~reg0_q ;
wire \addr_ext[9]~input_o ;
wire \addr_out~44_combout ;
wire \addr_out[9]~reg0_q ;
wire \addr_ext[10]~input_o ;
wire \addr_out~45_combout ;
wire \addr_out[10]~reg0_q ;
wire \addr_ext[11]~input_o ;
wire \addr_out~46_combout ;
wire \addr_out[11]~reg0_q ;
wire \addr_ext[12]~input_o ;
wire \addr_out~47_combout ;
wire \addr_out[12]~reg0_q ;
wire \addr_ext[13]~input_o ;
wire \addr_out~48_combout ;
wire \addr_out[13]~reg0_q ;
wire \addr_ext[14]~input_o ;
wire \addr_out~49_combout ;
wire \addr_out[14]~reg0_q ;
wire \addr_ext[15]~input_o ;
wire \addr_out~50_combout ;
wire \addr_out[15]~reg0_q ;
wire \Processor|control_unit|Mux19~0_combout ;
wire \Processor|control_unit|control_out[10]~feeder_combout ;
wire \Processor|control_unit|control_out[11]~feeder_combout ;
wire [15:0] \Processor|datapath|PC|data_out ;
wire [15:0] \memory_ip_data|altsyncram_component|auto_generated|q_a ;
wire [15:0] \memory_ip_inst|altsyncram_component|auto_generated|q_a ;
wire [22:0] \Processor|control_unit|control_out ;
wire [15:0] \Processor|datapath|ALU|data_out ;
wire [5:0] \state_machine|state ;
wire [15:0] \Processor|datapath|IR|data_out ;
wire [15:0] \Processor|datapath|AR|data_out ;
wire [1:0] read_en;
wire [15:0] \Processor|datapath|DR|data_out ;
wire [15:0] \Processor|datapath|R|data_out ;

wire [17:0] \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \memory_ip_data|altsyncram_component|auto_generated|q_a [0] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [1] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [2] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [3] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [4] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [5] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [6] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [7] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [8] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [9] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [10] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [11] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [12] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [13] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [14] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [15] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [0] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [1] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [2] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [3] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [4] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [5] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [6] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [7] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [8] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [9] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [10] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [11] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [12] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [13] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [14] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [15] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~0  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~1  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~2  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~3  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~dataout  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT1  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT2  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT3  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT4  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT5  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT6  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT7  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT8  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT9  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT10  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT11  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT12  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT13  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT14  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT15  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT16  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT17  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~0  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~1  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~2  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~3  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~dataout  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \dram_in[0]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[0]~output .bus_hold = "false";
defparam \dram_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \dram_in[1]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[1]~output .bus_hold = "false";
defparam \dram_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \dram_in[2]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[2]~output .bus_hold = "false";
defparam \dram_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \dram_in[3]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[3]~output .bus_hold = "false";
defparam \dram_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \dram_in[4]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[4]~output .bus_hold = "false";
defparam \dram_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \dram_in[5]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[5]~output .bus_hold = "false";
defparam \dram_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \dram_in[6]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[6]~output .bus_hold = "false";
defparam \dram_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \dram_in[7]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[7]~output .bus_hold = "false";
defparam \dram_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \dram_in[8]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[8]~output .bus_hold = "false";
defparam \dram_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N23
cycloneive_io_obuf \dram_in[9]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[9]~output .bus_hold = "false";
defparam \dram_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \dram_in[10]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[10]~output .bus_hold = "false";
defparam \dram_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \dram_in[11]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[11]~output .bus_hold = "false";
defparam \dram_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \dram_in[12]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[12]~output .bus_hold = "false";
defparam \dram_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \dram_in[13]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[13]~output .bus_hold = "false";
defparam \dram_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \dram_in[14]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[14]~output .bus_hold = "false";
defparam \dram_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \dram_in[15]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[15]~output .bus_hold = "false";
defparam \dram_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \data_out[0]~output (
	.i(\data_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \data_out[1]~output (
	.i(\data_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \data_out[2]~output (
	.i(\data_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \data_out[3]~output (
	.i(\data_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \data_out[4]~output (
	.i(\data_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \data_out[5]~output (
	.i(\data_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \data_out[6]~output (
	.i(\data_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \data_out[7]~output (
	.i(\data_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data_out[8]~output (
	.i(\data_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[8]~output .bus_hold = "false";
defparam \data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \data_out[9]~output (
	.i(\data_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[9]~output .bus_hold = "false";
defparam \data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \data_out[10]~output (
	.i(\data_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[10]~output .bus_hold = "false";
defparam \data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \data_out[11]~output (
	.i(\data_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[11]~output .bus_hold = "false";
defparam \data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \data_out[12]~output (
	.i(\data_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[12]~output .bus_hold = "false";
defparam \data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
cycloneive_io_obuf \data_out[13]~output (
	.i(\data_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[13]~output .bus_hold = "false";
defparam \data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \data_out[14]~output (
	.i(\data_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[14]~output .bus_hold = "false";
defparam \data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data_out[15]~output (
	.i(\data_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[15]~output .bus_hold = "false";
defparam \data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \iram_in[0]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[0]~output .bus_hold = "false";
defparam \iram_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \iram_in[1]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[1]~output .bus_hold = "false";
defparam \iram_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \iram_in[2]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[2]~output .bus_hold = "false";
defparam \iram_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \iram_in[3]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[3]~output .bus_hold = "false";
defparam \iram_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \iram_in[4]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[4]~output .bus_hold = "false";
defparam \iram_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \iram_in[5]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[5]~output .bus_hold = "false";
defparam \iram_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N16
cycloneive_io_obuf \iram_in[6]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[6]~output .bus_hold = "false";
defparam \iram_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \iram_in[7]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[7]~output .bus_hold = "false";
defparam \iram_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \iram_in[8]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[8]~output .bus_hold = "false";
defparam \iram_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \iram_in[9]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[9]~output .bus_hold = "false";
defparam \iram_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \iram_in[10]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[10]~output .bus_hold = "false";
defparam \iram_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \iram_in[11]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[11]~output .bus_hold = "false";
defparam \iram_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \iram_in[12]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[12]~output .bus_hold = "false";
defparam \iram_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \iram_in[13]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[13]~output .bus_hold = "false";
defparam \iram_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N16
cycloneive_io_obuf \iram_in[14]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[14]~output .bus_hold = "false";
defparam \iram_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \iram_in[15]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[15]~output .bus_hold = "false";
defparam \iram_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \addr_ins[0]~output (
	.i(\addr_ins[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[0]~output .bus_hold = "false";
defparam \addr_ins[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \addr_ins[1]~output (
	.i(\addr_ins[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[1]~output .bus_hold = "false";
defparam \addr_ins[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \addr_ins[2]~output (
	.i(\addr_ins[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[2]~output .bus_hold = "false";
defparam \addr_ins[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \addr_ins[3]~output (
	.i(\addr_ins[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[3]~output .bus_hold = "false";
defparam \addr_ins[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \addr_ins[4]~output (
	.i(\addr_ins[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[4]~output .bus_hold = "false";
defparam \addr_ins[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \addr_ins[5]~output (
	.i(\addr_ins[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[5]~output .bus_hold = "false";
defparam \addr_ins[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \addr_ins[6]~output (
	.i(\addr_ins[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[6]~output .bus_hold = "false";
defparam \addr_ins[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \addr_ins[7]~output (
	.i(\addr_ins[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[7]~output .bus_hold = "false";
defparam \addr_ins[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \addr_ins[8]~output (
	.i(\addr_ins[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_ins[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_ins[8]~output .bus_hold = "false";
defparam \addr_ins[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \addr_out[0]~output (
	.i(\addr_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[0]~output .bus_hold = "false";
defparam \addr_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \addr_out[1]~output (
	.i(\addr_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[1]~output .bus_hold = "false";
defparam \addr_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \addr_out[2]~output (
	.i(\addr_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[2]~output .bus_hold = "false";
defparam \addr_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \addr_out[3]~output (
	.i(\addr_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[3]~output .bus_hold = "false";
defparam \addr_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \addr_out[4]~output (
	.i(\addr_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[4]~output .bus_hold = "false";
defparam \addr_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \addr_out[5]~output (
	.i(\addr_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[5]~output .bus_hold = "false";
defparam \addr_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \addr_out[6]~output (
	.i(\addr_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[6]~output .bus_hold = "false";
defparam \addr_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \addr_out[7]~output (
	.i(\addr_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[7]~output .bus_hold = "false";
defparam \addr_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \addr_out[8]~output (
	.i(\addr_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[8]~output .bus_hold = "false";
defparam \addr_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \addr_out[9]~output (
	.i(\addr_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[9]~output .bus_hold = "false";
defparam \addr_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \addr_out[10]~output (
	.i(\addr_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[10]~output .bus_hold = "false";
defparam \addr_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \addr_out[11]~output (
	.i(\addr_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[11]~output .bus_hold = "false";
defparam \addr_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \addr_out[12]~output (
	.i(\addr_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[12]~output .bus_hold = "false";
defparam \addr_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \addr_out[13]~output (
	.i(\addr_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[13]~output .bus_hold = "false";
defparam \addr_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \addr_out[14]~output (
	.i(\addr_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[14]~output .bus_hold = "false";
defparam \addr_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \addr_out[15]~output (
	.i(\addr_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[15]~output .bus_hold = "false";
defparam \addr_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \state[0]~output (
	.i(\state_machine|state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \state[1]~output (
	.i(\state_machine|state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \state[2]~output (
	.i(\state_machine|state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \state[3]~output (
	.i(\state_machine|state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \state[4]~output (
	.i(\state_machine|state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[4]~output .bus_hold = "false";
defparam \state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \state[5]~output (
	.i(\state_machine|state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[5]~output .bus_hold = "false";
defparam \state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \control_out[0]~output (
	.i(\Processor|control_unit|control_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[0]~output .bus_hold = "false";
defparam \control_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \control_out[1]~output (
	.i(\Processor|control_unit|control_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[1]~output .bus_hold = "false";
defparam \control_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \control_out[2]~output (
	.i(\Processor|control_unit|control_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[2]~output .bus_hold = "false";
defparam \control_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \control_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[3]~output .bus_hold = "false";
defparam \control_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \control_out[4]~output (
	.i(\Processor|control_unit|control_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[4]~output .bus_hold = "false";
defparam \control_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \control_out[5]~output (
	.i(\Processor|control_unit|control_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[5]~output .bus_hold = "false";
defparam \control_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \control_out[6]~output (
	.i(\Processor|control_unit|control_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[6]~output .bus_hold = "false";
defparam \control_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \control_out[7]~output (
	.i(\Processor|control_unit|control_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[7]~output .bus_hold = "false";
defparam \control_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \control_out[8]~output (
	.i(\Processor|control_unit|control_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[8]~output .bus_hold = "false";
defparam \control_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \control_out[9]~output (
	.i(\Processor|control_unit|control_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[9]~output .bus_hold = "false";
defparam \control_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \control_out[10]~output (
	.i(\Processor|control_unit|control_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[10]~output .bus_hold = "false";
defparam \control_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \control_out[11]~output (
	.i(\Processor|control_unit|control_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[11]~output .bus_hold = "false";
defparam \control_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \control_out[12]~output (
	.i(\Processor|control_unit|control_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[12]~output .bus_hold = "false";
defparam \control_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \control_out[13]~output (
	.i(\Processor|control_unit|control_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[13]~output .bus_hold = "false";
defparam \control_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \control_out[14]~output (
	.i(\Processor|control_unit|control_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[14]~output .bus_hold = "false";
defparam \control_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \control_out[15]~output (
	.i(\Processor|control_unit|control_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[15]~output .bus_hold = "false";
defparam \control_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \control_out[16]~output (
	.i(\Processor|control_unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[16]~output .bus_hold = "false";
defparam \control_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \control_out[17]~output (
	.i(\Processor|control_unit|control_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[17]~output .bus_hold = "false";
defparam \control_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \control_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[18]~output .bus_hold = "false";
defparam \control_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \control_out[19]~output (
	.i(\Processor|control_unit|control_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[19]~output .bus_hold = "false";
defparam \control_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \control_out[20]~output (
	.i(\Processor|control_unit|control_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[20]~output .bus_hold = "false";
defparam \control_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \control_out[21]~output (
	.i(\Processor|control_unit|control_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[21]~output .bus_hold = "false";
defparam \control_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \control_out[22]~output (
	.i(\Processor|control_unit|control_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_out[22]~output .bus_hold = "false";
defparam \control_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
cycloneive_io_ibuf \mem_write_data_ext~input (
	.i(mem_write_data_ext),
	.ibar(gnd),
	.o(\mem_write_data_ext~input_o ));
// synopsys translate_off
defparam \mem_write_data_ext~input .bus_hold = "false";
defparam \mem_write_data_ext~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \data_in_ext[0]~input (
	.i(data_in_ext[0]),
	.ibar(gnd),
	.o(\data_in_ext[0]~input_o ));
// synopsys translate_off
defparam \data_in_ext[0]~input .bus_hold = "false";
defparam \data_in_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \state_machine|always0~3 (
// Equation(s):
// \state_machine|always0~3_combout  = (\state_machine|always0~0_combout  & (\state_machine|state [1] & \state_machine|state [0]))

	.dataa(\state_machine|always0~0_combout ),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~3 .lut_mask = 16'h8800;
defparam \state_machine|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
cycloneive_lcell_comb \state_machine|Add0~0 (
// Equation(s):
// \state_machine|Add0~0_combout  = \state_machine|state [0] $ (VCC)
// \state_machine|Add0~1  = CARRY(\state_machine|state [0])

	.dataa(gnd),
	.datab(\state_machine|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\state_machine|Add0~0_combout ),
	.cout(\state_machine|Add0~1 ));
// synopsys translate_off
defparam \state_machine|Add0~0 .lut_mask = 16'h33CC;
defparam \state_machine|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \state_machine|Add0~2 (
// Equation(s):
// \state_machine|Add0~2_combout  = (\state_machine|state [1] & (!\state_machine|Add0~1 )) # (!\state_machine|state [1] & ((\state_machine|Add0~1 ) # (GND)))
// \state_machine|Add0~3  = CARRY((!\state_machine|Add0~1 ) # (!\state_machine|state [1]))

	.dataa(gnd),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~1 ),
	.combout(\state_machine|Add0~2_combout ),
	.cout(\state_machine|Add0~3 ));
// synopsys translate_off
defparam \state_machine|Add0~2 .lut_mask = 16'h3C3F;
defparam \state_machine|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \state_machine|Add0~4 (
// Equation(s):
// \state_machine|Add0~4_combout  = (\state_machine|state [2] & (\state_machine|Add0~3  $ (GND))) # (!\state_machine|state [2] & (!\state_machine|Add0~3  & VCC))
// \state_machine|Add0~5  = CARRY((\state_machine|state [2] & !\state_machine|Add0~3 ))

	.dataa(\state_machine|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~3 ),
	.combout(\state_machine|Add0~4_combout ),
	.cout(\state_machine|Add0~5 ));
// synopsys translate_off
defparam \state_machine|Add0~4 .lut_mask = 16'hA50A;
defparam \state_machine|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
cycloneive_lcell_comb \Processor|control_unit|Mux16~0 (
// Equation(s):
// \Processor|control_unit|Mux16~0_combout  = (\state_machine|state [0] & !\state_machine|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux16~0 .lut_mask = 16'h00F0;
defparam \Processor|control_unit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \Processor|control_unit|control_out[16]~0 (
// Equation(s):
// \Processor|control_unit|control_out[16]~0_combout  = (!\state_machine|state [5] & !\state_machine|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [5]),
	.datad(\state_machine|state [4]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[16]~0 .lut_mask = 16'h000F;
defparam \Processor|control_unit|control_out[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
cycloneive_lcell_comb \Processor|control_unit|control_out[16]~1 (
// Equation(s):
// \Processor|control_unit|control_out[16]~1_combout  = (\state_machine|state [1] & \state_machine|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[16]~1 .lut_mask = 16'hF000;
defparam \Processor|control_unit|control_out[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
cycloneive_lcell_comb \Processor|control_unit|control_out[16]~2 (
// Equation(s):
// \Processor|control_unit|control_out[16]~2_combout  = (\Processor|control_unit|control_out[16]~0_combout  & (((!\Processor|control_unit|control_out[16]~1_combout ) # (!\state_machine|state [0])) # (!\state_machine|state [3])))

	.dataa(\Processor|control_unit|control_out[16]~0_combout ),
	.datab(\state_machine|state [3]),
	.datac(\state_machine|state [0]),
	.datad(\Processor|control_unit|control_out[16]~1_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[16]~2 .lut_mask = 16'h2AAA;
defparam \Processor|control_unit|control_out[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N21
dffeas \Processor|control_unit|control_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[5] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \state_machine|always0~4 (
// Equation(s):
// \state_machine|always0~4_combout  = (\state_machine|state [1] & !\state_machine|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~4 .lut_mask = 16'h00F0;
defparam \state_machine|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N20
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[4]~feeder_combout  = \state_machine|always0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|always0~4_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y2_N21
dffeas \Processor|control_unit|control_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[4] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
cycloneive_lcell_comb \state_machine|Equal0~0 (
// Equation(s):
// \state_machine|Equal0~0_combout  = (!\state_machine|state [0] & !\state_machine|state [1])

	.dataa(gnd),
	.datab(\state_machine|state [0]),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~0 .lut_mask = 16'h0033;
defparam \state_machine|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N18
cycloneive_lcell_comb \state_machine|Equal0~0_wirecell (
// Equation(s):
// \state_machine|Equal0~0_wirecell_combout  = !\state_machine|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_combout ),
	.cin(gnd),
	.combout(\state_machine|Equal0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~0_wirecell .lut_mask = 16'h00FF;
defparam \state_machine|Equal0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N24
cycloneive_lcell_comb \Processor|control_unit|control_out[22]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[22]~feeder_combout  = \state_machine|Equal0~0_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[22]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \Processor|control_unit|control_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[22]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[22] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \Processor|control_unit|Mux15~0 (
// Equation(s):
// \Processor|control_unit|Mux15~0_combout  = (!\state_machine|state [1] & (!\state_machine|state [2] & (\state_machine|state [0] $ (\state_machine|state [3]))))

	.dataa(\state_machine|state [1]),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux15~0 .lut_mask = 16'h0104;
defparam \Processor|control_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \Processor|control_unit|control_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[6] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb \Processor|control_unit|Mux18~0 (
// Equation(s):
// \Processor|control_unit|Mux18~0_combout  = (\state_machine|state [2] & \state_machine|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux18~0 .lut_mask = 16'hF000;
defparam \Processor|control_unit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \Processor|control_unit|control_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[2] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~12_combout  = (!\Processor|control_unit|control_out [6] & (!\Processor|control_unit|control_out [5] & ((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [4]))))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~12 .lut_mask = 16'h0105;
defparam \Processor|datapath|BUS|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \Processor|datapath|R|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~7_combout  = (\Processor|datapath|R|data_out [9] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [9]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \Processor|control_unit|control_out[16]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[16]~feeder_combout  = \Processor|control_unit|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|Mux20~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[16]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \Processor|control_unit|control_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[16]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[16] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \Processor|datapath|DR|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N14
cycloneive_lcell_comb \Processor|control_unit|Mux19~1 (
// Equation(s):
// \Processor|control_unit|Mux19~1_combout  = (\state_machine|state [0] & !\state_machine|state [1])

	.dataa(gnd),
	.datab(\state_machine|state [0]),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux19~1 .lut_mask = 16'h00CC;
defparam \Processor|control_unit|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N0
cycloneive_lcell_comb \Processor|control_unit|control_out[8]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[8]~feeder_combout  = \Processor|control_unit|Mux19~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|Mux19~1_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[8]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \Processor|control_unit|control_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[8] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N30
cycloneive_lcell_comb \Processor|datapath|PC|data_out[0]~15 (
// Equation(s):
// \Processor|datapath|PC|data_out[0]~15_combout  = \Processor|datapath|PC|data_out [0] $ (\Processor|control_unit|control_out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|PC|data_out [0]),
	.datad(\Processor|control_unit|control_out [8]),
	.cin(gnd),
	.combout(\Processor|datapath|PC|data_out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[0]~15 .lut_mask = 16'h0FF0;
defparam \Processor|datapath|PC|data_out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \Processor|datapath|PC|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
cycloneive_lcell_comb \Processor|datapath|PC|data_out[1]~16 (
// Equation(s):
// \Processor|datapath|PC|data_out[1]~16_combout  = (\Processor|datapath|PC|data_out [0] & (\Processor|datapath|PC|data_out [1] & VCC)) # (!\Processor|datapath|PC|data_out [0] & (\Processor|datapath|PC|data_out [1] $ (VCC)))
// \Processor|datapath|PC|data_out[1]~17  = CARRY((!\Processor|datapath|PC|data_out [0] & \Processor|datapath|PC|data_out [1]))

	.dataa(\Processor|datapath|PC|data_out [0]),
	.datab(\Processor|datapath|PC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|datapath|PC|data_out[1]~16_combout ),
	.cout(\Processor|datapath|PC|data_out[1]~17 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[1]~16 .lut_mask = 16'h9944;
defparam \Processor|datapath|PC|data_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \Processor|datapath|PC|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
cycloneive_lcell_comb \Processor|datapath|PC|data_out[2]~18 (
// Equation(s):
// \Processor|datapath|PC|data_out[2]~18_combout  = (\Processor|datapath|PC|data_out [2] & (!\Processor|datapath|PC|data_out[1]~17 )) # (!\Processor|datapath|PC|data_out [2] & ((\Processor|datapath|PC|data_out[1]~17 ) # (GND)))
// \Processor|datapath|PC|data_out[2]~19  = CARRY((!\Processor|datapath|PC|data_out[1]~17 ) # (!\Processor|datapath|PC|data_out [2]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[1]~17 ),
	.combout(\Processor|datapath|PC|data_out[2]~18_combout ),
	.cout(\Processor|datapath|PC|data_out[2]~19 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[2]~18 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N3
dffeas \Processor|datapath|PC|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
cycloneive_lcell_comb \Processor|datapath|PC|data_out[3]~20 (
// Equation(s):
// \Processor|datapath|PC|data_out[3]~20_combout  = (\Processor|datapath|PC|data_out [3] & (\Processor|datapath|PC|data_out[2]~19  $ (GND))) # (!\Processor|datapath|PC|data_out [3] & (!\Processor|datapath|PC|data_out[2]~19  & VCC))
// \Processor|datapath|PC|data_out[3]~21  = CARRY((\Processor|datapath|PC|data_out [3] & !\Processor|datapath|PC|data_out[2]~19 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[2]~19 ),
	.combout(\Processor|datapath|PC|data_out[3]~20_combout ),
	.cout(\Processor|datapath|PC|data_out[3]~21 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[3]~20 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \Processor|datapath|PC|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
cycloneive_lcell_comb \Processor|datapath|PC|data_out[4]~22 (
// Equation(s):
// \Processor|datapath|PC|data_out[4]~22_combout  = (\Processor|datapath|PC|data_out [4] & (!\Processor|datapath|PC|data_out[3]~21 )) # (!\Processor|datapath|PC|data_out [4] & ((\Processor|datapath|PC|data_out[3]~21 ) # (GND)))
// \Processor|datapath|PC|data_out[4]~23  = CARRY((!\Processor|datapath|PC|data_out[3]~21 ) # (!\Processor|datapath|PC|data_out [4]))

	.dataa(\Processor|datapath|PC|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[3]~21 ),
	.combout(\Processor|datapath|PC|data_out[4]~22_combout ),
	.cout(\Processor|datapath|PC|data_out[4]~23 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[4]~22 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N7
dffeas \Processor|datapath|PC|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
cycloneive_lcell_comb \Processor|datapath|PC|data_out[5]~24 (
// Equation(s):
// \Processor|datapath|PC|data_out[5]~24_combout  = (\Processor|datapath|PC|data_out [5] & (\Processor|datapath|PC|data_out[4]~23  $ (GND))) # (!\Processor|datapath|PC|data_out [5] & (!\Processor|datapath|PC|data_out[4]~23  & VCC))
// \Processor|datapath|PC|data_out[5]~25  = CARRY((\Processor|datapath|PC|data_out [5] & !\Processor|datapath|PC|data_out[4]~23 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[4]~23 ),
	.combout(\Processor|datapath|PC|data_out[5]~24_combout ),
	.cout(\Processor|datapath|PC|data_out[5]~25 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[5]~24 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N9
dffeas \Processor|datapath|PC|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
cycloneive_lcell_comb \Processor|datapath|PC|data_out[6]~26 (
// Equation(s):
// \Processor|datapath|PC|data_out[6]~26_combout  = (\Processor|datapath|PC|data_out [6] & (!\Processor|datapath|PC|data_out[5]~25 )) # (!\Processor|datapath|PC|data_out [6] & ((\Processor|datapath|PC|data_out[5]~25 ) # (GND)))
// \Processor|datapath|PC|data_out[6]~27  = CARRY((!\Processor|datapath|PC|data_out[5]~25 ) # (!\Processor|datapath|PC|data_out [6]))

	.dataa(\Processor|datapath|PC|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[5]~25 ),
	.combout(\Processor|datapath|PC|data_out[6]~26_combout ),
	.cout(\Processor|datapath|PC|data_out[6]~27 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[6]~26 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N11
dffeas \Processor|datapath|PC|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
cycloneive_lcell_comb \Processor|datapath|PC|data_out[7]~28 (
// Equation(s):
// \Processor|datapath|PC|data_out[7]~28_combout  = (\Processor|datapath|PC|data_out [7] & (\Processor|datapath|PC|data_out[6]~27  $ (GND))) # (!\Processor|datapath|PC|data_out [7] & (!\Processor|datapath|PC|data_out[6]~27  & VCC))
// \Processor|datapath|PC|data_out[7]~29  = CARRY((\Processor|datapath|PC|data_out [7] & !\Processor|datapath|PC|data_out[6]~27 ))

	.dataa(\Processor|datapath|PC|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[6]~27 ),
	.combout(\Processor|datapath|PC|data_out[7]~28_combout ),
	.cout(\Processor|datapath|PC|data_out[7]~29 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[7]~28 .lut_mask = 16'hA50A;
defparam \Processor|datapath|PC|data_out[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N13
dffeas \Processor|datapath|PC|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
cycloneive_lcell_comb \Processor|datapath|PC|data_out[8]~30 (
// Equation(s):
// \Processor|datapath|PC|data_out[8]~30_combout  = (\Processor|datapath|PC|data_out [8] & (!\Processor|datapath|PC|data_out[7]~29 )) # (!\Processor|datapath|PC|data_out [8] & ((\Processor|datapath|PC|data_out[7]~29 ) # (GND)))
// \Processor|datapath|PC|data_out[8]~31  = CARRY((!\Processor|datapath|PC|data_out[7]~29 ) # (!\Processor|datapath|PC|data_out [8]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[7]~29 ),
	.combout(\Processor|datapath|PC|data_out[8]~30_combout ),
	.cout(\Processor|datapath|PC|data_out[8]~31 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[8]~30 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N15
dffeas \Processor|datapath|PC|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
cycloneive_lcell_comb \Processor|datapath|PC|data_out[9]~32 (
// Equation(s):
// \Processor|datapath|PC|data_out[9]~32_combout  = (\Processor|datapath|PC|data_out [9] & (\Processor|datapath|PC|data_out[8]~31  $ (GND))) # (!\Processor|datapath|PC|data_out [9] & (!\Processor|datapath|PC|data_out[8]~31  & VCC))
// \Processor|datapath|PC|data_out[9]~33  = CARRY((\Processor|datapath|PC|data_out [9] & !\Processor|datapath|PC|data_out[8]~31 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[8]~31 ),
	.combout(\Processor|datapath|PC|data_out[9]~32_combout ),
	.cout(\Processor|datapath|PC|data_out[9]~33 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[9]~32 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \Processor|datapath|PC|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~12_combout  = (\Processor|control_unit|control_out [6] & (\Processor|datapath|PC|data_out [9] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|PC|data_out [9]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~12 .lut_mask = 16'h033B;
defparam \Processor|datapath|BUS|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \Processor|datapath|R|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~0 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~0_combout  = (\Processor|datapath|R|data_out [8] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [8]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~0 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \Processor|datapath|DR|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~1 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~1_combout  = (\Processor|control_unit|control_out [6] & (\Processor|datapath|PC|data_out [8] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|PC|data_out [8]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~1 .lut_mask = 16'h033B;
defparam \Processor|datapath|BUS|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \Processor|datapath|DR|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \Processor|datapath|R|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~7_combout  = (\Processor|datapath|R|data_out [5] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~12_combout  = (\Processor|control_unit|control_out [6] & (!\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [5] & \Processor|datapath|PC|data_out [5]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [2])))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|PC|data_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~12 .lut_mask = 16'h1715;
defparam \Processor|datapath|BUS|Selector10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~13_combout  = (\Processor|datapath|BUS|Selector10~12_combout  & (!\Processor|control_unit|control_out [4] & ((\Processor|datapath|AC|data_out[5]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|BUS|Selector10~12_combout ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|AC|data_out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~13 .lut_mask = 16'h2202;
defparam \Processor|datapath|BUS|Selector10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \Processor|datapath|DR|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~8_combout  = (\Processor|datapath|BUS|Selector10~13_combout  & ((\Processor|datapath|BUS|Selector10~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector10~13_combout  & 
// (((\Processor|datapath|DR|data_out [5] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector10~7_combout ),
	.datab(\Processor|datapath|BUS|Selector10~13_combout ),
	.datac(\Processor|datapath|DR|data_out [5]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~8 .lut_mask = 16'hB8CC;
defparam \Processor|datapath|BUS|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N8
cycloneive_lcell_comb \Processor|control_unit|control_out[0]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[0]~feeder_combout  = \Processor|control_unit|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|Mux20~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N9
dffeas \Processor|control_unit|control_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[0] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \Processor|datapath|IR|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \Processor|control_unit|control_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|always0~4_combout ),
	.asdata(\state_machine|state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[21] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~15 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~15_combout  = (\Processor|control_unit|control_out [21]) # ((\Processor|control_unit|control_out [7] & !\Processor|control_unit|control_out [16]))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [21]),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\Processor|control_unit|control_out [16]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~15_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~15 .lut_mask = 16'hCCFC;
defparam \Processor|datapath|BUS|Selector15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~16 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~16_combout  = (\Processor|control_unit|control_out [16]) # (\Processor|control_unit|control_out [21])

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~16_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~16 .lut_mask = 16'hFCFC;
defparam \Processor|datapath|BUS|Selector15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~14 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~14_combout  = (!\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [4])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [4]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~14_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~14 .lut_mask = 16'h0001;
defparam \Processor|datapath|BUS|Selector15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
cycloneive_lcell_comb \Processor|control_unit|Mux6~0 (
// Equation(s):
// \Processor|control_unit|Mux6~0_combout  = (!\state_machine|state [1] & ((\state_machine|state [3] & (!\state_machine|state [2] & !\state_machine|state [0])) # (!\state_machine|state [3] & ((\state_machine|state [0])))))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|state [3]),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux6~0 .lut_mask = 16'h0310;
defparam \Processor|control_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \Processor|control_unit|control_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[15] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \Processor|datapath|R|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector15~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~11_combout  = (\Processor|datapath|R|data_out [0] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [0]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~11 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \Processor|datapath|DR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector15~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[0]~16 (
// Equation(s):
// \Processor|datapath|ALU|data_out[0]~16_combout  = (\Processor|datapath|BUS|Selector15~combout  & (\Processor|datapath|AC|data_out[0]~_Duplicate_1_q  $ (VCC))) # (!\Processor|datapath|BUS|Selector15~combout  & 
// (\Processor|datapath|AC|data_out[0]~_Duplicate_1_q  & VCC))
// \Processor|datapath|ALU|data_out[0]~17  = CARRY((\Processor|datapath|BUS|Selector15~combout  & \Processor|datapath|AC|data_out[0]~_Duplicate_1_q ))

	.dataa(\Processor|datapath|BUS|Selector15~combout ),
	.datab(\Processor|datapath|AC|data_out[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[0]~16_combout ),
	.cout(\Processor|datapath|ALU|data_out[0]~17 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[0]~16 .lut_mask = 16'h6688;
defparam \Processor|datapath|ALU|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[0]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[0]~feeder_combout  = \Processor|datapath|ALU|data_out[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[0]~16_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N10
cycloneive_lcell_comb \Processor|control_unit|control_out[17]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[17]~feeder_combout  = \state_machine|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[17]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N11
dffeas \Processor|control_unit|control_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[17]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[17] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \Processor|datapath|AC|data_out[7]~1 (
// Equation(s):
// \Processor|datapath|AC|data_out[7]~1_combout  = (\Processor|control_unit|control_out [22]) # (\Processor|control_unit|control_out [17])

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [17]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[7]~1 .lut_mask = 16'hFFCC;
defparam \Processor|datapath|AC|data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \Processor|datapath|R|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector14~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~0 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~0_combout  = (\Processor|datapath|R|data_out [1] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [1]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~0 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \Processor|datapath|DR|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector14~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \Processor|datapath|AC|data_out[1]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~1 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~1_combout  = (\Processor|control_unit|control_out [5] & (\Processor|datapath|AC|data_out[1]~_Duplicate_1_q  & (!\Processor|control_unit|control_out [6] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [5] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [6]))))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|datapath|AC|data_out[1]~_Duplicate_1_q ),
	.datac(\Processor|control_unit|control_out [6]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~1 .lut_mask = 16'h055D;
defparam \Processor|datapath|BUS|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~2 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~2_combout  = (\Processor|datapath|BUS|Selector14~1_combout  & (!\Processor|control_unit|control_out [4] & ((\Processor|datapath|PC|data_out [1]) # (!\Processor|control_unit|control_out [6]))))

	.dataa(\Processor|datapath|BUS|Selector14~1_combout ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|control_unit|control_out [6]),
	.datad(\Processor|datapath|PC|data_out [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~2 .lut_mask = 16'h2202;
defparam \Processor|datapath|BUS|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~3 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~3_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector14~2_combout  & (\Processor|datapath|BUS|Selector14~0_combout )) # (!\Processor|datapath|BUS|Selector14~2_combout  & 
// ((\Processor|datapath|DR|data_out [1]))))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (((\Processor|datapath|BUS|Selector14~2_combout ))))

	.dataa(\Processor|datapath|BUS|Selector14~0_combout ),
	.datab(\Processor|datapath|BUS|Selector15~12_combout ),
	.datac(\Processor|datapath|DR|data_out [1]),
	.datad(\Processor|datapath|BUS|Selector14~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~3 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \Processor|datapath|IR|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
cycloneive_io_ibuf \addr_ext[1]~input (
	.i(addr_ext[1]),
	.ibar(gnd),
	.o(\addr_ext[1]~input_o ));
// synopsys translate_off
defparam \addr_ext[1]~input .bus_hold = "false";
defparam \addr_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb \Processor|control_unit|control_out[13]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[13]~feeder_combout  = \state_machine|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \Processor|control_unit|control_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[13] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \read_en[1]~feeder (
// Equation(s):
// \read_en[1]~feeder_combout  = \Processor|control_unit|control_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [13]),
	.cin(gnd),
	.combout(\read_en[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en[1]~feeder .lut_mask = 16'hFF00;
defparam \read_en[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N29
dffeas \read_en[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\read_en[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en[1] .is_wysiwyg = "true";
defparam \read_en[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \read_en_ext[1]~input (
	.i(read_en_ext[1]),
	.ibar(gnd),
	.o(\read_en_ext[1]~input_o ));
// synopsys translate_off
defparam \read_en_ext[1]~input .bus_hold = "false";
defparam \read_en_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \addr_out~31 (
// Equation(s):
// \addr_out~31_combout  = (\read_en_ext[1]~input_o  & (((!\mem_write_data_proc~q  & \mem_write_data_ext~input_o )) # (!read_en[1]))) # (!\read_en_ext[1]~input_o  & (!\mem_write_data_proc~q  & (\mem_write_data_ext~input_o )))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~31 .lut_mask = 16'h30BA;
defparam \addr_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
cycloneive_lcell_comb \addr_out~36 (
// Equation(s):
// \addr_out~36_combout  = (\addr_ext[1]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[1]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~36 .lut_mask = 16'hA200;
defparam \addr_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N20
cycloneive_lcell_comb \addr_out[6]~35 (
// Equation(s):
// \addr_out[6]~35_combout  = (\read_en_ext[1]~input_o  & ((\mem_write_data_proc~q  $ (\mem_write_data_ext~input_o )) # (!read_en[1]))) # (!\read_en_ext[1]~input_o  & ((read_en[1]) # (\mem_write_data_proc~q  $ (\mem_write_data_ext~input_o ))))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out[6]~35 .lut_mask = 16'h7DBE;
defparam \addr_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N7
dffeas \addr_out[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[1]~reg0 .is_wysiwyg = "true";
defparam \addr_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \addr_ext[2]~input (
	.i(addr_ext[2]),
	.ibar(gnd),
	.o(\addr_ext[2]~input_o ));
// synopsys translate_off
defparam \addr_ext[2]~input .bus_hold = "false";
defparam \addr_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneive_lcell_comb \addr_out~37 (
// Equation(s):
// \addr_out~37_combout  = (\addr_out~31_combout  & (\addr_ext[2]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\read_en_ext[1]~input_o ),
	.datac(\addr_ext[2]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~37 .lut_mask = 16'h80A0;
defparam \addr_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N5
dffeas \addr_out[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[2]~reg0 .is_wysiwyg = "true";
defparam \addr_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \addr_ext[3]~input (
	.i(addr_ext[3]),
	.ibar(gnd),
	.o(\addr_ext[3]~input_o ));
// synopsys translate_off
defparam \addr_ext[3]~input .bus_hold = "false";
defparam \addr_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
cycloneive_lcell_comb \addr_out~38 (
// Equation(s):
// \addr_out~38_combout  = (\addr_out~31_combout  & (\addr_ext[3]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\addr_ext[3]~input_o ),
	.datac(\read_en_ext[1]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~38 .lut_mask = 16'h8088;
defparam \addr_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N15
dffeas \addr_out[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[3]~reg0 .is_wysiwyg = "true";
defparam \addr_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \addr_ext[4]~input (
	.i(addr_ext[4]),
	.ibar(gnd),
	.o(\addr_ext[4]~input_o ));
// synopsys translate_off
defparam \addr_ext[4]~input .bus_hold = "false";
defparam \addr_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneive_lcell_comb \addr_out~39 (
// Equation(s):
// \addr_out~39_combout  = (\addr_ext[4]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[4]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~39 .lut_mask = 16'hA200;
defparam \addr_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N9
dffeas \addr_out[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[4]~reg0 .is_wysiwyg = "true";
defparam \addr_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \addr_ext[5]~input (
	.i(addr_ext[5]),
	.ibar(gnd),
	.o(\addr_ext[5]~input_o ));
// synopsys translate_off
defparam \addr_ext[5]~input .bus_hold = "false";
defparam \addr_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N26
cycloneive_lcell_comb \addr_out~40 (
// Equation(s):
// \addr_out~40_combout  = (\addr_out~31_combout  & (\addr_ext[5]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\addr_ext[5]~input_o ),
	.datac(\read_en_ext[1]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~40 .lut_mask = 16'h8088;
defparam \addr_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N27
dffeas \addr_out[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[5]~reg0 .is_wysiwyg = "true";
defparam \addr_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneive_io_ibuf \addr_ext[6]~input (
	.i(addr_ext[6]),
	.ibar(gnd),
	.o(\addr_ext[6]~input_o ));
// synopsys translate_off
defparam \addr_ext[6]~input .bus_hold = "false";
defparam \addr_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \addr_out~41 (
// Equation(s):
// \addr_out~41_combout  = (\addr_out~31_combout  & (\addr_ext[6]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\addr_out~31_combout ),
	.datac(\addr_ext[6]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~41 .lut_mask = 16'h80C0;
defparam \addr_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \addr_out[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[6]~reg0 .is_wysiwyg = "true";
defparam \addr_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneive_io_ibuf \addr_ext[7]~input (
	.i(addr_ext[7]),
	.ibar(gnd),
	.o(\addr_ext[7]~input_o ));
// synopsys translate_off
defparam \addr_ext[7]~input .bus_hold = "false";
defparam \addr_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneive_lcell_comb \addr_out~42 (
// Equation(s):
// \addr_out~42_combout  = (\addr_out~31_combout  & (\addr_ext[7]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\addr_out~31_combout ),
	.datac(\addr_ext[7]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~42 .lut_mask = 16'h80C0;
defparam \addr_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N31
dffeas \addr_out[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[7]~reg0 .is_wysiwyg = "true";
defparam \addr_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \addr_ext[8]~input (
	.i(addr_ext[8]),
	.ibar(gnd),
	.o(\addr_ext[8]~input_o ));
// synopsys translate_off
defparam \addr_ext[8]~input .bus_hold = "false";
defparam \addr_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneive_lcell_comb \addr_out~43 (
// Equation(s):
// \addr_out~43_combout  = (\addr_ext[8]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[8]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~43 .lut_mask = 16'hA200;
defparam \addr_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N21
dffeas \addr_out[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[8]~reg0 .is_wysiwyg = "true";
defparam \addr_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
cycloneive_io_ibuf \data_in_ext[1]~input (
	.i(data_in_ext[1]),
	.ibar(gnd),
	.o(\data_in_ext[1]~input_o ));
// synopsys translate_off
defparam \data_in_ext[1]~input .bus_hold = "false";
defparam \data_in_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N30
cycloneive_lcell_comb \data_out~2 (
// Equation(s):
// \data_out~2_combout  = (\data_in_ext[1]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[1]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~2 .lut_mask = 16'h00A0;
defparam \data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N18
cycloneive_lcell_comb \data_out~1 (
// Equation(s):
// \data_out~1_combout  = \mem_write_data_ext~input_o  $ (\mem_write_data_proc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~1 .lut_mask = 16'h0FF0;
defparam \data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N31
dffeas \data_out[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \data_in_ext[2]~input (
	.i(data_in_ext[2]),
	.ibar(gnd),
	.o(\data_in_ext[2]~input_o ));
// synopsys translate_off
defparam \data_in_ext[2]~input .bus_hold = "false";
defparam \data_in_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N24
cycloneive_lcell_comb \data_out~3 (
// Equation(s):
// \data_out~3_combout  = (\data_in_ext[2]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[2]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~3 .lut_mask = 16'h00C0;
defparam \data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N25
dffeas \data_out[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneive_io_ibuf \data_in_ext[3]~input (
	.i(data_in_ext[3]),
	.ibar(gnd),
	.o(\data_in_ext[3]~input_o ));
// synopsys translate_off
defparam \data_in_ext[3]~input .bus_hold = "false";
defparam \data_in_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N10
cycloneive_lcell_comb \data_out~4 (
// Equation(s):
// \data_out~4_combout  = (\data_in_ext[3]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[3]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~4 .lut_mask = 16'h00A0;
defparam \data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N11
dffeas \data_out[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \data_in_ext[4]~input (
	.i(data_in_ext[4]),
	.ibar(gnd),
	.o(\data_in_ext[4]~input_o ));
// synopsys translate_off
defparam \data_in_ext[4]~input .bus_hold = "false";
defparam \data_in_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N28
cycloneive_lcell_comb \data_out~5 (
// Equation(s):
// \data_out~5_combout  = (\data_in_ext[4]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[4]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~5 .lut_mask = 16'h00C0;
defparam \data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N29
dffeas \data_out[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \data_in_ext[5]~input (
	.i(data_in_ext[5]),
	.ibar(gnd),
	.o(\data_in_ext[5]~input_o ));
// synopsys translate_off
defparam \data_in_ext[5]~input .bus_hold = "false";
defparam \data_in_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N14
cycloneive_lcell_comb \data_out~6 (
// Equation(s):
// \data_out~6_combout  = (\data_in_ext[5]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[5]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~6 .lut_mask = 16'h00A0;
defparam \data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N15
dffeas \data_out[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneive_io_ibuf \data_in_ext[6]~input (
	.i(data_in_ext[6]),
	.ibar(gnd),
	.o(\data_in_ext[6]~input_o ));
// synopsys translate_off
defparam \data_in_ext[6]~input .bus_hold = "false";
defparam \data_in_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N0
cycloneive_lcell_comb \data_out~7 (
// Equation(s):
// \data_out~7_combout  = (\data_in_ext[6]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[6]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~7 .lut_mask = 16'h00A0;
defparam \data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N1
dffeas \data_out[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \data_in_ext[7]~input (
	.i(data_in_ext[7]),
	.ibar(gnd),
	.o(\data_in_ext[7]~input_o ));
// synopsys translate_off
defparam \data_in_ext[7]~input .bus_hold = "false";
defparam \data_in_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N22
cycloneive_lcell_comb \data_out~8 (
// Equation(s):
// \data_out~8_combout  = (\data_in_ext[7]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[7]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~8 .lut_mask = 16'h00C0;
defparam \data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N23
dffeas \data_out[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data_in_ext[8]~input (
	.i(data_in_ext[8]),
	.ibar(gnd),
	.o(\data_in_ext[8]~input_o ));
// synopsys translate_off
defparam \data_in_ext[8]~input .bus_hold = "false";
defparam \data_in_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N8
cycloneive_lcell_comb \data_out~9 (
// Equation(s):
// \data_out~9_combout  = (\data_in_ext[8]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[8]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~9 .lut_mask = 16'h00C0;
defparam \data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N9
dffeas \data_out[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[8]~reg0 .is_wysiwyg = "true";
defparam \data_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \data_in_ext[9]~input (
	.i(data_in_ext[9]),
	.ibar(gnd),
	.o(\data_in_ext[9]~input_o ));
// synopsys translate_off
defparam \data_in_ext[9]~input .bus_hold = "false";
defparam \data_in_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N2
cycloneive_lcell_comb \data_out~10 (
// Equation(s):
// \data_out~10_combout  = (\mem_write_data_ext~input_o  & (\data_in_ext[9]~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\mem_write_data_ext~input_o ),
	.datac(\data_in_ext[9]~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~10 .lut_mask = 16'h00C0;
defparam \data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N3
dffeas \data_out[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[9]~reg0 .is_wysiwyg = "true";
defparam \data_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \data_in_ext[10]~input (
	.i(data_in_ext[10]),
	.ibar(gnd),
	.o(\data_in_ext[10]~input_o ));
// synopsys translate_off
defparam \data_in_ext[10]~input .bus_hold = "false";
defparam \data_in_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N12
cycloneive_lcell_comb \data_out~11 (
// Equation(s):
// \data_out~11_combout  = (\data_in_ext[10]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[10]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~11 .lut_mask = 16'h00A0;
defparam \data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N13
dffeas \data_out[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[10]~reg0 .is_wysiwyg = "true";
defparam \data_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneive_io_ibuf \data_in_ext[11]~input (
	.i(data_in_ext[11]),
	.ibar(gnd),
	.o(\data_in_ext[11]~input_o ));
// synopsys translate_off
defparam \data_in_ext[11]~input .bus_hold = "false";
defparam \data_in_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N6
cycloneive_lcell_comb \data_out~12 (
// Equation(s):
// \data_out~12_combout  = (\data_in_ext[11]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[11]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~12 .lut_mask = 16'h00C0;
defparam \data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N7
dffeas \data_out[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[11]~reg0 .is_wysiwyg = "true";
defparam \data_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \data_in_ext[12]~input (
	.i(data_in_ext[12]),
	.ibar(gnd),
	.o(\data_in_ext[12]~input_o ));
// synopsys translate_off
defparam \data_in_ext[12]~input .bus_hold = "false";
defparam \data_in_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N20
cycloneive_lcell_comb \data_out~13 (
// Equation(s):
// \data_out~13_combout  = (\data_in_ext[12]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[12]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~13 .lut_mask = 16'h00C0;
defparam \data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N21
dffeas \data_out[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[12]~reg0 .is_wysiwyg = "true";
defparam \data_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \data_in_ext[13]~input (
	.i(data_in_ext[13]),
	.ibar(gnd),
	.o(\data_in_ext[13]~input_o ));
// synopsys translate_off
defparam \data_in_ext[13]~input .bus_hold = "false";
defparam \data_in_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \data_out~14 (
// Equation(s):
// \data_out~14_combout  = (\data_in_ext[13]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[13]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~14 .lut_mask = 16'h00A0;
defparam \data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \data_out[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[13]~reg0 .is_wysiwyg = "true";
defparam \data_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \data_in_ext[14]~input (
	.i(data_in_ext[14]),
	.ibar(gnd),
	.o(\data_in_ext[14]~input_o ));
// synopsys translate_off
defparam \data_in_ext[14]~input .bus_hold = "false";
defparam \data_in_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \data_out~15 (
// Equation(s):
// \data_out~15_combout  = (\data_in_ext[14]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[14]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~15 .lut_mask = 16'h00C0;
defparam \data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \data_out[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[14]~reg0 .is_wysiwyg = "true";
defparam \data_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \data_in_ext[15]~input (
	.i(data_in_ext[15]),
	.ibar(gnd),
	.o(\data_in_ext[15]~input_o ));
// synopsys translate_off
defparam \data_in_ext[15]~input .bus_hold = "false";
defparam \data_in_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N26
cycloneive_lcell_comb \data_out~16 (
// Equation(s):
// \data_out~16_combout  = (\data_in_ext[15]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[15]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~16 .lut_mask = 16'h00A0;
defparam \data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N27
dffeas \data_out[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[15]~reg0 .is_wysiwyg = "true";
defparam \data_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y4_N0
cycloneive_ram_block \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\data_out[15]~reg0_q ,\data_out[14]~reg0_q ,\data_out[13]~reg0_q ,\data_out[12]~reg0_q ,\data_out[11]~reg0_q ,\data_out[10]~reg0_q ,\data_out[9]~reg0_q ,\data_out[8]~reg0_q ,\data_out[7]~reg0_q ,\data_out[6]~reg0_q ,\data_out[5]~reg0_q ,\data_out[4]~reg0_q ,
\data_out[3]~reg0_q ,\data_out[2]~reg0_q ,\data_out[1]~reg0_q ,\data_out[0]~reg0_q }),
	.portaaddr({\addr_out[8]~reg0_q ,\addr_out[7]~reg0_q ,\addr_out[6]~reg0_q ,\addr_out[5]~reg0_q ,\addr_out[4]~reg0_q ,\addr_out[3]~reg0_q ,\addr_out[2]~reg0_q ,\addr_out[1]~reg0_q ,\addr_out[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~5 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~5_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & \memory_ip_data|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\Processor|datapath|BUS|Selector15~14_combout ),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~5 .lut_mask = 16'h3000;
defparam \Processor|datapath|BUS|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \mem_write_ins~input (
	.i(mem_write_ins),
	.ibar(gnd),
	.o(\mem_write_ins~input_o ));
// synopsys translate_off
defparam \mem_write_ins~input .bus_hold = "false";
defparam \mem_write_ins~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N29
cycloneive_io_ibuf \iram_in_ext[0]~input (
	.i(iram_in_ext[0]),
	.ibar(gnd),
	.o(\iram_in_ext[0]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[0]~input .bus_hold = "false";
defparam \iram_in_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \read_en_ext[0]~input (
	.i(read_en_ext[0]),
	.ibar(gnd),
	.o(\read_en_ext[0]~input_o ));
// synopsys translate_off
defparam \read_en_ext[0]~input .bus_hold = "false";
defparam \read_en_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y2_N15
dffeas \Processor|control_unit|control_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux19~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[12] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N12
cycloneive_lcell_comb \read_en[0]~feeder (
// Equation(s):
// \read_en[0]~feeder_combout  = \Processor|control_unit|control_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [12]),
	.cin(gnd),
	.combout(\read_en[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en[0]~feeder .lut_mask = 16'hFF00;
defparam \read_en[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N13
dffeas \read_en[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\read_en[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en[0] .is_wysiwyg = "true";
defparam \read_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N28
cycloneive_lcell_comb \addr_ins~1 (
// Equation(s):
// \addr_ins~1_combout  = (\mem_write_ins~input_o  & (!\read_en_ext[0]~input_o  & read_en[0])) # (!\mem_write_ins~input_o  & ((read_en[0]) # (!\read_en_ext[0]~input_o )))

	.dataa(\mem_write_ins~input_o ),
	.datab(gnd),
	.datac(\read_en_ext[0]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~1 .lut_mask = 16'h5F05;
defparam \addr_ins~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneive_lcell_comb \addr_ins~0 (
// Equation(s):
// \addr_ins~0_combout  = (read_en[0] & ((\read_en_ext[0]~input_o  & (\addr_ins[0]~reg0_q )) # (!\read_en_ext[0]~input_o  & ((\Processor|datapath|AR|data_out [0]))))) # (!read_en[0] & ((\read_en_ext[0]~input_o  & ((\Processor|datapath|AR|data_out [0]))) # 
// (!\read_en_ext[0]~input_o  & (\addr_ins[0]~reg0_q ))))

	.dataa(read_en[0]),
	.datab(\addr_ins[0]~reg0_q ),
	.datac(\read_en_ext[0]~input_o ),
	.datad(\Processor|datapath|AR|data_out [0]),
	.cin(gnd),
	.combout(\addr_ins~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~0 .lut_mask = 16'hDE84;
defparam \addr_ins~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N15
cycloneive_io_ibuf \addr_ext[0]~input (
	.i(addr_ext[0]),
	.ibar(gnd),
	.o(\addr_ext[0]~input_o ));
// synopsys translate_off
defparam \addr_ext[0]~input .bus_hold = "false";
defparam \addr_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N24
cycloneive_lcell_comb \addr_ins~2 (
// Equation(s):
// \addr_ins~2_combout  = (\addr_ins~1_combout  & (\addr_ins~0_combout )) # (!\addr_ins~1_combout  & ((\addr_ext[0]~input_o )))

	.dataa(gnd),
	.datab(\addr_ins~1_combout ),
	.datac(\addr_ins~0_combout ),
	.datad(\addr_ext[0]~input_o ),
	.cin(gnd),
	.combout(\addr_ins~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~2 .lut_mask = 16'hF3C0;
defparam \addr_ins~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N25
dffeas \addr_ins[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[0]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneive_lcell_comb \addr_ins~3 (
// Equation(s):
// \addr_ins~3_combout  = (\addr_ext[1]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\addr_ext[1]~input_o ),
	.datab(read_en[0]),
	.datac(\read_en_ext[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_ins~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~3 .lut_mask = 16'hA2A2;
defparam \addr_ins~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N26
cycloneive_lcell_comb \addr_ins[5]~4 (
// Equation(s):
// \addr_ins[5]~4_combout  = (\mem_write_ins~input_o ) # (\read_en_ext[0]~input_o  $ (read_en[0]))

	.dataa(\mem_write_ins~input_o ),
	.datab(gnd),
	.datac(\read_en_ext[0]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins[5]~4 .lut_mask = 16'hAFFA;
defparam \addr_ins[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N1
dffeas \addr_ins[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[1]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N2
cycloneive_lcell_comb \addr_ins~5 (
// Equation(s):
// \addr_ins~5_combout  = (\addr_ext[2]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(gnd),
	.datac(\addr_ext[2]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~5 .lut_mask = 16'hA0F0;
defparam \addr_ins~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N3
dffeas \addr_ins[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[2]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
cycloneive_lcell_comb \addr_ins~6 (
// Equation(s):
// \addr_ins~6_combout  = (\addr_ext[3]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(\addr_ext[3]~input_o ),
	.datac(read_en[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_ins~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~6 .lut_mask = 16'h8C8C;
defparam \addr_ins~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N3
dffeas \addr_ins[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[3]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneive_lcell_comb \addr_ins~7 (
// Equation(s):
// \addr_ins~7_combout  = (\addr_ext[4]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(gnd),
	.datac(\addr_ext[4]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~7 .lut_mask = 16'hA0F0;
defparam \addr_ins~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N5
dffeas \addr_ins[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[4]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneive_lcell_comb \addr_ins~8 (
// Equation(s):
// \addr_ins~8_combout  = (\addr_ext[5]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(\addr_ext[5]~input_o ),
	.datac(read_en[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_ins~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~8 .lut_mask = 16'h8C8C;
defparam \addr_ins~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N17
dffeas \addr_ins[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[5]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N10
cycloneive_lcell_comb \addr_ins~9 (
// Equation(s):
// \addr_ins~9_combout  = (\addr_ext[6]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(gnd),
	.datac(\addr_ext[6]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~9 .lut_mask = 16'hA0F0;
defparam \addr_ins~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N11
dffeas \addr_ins[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[6]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneive_lcell_comb \addr_ins~10 (
// Equation(s):
// \addr_ins~10_combout  = (\addr_ext[7]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(gnd),
	.datac(\addr_ext[7]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~10 .lut_mask = 16'hA0F0;
defparam \addr_ins~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N1
dffeas \addr_ins[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[7]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N6
cycloneive_lcell_comb \addr_ins~11 (
// Equation(s):
// \addr_ins~11_combout  = (\addr_ext[8]~input_o  & ((\read_en_ext[0]~input_o ) # (!read_en[0])))

	.dataa(\read_en_ext[0]~input_o ),
	.datab(gnd),
	.datac(\addr_ext[8]~input_o ),
	.datad(read_en[0]),
	.cin(gnd),
	.combout(\addr_ins~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_ins~11 .lut_mask = 16'hA0F0;
defparam \addr_ins~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N7
dffeas \addr_ins[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_ins~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_ins[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_ins[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_ins[8]~reg0 .is_wysiwyg = "true";
defparam \addr_ins[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneive_io_ibuf \iram_in_ext[1]~input (
	.i(iram_in_ext[1]),
	.ibar(gnd),
	.o(\iram_in_ext[1]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[1]~input .bus_hold = "false";
defparam \iram_in_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \iram_in_ext[2]~input (
	.i(iram_in_ext[2]),
	.ibar(gnd),
	.o(\iram_in_ext[2]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[2]~input .bus_hold = "false";
defparam \iram_in_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneive_io_ibuf \iram_in_ext[3]~input (
	.i(iram_in_ext[3]),
	.ibar(gnd),
	.o(\iram_in_ext[3]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[3]~input .bus_hold = "false";
defparam \iram_in_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \iram_in_ext[4]~input (
	.i(iram_in_ext[4]),
	.ibar(gnd),
	.o(\iram_in_ext[4]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[4]~input .bus_hold = "false";
defparam \iram_in_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \iram_in_ext[5]~input (
	.i(iram_in_ext[5]),
	.ibar(gnd),
	.o(\iram_in_ext[5]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[5]~input .bus_hold = "false";
defparam \iram_in_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \iram_in_ext[6]~input (
	.i(iram_in_ext[6]),
	.ibar(gnd),
	.o(\iram_in_ext[6]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[6]~input .bus_hold = "false";
defparam \iram_in_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N1
cycloneive_io_ibuf \iram_in_ext[7]~input (
	.i(iram_in_ext[7]),
	.ibar(gnd),
	.o(\iram_in_ext[7]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[7]~input .bus_hold = "false";
defparam \iram_in_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \iram_in_ext[8]~input (
	.i(iram_in_ext[8]),
	.ibar(gnd),
	.o(\iram_in_ext[8]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[8]~input .bus_hold = "false";
defparam \iram_in_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneive_io_ibuf \iram_in_ext[9]~input (
	.i(iram_in_ext[9]),
	.ibar(gnd),
	.o(\iram_in_ext[9]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[9]~input .bus_hold = "false";
defparam \iram_in_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N8
cycloneive_io_ibuf \iram_in_ext[10]~input (
	.i(iram_in_ext[10]),
	.ibar(gnd),
	.o(\iram_in_ext[10]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[10]~input .bus_hold = "false";
defparam \iram_in_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneive_io_ibuf \iram_in_ext[11]~input (
	.i(iram_in_ext[11]),
	.ibar(gnd),
	.o(\iram_in_ext[11]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[11]~input .bus_hold = "false";
defparam \iram_in_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \iram_in_ext[12]~input (
	.i(iram_in_ext[12]),
	.ibar(gnd),
	.o(\iram_in_ext[12]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[12]~input .bus_hold = "false";
defparam \iram_in_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \iram_in_ext[13]~input (
	.i(iram_in_ext[13]),
	.ibar(gnd),
	.o(\iram_in_ext[13]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[13]~input .bus_hold = "false";
defparam \iram_in_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \iram_in_ext[14]~input (
	.i(iram_in_ext[14]),
	.ibar(gnd),
	.o(\iram_in_ext[14]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[14]~input .bus_hold = "false";
defparam \iram_in_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N1
cycloneive_io_ibuf \iram_in_ext[15]~input (
	.i(iram_in_ext[15]),
	.ibar(gnd),
	.o(\iram_in_ext[15]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[15]~input .bus_hold = "false";
defparam \iram_in_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X13_Y5_N0
cycloneive_ram_block \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem_write_ins~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\iram_in_ext[15]~input_o ,\iram_in_ext[14]~input_o ,\iram_in_ext[13]~input_o ,\iram_in_ext[12]~input_o ,\iram_in_ext[11]~input_o ,\iram_in_ext[10]~input_o ,\iram_in_ext[9]~input_o ,\iram_in_ext[8]~input_o ,\iram_in_ext[7]~input_o ,\iram_in_ext[6]~input_o ,
\iram_in_ext[5]~input_o ,\iram_in_ext[4]~input_o ,\iram_in_ext[3]~input_o ,\iram_in_ext[2]~input_o ,\iram_in_ext[1]~input_o ,\iram_in_ext[0]~input_o }),
	.portaaddr({\addr_ins[8]~reg0_q ,\addr_ins[7]~reg0_q ,\addr_ins[6]~reg0_q ,\addr_ins[5]~reg0_q ,\addr_ins[4]~reg0_q ,\addr_ins[3]~reg0_q ,\addr_ins[2]~reg0_q ,\addr_ins[1]~reg0_q ,\addr_ins[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~4 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~4_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [7] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~4 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14~6 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~6_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector14~4_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector14~5_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector14~5_combout ),
	.datad(\Processor|datapath|BUS|Selector14~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14~6 .lut_mask = 16'hD951;
defparam \Processor|datapath|BUS|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector14 (
// Equation(s):
// \Processor|datapath|BUS|Selector14~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector14~6_combout  & (\Processor|datapath|BUS|Selector14~3_combout )) # (!\Processor|datapath|BUS|Selector14~6_combout  & 
// ((\Processor|datapath|IR|data_out [1]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector14~6_combout ))))

	.dataa(\Processor|datapath|BUS|Selector14~3_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [1]),
	.datad(\Processor|datapath|BUS|Selector14~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector14~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector14 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[1]~18 (
// Equation(s):
// \Processor|datapath|ALU|data_out[1]~18_combout  = (\Processor|datapath|AC|data_out[1]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector14~combout  & (\Processor|datapath|ALU|data_out[0]~17  & VCC)) # (!\Processor|datapath|BUS|Selector14~combout  & 
// (!\Processor|datapath|ALU|data_out[0]~17 )))) # (!\Processor|datapath|AC|data_out[1]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector14~combout  & (!\Processor|datapath|ALU|data_out[0]~17 )) # (!\Processor|datapath|BUS|Selector14~combout  & 
// ((\Processor|datapath|ALU|data_out[0]~17 ) # (GND)))))
// \Processor|datapath|ALU|data_out[1]~19  = CARRY((\Processor|datapath|AC|data_out[1]~_Duplicate_1_q  & (!\Processor|datapath|BUS|Selector14~combout  & !\Processor|datapath|ALU|data_out[0]~17 )) # (!\Processor|datapath|AC|data_out[1]~_Duplicate_1_q  & 
// ((!\Processor|datapath|ALU|data_out[0]~17 ) # (!\Processor|datapath|BUS|Selector14~combout ))))

	.dataa(\Processor|datapath|AC|data_out[1]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector14~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[0]~17 ),
	.combout(\Processor|datapath|ALU|data_out[1]~18_combout ),
	.cout(\Processor|datapath|ALU|data_out[1]~19 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[1]~18 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[1]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[1]~feeder_combout  = \Processor|datapath|ALU|data_out[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[1]~18_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~12_combout  = (\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & ((!\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((\Processor|datapath|PC|data_out [2] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|datapath|PC|data_out [2]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~12 .lut_mask = 16'h1173;
defparam \Processor|datapath|BUS|Selector13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \Processor|datapath|AC|data_out[2]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector13~12_combout  & ((\Processor|datapath|AC|data_out[2]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [4]),
	.datab(\Processor|datapath|BUS|Selector13~12_combout ),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|AC|data_out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~13 .lut_mask = 16'h4404;
defparam \Processor|datapath|BUS|Selector13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \Processor|datapath|DR|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector13~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \Processor|datapath|R|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector13~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~7_combout  = (\Processor|datapath|R|data_out [2] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [2]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~8_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector13~13_combout  & ((\Processor|datapath|BUS|Selector13~7_combout ))) # (!\Processor|datapath|BUS|Selector13~13_combout  & 
// (\Processor|datapath|DR|data_out [2])))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (\Processor|datapath|BUS|Selector13~13_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~12_combout ),
	.datab(\Processor|datapath|BUS|Selector13~13_combout ),
	.datac(\Processor|datapath|DR|data_out [2]),
	.datad(\Processor|datapath|BUS|Selector13~7_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~8 .lut_mask = 16'hEC64;
defparam \Processor|datapath|BUS|Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \Processor|datapath|IR|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [7] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~9 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~10 .lut_mask = 16'h2020;
defparam \Processor|datapath|BUS|Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & (\Processor|datapath|BUS|Selector13~9_combout ))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector13~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector13~9_combout ),
	.datad(\Processor|datapath|BUS|Selector13~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13~11 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Selector13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector13 (
// Equation(s):
// \Processor|datapath|BUS|Selector13~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector13~11_combout  & (\Processor|datapath|BUS|Selector13~8_combout )) # (!\Processor|datapath|BUS|Selector13~11_combout  & 
// ((\Processor|datapath|IR|data_out [2]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector13~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector13~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [2]),
	.datad(\Processor|datapath|BUS|Selector13~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector13~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector13 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[2]~20 (
// Equation(s):
// \Processor|datapath|ALU|data_out[2]~20_combout  = ((\Processor|datapath|BUS|Selector13~combout  $ (\Processor|datapath|AC|data_out[2]~_Duplicate_1_q  $ (!\Processor|datapath|ALU|data_out[1]~19 )))) # (GND)
// \Processor|datapath|ALU|data_out[2]~21  = CARRY((\Processor|datapath|BUS|Selector13~combout  & ((\Processor|datapath|AC|data_out[2]~_Duplicate_1_q ) # (!\Processor|datapath|ALU|data_out[1]~19 ))) # (!\Processor|datapath|BUS|Selector13~combout  & 
// (\Processor|datapath|AC|data_out[2]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[1]~19 )))

	.dataa(\Processor|datapath|BUS|Selector13~combout ),
	.datab(\Processor|datapath|AC|data_out[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[1]~19 ),
	.combout(\Processor|datapath|ALU|data_out[2]~20_combout ),
	.cout(\Processor|datapath|ALU|data_out[2]~21 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[2]~20 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[2]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[2]~feeder_combout  = \Processor|datapath|ALU|data_out[2]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[2]~20_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \Processor|datapath|AC|data_out[3]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \Processor|datapath|R|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector12~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~7_combout  = (\Processor|datapath|R|data_out [3] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [3]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~12_combout  = (\Processor|control_unit|control_out [6] & (\Processor|datapath|PC|data_out [3] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|datapath|PC|data_out [3]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~12 .lut_mask = 16'h055D;
defparam \Processor|datapath|BUS|Selector12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector12~12_combout  & ((\Processor|datapath|AC|data_out[3]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|datapath|BUS|Selector12~12_combout ),
	.datad(\Processor|datapath|AC|data_out[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~13 .lut_mask = 16'h3010;
defparam \Processor|datapath|BUS|Selector12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \Processor|datapath|DR|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector12~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~8_combout  = (\Processor|datapath|BUS|Selector12~13_combout  & ((\Processor|datapath|BUS|Selector12~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector12~13_combout  & 
// (((\Processor|datapath|DR|data_out [3] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector12~7_combout ),
	.datab(\Processor|datapath|BUS|Selector12~13_combout ),
	.datac(\Processor|datapath|DR|data_out [3]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~8 .lut_mask = 16'hB8CC;
defparam \Processor|datapath|BUS|Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \Processor|datapath|IR|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [7] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~9 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~10 .lut_mask = 16'h0A00;
defparam \Processor|datapath|BUS|Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & (\Processor|datapath|BUS|Selector12~9_combout ))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector12~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector12~9_combout ),
	.datad(\Processor|datapath|BUS|Selector12~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12~11 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector12 (
// Equation(s):
// \Processor|datapath|BUS|Selector12~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector12~11_combout  & (\Processor|datapath|BUS|Selector12~8_combout )) # (!\Processor|datapath|BUS|Selector12~11_combout  & 
// ((\Processor|datapath|IR|data_out [3]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector12~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector12~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [3]),
	.datad(\Processor|datapath|BUS|Selector12~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector12 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[3]~22 (
// Equation(s):
// \Processor|datapath|ALU|data_out[3]~22_combout  = (\Processor|datapath|AC|data_out[3]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector12~combout  & (\Processor|datapath|ALU|data_out[2]~21  & VCC)) # (!\Processor|datapath|BUS|Selector12~combout  & 
// (!\Processor|datapath|ALU|data_out[2]~21 )))) # (!\Processor|datapath|AC|data_out[3]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector12~combout  & (!\Processor|datapath|ALU|data_out[2]~21 )) # (!\Processor|datapath|BUS|Selector12~combout  & 
// ((\Processor|datapath|ALU|data_out[2]~21 ) # (GND)))))
// \Processor|datapath|ALU|data_out[3]~23  = CARRY((\Processor|datapath|AC|data_out[3]~_Duplicate_1_q  & (!\Processor|datapath|BUS|Selector12~combout  & !\Processor|datapath|ALU|data_out[2]~21 )) # (!\Processor|datapath|AC|data_out[3]~_Duplicate_1_q  & 
// ((!\Processor|datapath|ALU|data_out[2]~21 ) # (!\Processor|datapath|BUS|Selector12~combout ))))

	.dataa(\Processor|datapath|AC|data_out[3]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector12~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[2]~21 ),
	.combout(\Processor|datapath|ALU|data_out[3]~22_combout ),
	.cout(\Processor|datapath|ALU|data_out[3]~23 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[3]~22 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[3]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[3]~feeder_combout  = \Processor|datapath|ALU|data_out[3]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[3]~22_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N29
dffeas \Processor|datapath|R|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector11~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~7_combout  = (\Processor|datapath|R|data_out [4] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [4]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \Processor|datapath|DR|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector11~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \Processor|datapath|AC|data_out[4]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|AC|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~12_combout  = (\Processor|control_unit|control_out [6] & (\Processor|datapath|PC|data_out [4] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|datapath|PC|data_out [4]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~12 .lut_mask = 16'h055D;
defparam \Processor|datapath|BUS|Selector11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector11~12_combout  & ((\Processor|datapath|AC|data_out[4]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|AC|data_out[4]~_Duplicate_1_q ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|BUS|Selector11~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~13 .lut_mask = 16'h2300;
defparam \Processor|datapath|BUS|Selector11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~8_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector11~13_combout  & (\Processor|datapath|BUS|Selector11~7_combout )) # (!\Processor|datapath|BUS|Selector11~13_combout  & 
// ((\Processor|datapath|DR|data_out [4]))))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (((\Processor|datapath|BUS|Selector11~13_combout ))))

	.dataa(\Processor|datapath|BUS|Selector11~7_combout ),
	.datab(\Processor|datapath|BUS|Selector15~12_combout ),
	.datac(\Processor|datapath|DR|data_out [4]),
	.datad(\Processor|datapath|BUS|Selector11~13_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~8 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \Processor|datapath|IR|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~10_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & \memory_ip_data|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\Processor|datapath|BUS|Selector15~14_combout ),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~10 .lut_mask = 16'h3000;
defparam \Processor|datapath|BUS|Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [4] & !\Processor|control_unit|control_out [16])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Processor|control_unit|control_out [16]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~9 .lut_mask = 16'h0020;
defparam \Processor|datapath|BUS|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (((\Processor|datapath|BUS|Selector15~16_combout  & \Processor|datapath|BUS|Selector11~9_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector11~10_combout ) # ((!\Processor|datapath|BUS|Selector15~16_combout ))))

	.dataa(\Processor|datapath|BUS|Selector11~10_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector15~16_combout ),
	.datad(\Processor|datapath|BUS|Selector11~9_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11~11 .lut_mask = 16'hE323;
defparam \Processor|datapath|BUS|Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector11 (
// Equation(s):
// \Processor|datapath|BUS|Selector11~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector11~11_combout  & (\Processor|datapath|BUS|Selector11~8_combout )) # (!\Processor|datapath|BUS|Selector11~11_combout  & 
// ((\Processor|datapath|IR|data_out [4]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector11~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector11~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [4]),
	.datad(\Processor|datapath|BUS|Selector11~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector11~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector11 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[4]~24 (
// Equation(s):
// \Processor|datapath|ALU|data_out[4]~24_combout  = ((\Processor|datapath|BUS|Selector11~combout  $ (\Processor|datapath|AC|data_out[4]~_Duplicate_1_q  $ (!\Processor|datapath|ALU|data_out[3]~23 )))) # (GND)
// \Processor|datapath|ALU|data_out[4]~25  = CARRY((\Processor|datapath|BUS|Selector11~combout  & ((\Processor|datapath|AC|data_out[4]~_Duplicate_1_q ) # (!\Processor|datapath|ALU|data_out[3]~23 ))) # (!\Processor|datapath|BUS|Selector11~combout  & 
// (\Processor|datapath|AC|data_out[4]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[3]~23 )))

	.dataa(\Processor|datapath|BUS|Selector11~combout ),
	.datab(\Processor|datapath|AC|data_out[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[3]~23 ),
	.combout(\Processor|datapath|ALU|data_out[4]~24_combout ),
	.cout(\Processor|datapath|ALU|data_out[4]~25 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[4]~24 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[4]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[4]~feeder_combout  = \Processor|datapath|ALU|data_out[4]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[4]~24_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \Processor|datapath|AC|data_out[11]~_Duplicate_1feeder (
// Equation(s):
// \Processor|datapath|AC|data_out[11]~_Duplicate_1feeder_combout  = \Processor|datapath|AC|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|AC|data_out~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[11]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|AC|data_out[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \Processor|datapath|AC|data_out[11]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out[11]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[10]~36 (
// Equation(s):
// \Processor|datapath|ALU|data_out[10]~36_combout  = ((\Processor|datapath|BUS|Selector5~combout  $ (\Processor|datapath|AC|data_out[10]~_Duplicate_1_q  $ (!\Processor|datapath|ALU|data_out[9]~35 )))) # (GND)
// \Processor|datapath|ALU|data_out[10]~37  = CARRY((\Processor|datapath|BUS|Selector5~combout  & ((\Processor|datapath|AC|data_out[10]~_Duplicate_1_q ) # (!\Processor|datapath|ALU|data_out[9]~35 ))) # (!\Processor|datapath|BUS|Selector5~combout  & 
// (\Processor|datapath|AC|data_out[10]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[9]~35 )))

	.dataa(\Processor|datapath|BUS|Selector5~combout ),
	.datab(\Processor|datapath|AC|data_out[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[9]~35 ),
	.combout(\Processor|datapath|ALU|data_out[10]~36_combout ),
	.cout(\Processor|datapath|ALU|data_out[10]~37 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[10]~36 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[11]~38 (
// Equation(s):
// \Processor|datapath|ALU|data_out[11]~38_combout  = (\Processor|datapath|AC|data_out[11]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector4~combout  & (\Processor|datapath|ALU|data_out[10]~37  & VCC)) # (!\Processor|datapath|BUS|Selector4~combout  & 
// (!\Processor|datapath|ALU|data_out[10]~37 )))) # (!\Processor|datapath|AC|data_out[11]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector4~combout  & (!\Processor|datapath|ALU|data_out[10]~37 )) # (!\Processor|datapath|BUS|Selector4~combout  & 
// ((\Processor|datapath|ALU|data_out[10]~37 ) # (GND)))))
// \Processor|datapath|ALU|data_out[11]~39  = CARRY((\Processor|datapath|AC|data_out[11]~_Duplicate_1_q  & (!\Processor|datapath|BUS|Selector4~combout  & !\Processor|datapath|ALU|data_out[10]~37 )) # (!\Processor|datapath|AC|data_out[11]~_Duplicate_1_q  & 
// ((!\Processor|datapath|ALU|data_out[10]~37 ) # (!\Processor|datapath|BUS|Selector4~combout ))))

	.dataa(\Processor|datapath|AC|data_out[11]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector4~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[10]~37 ),
	.combout(\Processor|datapath|ALU|data_out[11]~38_combout ),
	.cout(\Processor|datapath|ALU|data_out[11]~39 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[11]~38 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[11]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[11]~feeder_combout  = \Processor|datapath|ALU|data_out[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[11]~38_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \Processor|datapath|AC|data_out[12]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|AC|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
cycloneive_lcell_comb \Processor|datapath|PC|data_out[10]~34 (
// Equation(s):
// \Processor|datapath|PC|data_out[10]~34_combout  = (\Processor|datapath|PC|data_out [10] & (!\Processor|datapath|PC|data_out[9]~33 )) # (!\Processor|datapath|PC|data_out [10] & ((\Processor|datapath|PC|data_out[9]~33 ) # (GND)))
// \Processor|datapath|PC|data_out[10]~35  = CARRY((!\Processor|datapath|PC|data_out[9]~33 ) # (!\Processor|datapath|PC|data_out [10]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[9]~33 ),
	.combout(\Processor|datapath|PC|data_out[10]~34_combout ),
	.cout(\Processor|datapath|PC|data_out[10]~35 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[10]~34 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N19
dffeas \Processor|datapath|PC|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
cycloneive_lcell_comb \Processor|datapath|PC|data_out[11]~36 (
// Equation(s):
// \Processor|datapath|PC|data_out[11]~36_combout  = (\Processor|datapath|PC|data_out [11] & (\Processor|datapath|PC|data_out[10]~35  $ (GND))) # (!\Processor|datapath|PC|data_out [11] & (!\Processor|datapath|PC|data_out[10]~35  & VCC))
// \Processor|datapath|PC|data_out[11]~37  = CARRY((\Processor|datapath|PC|data_out [11] & !\Processor|datapath|PC|data_out[10]~35 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[10]~35 ),
	.combout(\Processor|datapath|PC|data_out[11]~36_combout ),
	.cout(\Processor|datapath|PC|data_out[11]~37 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[11]~36 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N21
dffeas \Processor|datapath|PC|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
cycloneive_lcell_comb \Processor|datapath|PC|data_out[12]~38 (
// Equation(s):
// \Processor|datapath|PC|data_out[12]~38_combout  = (\Processor|datapath|PC|data_out [12] & (!\Processor|datapath|PC|data_out[11]~37 )) # (!\Processor|datapath|PC|data_out [12] & ((\Processor|datapath|PC|data_out[11]~37 ) # (GND)))
// \Processor|datapath|PC|data_out[12]~39  = CARRY((!\Processor|datapath|PC|data_out[11]~37 ) # (!\Processor|datapath|PC|data_out [12]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[11]~37 ),
	.combout(\Processor|datapath|PC|data_out[12]~38_combout ),
	.cout(\Processor|datapath|PC|data_out[12]~39 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[12]~38 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N23
dffeas \Processor|datapath|PC|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~12_combout  = (\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & ((!\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((\Processor|datapath|PC|data_out [12] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|datapath|PC|data_out [12]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~12 .lut_mask = 16'h1173;
defparam \Processor|datapath|BUS|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector3~12_combout  & ((\Processor|datapath|AC|data_out[12]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|AC|data_out[12]~_Duplicate_1_q ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|datapath|BUS|Selector3~12_combout ),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~13 .lut_mask = 16'h2030;
defparam \Processor|datapath|BUS|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
cycloneive_lcell_comb \Processor|datapath|R|data_out[12]~feeder (
// Equation(s):
// \Processor|datapath|R|data_out[12]~feeder_combout  = \Processor|datapath|BUS|Selector3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|BUS|Selector3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|R|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|R|data_out[12]~feeder .lut_mask = 16'hF0F0;
defparam \Processor|datapath|R|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N15
dffeas \Processor|datapath|R|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|R|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~7_combout  = (\Processor|datapath|R|data_out [12] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [12]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \Processor|datapath|DR|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~8_combout  = (\Processor|datapath|BUS|Selector3~13_combout  & ((\Processor|datapath|BUS|Selector3~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector3~13_combout  & 
// (((\Processor|datapath|DR|data_out [12] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector3~13_combout ),
	.datab(\Processor|datapath|BUS|Selector3~7_combout ),
	.datac(\Processor|datapath|DR|data_out [12]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~8 .lut_mask = 16'hD8AA;
defparam \Processor|datapath|BUS|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \Processor|datapath|IR|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~9_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [16]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~9 .lut_mask = 16'h0400;
defparam \Processor|datapath|BUS|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~10 .lut_mask = 16'h0C00;
defparam \Processor|datapath|BUS|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~11_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector3~9_combout )) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector3~10_combout ))))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector3~9_combout ),
	.datad(\Processor|datapath|BUS|Selector3~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3~11 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector3 (
// Equation(s):
// \Processor|datapath|BUS|Selector3~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector3~11_combout  & (\Processor|datapath|BUS|Selector3~8_combout )) # (!\Processor|datapath|BUS|Selector3~11_combout  & 
// ((\Processor|datapath|IR|data_out [12]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector3~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~20_combout ),
	.datab(\Processor|datapath|BUS|Selector3~8_combout ),
	.datac(\Processor|datapath|IR|data_out [12]),
	.datad(\Processor|datapath|BUS|Selector3~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector3~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Selector3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[12]~40 (
// Equation(s):
// \Processor|datapath|ALU|data_out[12]~40_combout  = ((\Processor|datapath|AC|data_out[12]~_Duplicate_1_q  $ (\Processor|datapath|BUS|Selector3~combout  $ (!\Processor|datapath|ALU|data_out[11]~39 )))) # (GND)
// \Processor|datapath|ALU|data_out[12]~41  = CARRY((\Processor|datapath|AC|data_out[12]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector3~combout ) # (!\Processor|datapath|ALU|data_out[11]~39 ))) # (!\Processor|datapath|AC|data_out[12]~_Duplicate_1_q  & 
// (\Processor|datapath|BUS|Selector3~combout  & !\Processor|datapath|ALU|data_out[11]~39 )))

	.dataa(\Processor|datapath|AC|data_out[12]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector3~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[11]~39 ),
	.combout(\Processor|datapath|ALU|data_out[12]~40_combout ),
	.cout(\Processor|datapath|ALU|data_out[12]~41 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[12]~40 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[12]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[12]~feeder_combout  = \Processor|datapath|ALU|data_out[12]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[12]~40_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \Processor|datapath|AC|data_out[13]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
cycloneive_lcell_comb \Processor|datapath|PC|data_out[13]~40 (
// Equation(s):
// \Processor|datapath|PC|data_out[13]~40_combout  = (\Processor|datapath|PC|data_out [13] & (\Processor|datapath|PC|data_out[12]~39  $ (GND))) # (!\Processor|datapath|PC|data_out [13] & (!\Processor|datapath|PC|data_out[12]~39  & VCC))
// \Processor|datapath|PC|data_out[13]~41  = CARRY((\Processor|datapath|PC|data_out [13] & !\Processor|datapath|PC|data_out[12]~39 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[12]~39 ),
	.combout(\Processor|datapath|PC|data_out[13]~40_combout ),
	.cout(\Processor|datapath|PC|data_out[13]~41 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[13]~40 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \Processor|datapath|PC|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~12_combout  = (\Processor|control_unit|control_out [2] & (((!\Processor|control_unit|control_out [6] & !\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((\Processor|datapath|PC|data_out [13] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|datapath|PC|data_out [13]),
	.datac(\Processor|control_unit|control_out [6]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~12 .lut_mask = 16'h054F;
defparam \Processor|datapath|BUS|Selector2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector2~12_combout  & ((\Processor|datapath|AC|data_out[13]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|datapath|AC|data_out[13]~_Duplicate_1_q ),
	.datac(\Processor|control_unit|control_out [4]),
	.datad(\Processor|datapath|BUS|Selector2~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~13 .lut_mask = 16'h0D00;
defparam \Processor|datapath|BUS|Selector2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \Processor|datapath|R|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~7_combout  = (\Processor|datapath|R|data_out [13] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(\Processor|datapath|R|data_out [13]),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~7 .lut_mask = 16'hCC00;
defparam \Processor|datapath|BUS|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \Processor|datapath|DR|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector2~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~8_combout  = (\Processor|datapath|BUS|Selector2~13_combout  & ((\Processor|datapath|BUS|Selector2~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector2~13_combout  & 
// (((\Processor|datapath|DR|data_out [13] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector2~13_combout ),
	.datab(\Processor|datapath|BUS|Selector2~7_combout ),
	.datac(\Processor|datapath|DR|data_out [13]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~8 .lut_mask = 16'hD8AA;
defparam \Processor|datapath|BUS|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \Processor|datapath|IR|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector2~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~10 .lut_mask = 16'h2020;
defparam \Processor|datapath|BUS|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~9_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [16]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~9 .lut_mask = 16'h0400;
defparam \Processor|datapath|BUS|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector2~9_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector2~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector2~10_combout ),
	.datad(\Processor|datapath|BUS|Selector2~9_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2~11 .lut_mask = 16'hD951;
defparam \Processor|datapath|BUS|Selector2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector2 (
// Equation(s):
// \Processor|datapath|BUS|Selector2~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector2~11_combout  & (\Processor|datapath|BUS|Selector2~8_combout )) # (!\Processor|datapath|BUS|Selector2~11_combout  & 
// ((\Processor|datapath|IR|data_out [13]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector2~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector2~8_combout ),
	.datab(\Processor|datapath|IR|data_out [13]),
	.datac(\Processor|datapath|BUS|Selector15~20_combout ),
	.datad(\Processor|datapath|BUS|Selector2~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector2~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector2 .lut_mask = 16'hAFC0;
defparam \Processor|datapath|BUS|Selector2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[13]~42 (
// Equation(s):
// \Processor|datapath|ALU|data_out[13]~42_combout  = (\Processor|datapath|AC|data_out[13]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector2~combout  & (\Processor|datapath|ALU|data_out[12]~41  & VCC)) # (!\Processor|datapath|BUS|Selector2~combout  & 
// (!\Processor|datapath|ALU|data_out[12]~41 )))) # (!\Processor|datapath|AC|data_out[13]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector2~combout  & (!\Processor|datapath|ALU|data_out[12]~41 )) # (!\Processor|datapath|BUS|Selector2~combout  & 
// ((\Processor|datapath|ALU|data_out[12]~41 ) # (GND)))))
// \Processor|datapath|ALU|data_out[13]~43  = CARRY((\Processor|datapath|AC|data_out[13]~_Duplicate_1_q  & (!\Processor|datapath|BUS|Selector2~combout  & !\Processor|datapath|ALU|data_out[12]~41 )) # (!\Processor|datapath|AC|data_out[13]~_Duplicate_1_q  & 
// ((!\Processor|datapath|ALU|data_out[12]~41 ) # (!\Processor|datapath|BUS|Selector2~combout ))))

	.dataa(\Processor|datapath|AC|data_out[13]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector2~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[12]~41 ),
	.combout(\Processor|datapath|ALU|data_out[13]~42_combout ),
	.cout(\Processor|datapath|ALU|data_out[13]~43 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[13]~42 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[13]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[13]~feeder_combout  = \Processor|datapath|ALU|data_out[13]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[13]~42_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \Processor|datapath|R|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~7_combout  = (\Processor|datapath|R|data_out [14] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(\Processor|datapath|R|data_out [14]),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~7 .lut_mask = 16'hCC00;
defparam \Processor|datapath|BUS|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
cycloneive_lcell_comb \Processor|datapath|PC|data_out[14]~42 (
// Equation(s):
// \Processor|datapath|PC|data_out[14]~42_combout  = (\Processor|datapath|PC|data_out [14] & (!\Processor|datapath|PC|data_out[13]~41 )) # (!\Processor|datapath|PC|data_out [14] & ((\Processor|datapath|PC|data_out[13]~41 ) # (GND)))
// \Processor|datapath|PC|data_out[14]~43  = CARRY((!\Processor|datapath|PC|data_out[13]~41 ) # (!\Processor|datapath|PC|data_out [14]))

	.dataa(\Processor|datapath|PC|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[13]~41 ),
	.combout(\Processor|datapath|PC|data_out[14]~42_combout ),
	.cout(\Processor|datapath|PC|data_out[14]~43 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[14]~42 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N27
dffeas \Processor|datapath|PC|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[14]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~12_combout  = (\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & ((!\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((\Processor|datapath|PC|data_out [14] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|datapath|PC|data_out [14]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~12 .lut_mask = 16'h1173;
defparam \Processor|datapath|BUS|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \Processor|datapath|AC|data_out[14]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector1~12_combout  & ((\Processor|datapath|AC|data_out[14]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|datapath|BUS|Selector1~12_combout ),
	.datad(\Processor|datapath|AC|data_out[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~13 .lut_mask = 16'h3010;
defparam \Processor|datapath|BUS|Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \Processor|datapath|DR|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~8_combout  = (\Processor|datapath|BUS|Selector1~13_combout  & ((\Processor|datapath|BUS|Selector1~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector1~13_combout  & 
// (((\Processor|datapath|DR|data_out [14] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector1~7_combout ),
	.datab(\Processor|datapath|BUS|Selector1~13_combout ),
	.datac(\Processor|datapath|DR|data_out [14]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~8 .lut_mask = 16'hB8CC;
defparam \Processor|datapath|BUS|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \Processor|datapath|IR|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~10_combout  = (!\Processor|control_unit|control_out [7] & (\memory_ip_data|altsyncram_component|auto_generated|q_a [14] & \Processor|datapath|BUS|Selector15~14_combout ))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(gnd),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~10 .lut_mask = 16'h5000;
defparam \Processor|datapath|BUS|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~9_combout  = (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [14] & \Processor|datapath|BUS|Selector15~14_combout )))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~9 .lut_mask = 16'h1000;
defparam \Processor|datapath|BUS|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector1~9_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector1~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector1~10_combout ),
	.datad(\Processor|datapath|BUS|Selector1~9_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1~11 .lut_mask = 16'hD951;
defparam \Processor|datapath|BUS|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector1 (
// Equation(s):
// \Processor|datapath|BUS|Selector1~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector1~11_combout  & (\Processor|datapath|BUS|Selector1~8_combout )) # (!\Processor|datapath|BUS|Selector1~11_combout  & 
// ((\Processor|datapath|IR|data_out [14]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector1~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~20_combout ),
	.datab(\Processor|datapath|BUS|Selector1~8_combout ),
	.datac(\Processor|datapath|IR|data_out [14]),
	.datad(\Processor|datapath|BUS|Selector1~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector1~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector1 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Selector1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[14]~44 (
// Equation(s):
// \Processor|datapath|ALU|data_out[14]~44_combout  = ((\Processor|datapath|AC|data_out[14]~_Duplicate_1_q  $ (\Processor|datapath|BUS|Selector1~combout  $ (!\Processor|datapath|ALU|data_out[13]~43 )))) # (GND)
// \Processor|datapath|ALU|data_out[14]~45  = CARRY((\Processor|datapath|AC|data_out[14]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector1~combout ) # (!\Processor|datapath|ALU|data_out[13]~43 ))) # (!\Processor|datapath|AC|data_out[14]~_Duplicate_1_q  & 
// (\Processor|datapath|BUS|Selector1~combout  & !\Processor|datapath|ALU|data_out[13]~43 )))

	.dataa(\Processor|datapath|AC|data_out[14]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector1~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[13]~43 ),
	.combout(\Processor|datapath|ALU|data_out[14]~44_combout ),
	.cout(\Processor|datapath|ALU|data_out[14]~45 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[14]~44 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[14]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[14]~feeder_combout  = \Processor|datapath|ALU|data_out[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[14]~44_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \Processor|datapath|IR|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
cycloneive_lcell_comb \Processor|datapath|PC|data_out[15]~44 (
// Equation(s):
// \Processor|datapath|PC|data_out[15]~44_combout  = \Processor|datapath|PC|data_out[14]~43  $ (!\Processor|datapath|PC|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|PC|data_out [15]),
	.cin(\Processor|datapath|PC|data_out[14]~43 ),
	.combout(\Processor|datapath|PC|data_out[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[15]~44 .lut_mask = 16'hF00F;
defparam \Processor|datapath|PC|data_out[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N29
dffeas \Processor|datapath|PC|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~12_combout  = (\Processor|control_unit|control_out [5] & (((!\Processor|control_unit|control_out [2] & !\Processor|control_unit|control_out [6])))) # (!\Processor|control_unit|control_out [5] & 
// (((\Processor|datapath|PC|data_out [15] & !\Processor|control_unit|control_out [2])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|datapath|PC|data_out [15]),
	.datac(\Processor|control_unit|control_out [2]),
	.datad(\Processor|control_unit|control_out [6]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~12 .lut_mask = 16'h045F;
defparam \Processor|datapath|BUS|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \Processor|datapath|AC|data_out[15]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector0~12_combout  & ((\Processor|datapath|AC|data_out[15]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [4]),
	.datab(\Processor|datapath|BUS|Selector0~12_combout ),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|AC|data_out[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~13 .lut_mask = 16'h4404;
defparam \Processor|datapath|BUS|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \Processor|datapath|R|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~7_combout  = (\Processor|datapath|R|data_out [15] & \Processor|control_unit|control_out [2])

	.dataa(\Processor|datapath|R|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~7 .lut_mask = 16'hAA00;
defparam \Processor|datapath|BUS|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \Processor|datapath|DR|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~8_combout  = (\Processor|datapath|BUS|Selector0~13_combout  & ((\Processor|datapath|BUS|Selector0~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector0~13_combout  & 
// (((\Processor|datapath|DR|data_out [15] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector0~13_combout ),
	.datab(\Processor|datapath|BUS|Selector0~7_combout ),
	.datac(\Processor|datapath|DR|data_out [15]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~8 .lut_mask = 16'hD8AA;
defparam \Processor|datapath|BUS|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~9_combout  = (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [15] & \Processor|datapath|BUS|Selector15~14_combout )))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~9 .lut_mask = 16'h1000;
defparam \Processor|datapath|BUS|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~10_combout  = (!\Processor|control_unit|control_out [7] & (\memory_ip_data|altsyncram_component|auto_generated|q_a [15] & \Processor|datapath|BUS|Selector15~14_combout ))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(gnd),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [15]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~10 .lut_mask = 16'h5000;
defparam \Processor|datapath|BUS|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & (\Processor|datapath|BUS|Selector0~9_combout ))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector0~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector0~9_combout ),
	.datad(\Processor|datapath|BUS|Selector0~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0~11 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector0 (
// Equation(s):
// \Processor|datapath|BUS|Selector0~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector0~11_combout  & ((\Processor|datapath|BUS|Selector0~8_combout ))) # (!\Processor|datapath|BUS|Selector0~11_combout  & 
// (\Processor|datapath|IR|data_out [15])))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector0~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~20_combout ),
	.datab(\Processor|datapath|IR|data_out [15]),
	.datac(\Processor|datapath|BUS|Selector0~8_combout ),
	.datad(\Processor|datapath|BUS|Selector0~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector0~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector0 .lut_mask = 16'hF588;
defparam \Processor|datapath|BUS|Selector0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[15]~46 (
// Equation(s):
// \Processor|datapath|ALU|data_out[15]~46_combout  = \Processor|datapath|BUS|Selector0~combout  $ (\Processor|datapath|ALU|data_out[14]~45  $ (\Processor|datapath|AC|data_out[15]~_Duplicate_1_q ))

	.dataa(\Processor|datapath|BUS|Selector0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|AC|data_out[15]~_Duplicate_1_q ),
	.cin(\Processor|datapath|ALU|data_out[14]~45 ),
	.combout(\Processor|datapath|ALU|data_out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[15]~46 .lut_mask = 16'hA55A;
defparam \Processor|datapath|ALU|data_out[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[15]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[15]~feeder_combout  = \Processor|datapath|ALU|data_out[15]~46_combout 

	.dataa(\Processor|datapath|ALU|data_out[15]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[15]~feeder .lut_mask = 16'hAAAA;
defparam \Processor|datapath|ALU|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X18_Y4_N0
cycloneive_mac_mult \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.dataa({\Processor|datapath|AC|data_out~7_combout ,\Processor|datapath|AC|data_out~6_combout ,\Processor|datapath|AC|data_out~5_combout ,\Processor|datapath|AC|data_out~3_combout ,\Processor|datapath|AC|data_out~2_combout ,\Processor|datapath|AC|data_out~4_combout ,
\Processor|datapath|AC|data_out~8_combout ,\Processor|datapath|AC|data_out~9_combout ,\Processor|datapath|AC|data_out~10_combout ,\Processor|datapath|AC|data_out~11_combout ,\Processor|datapath|AC|data_out~12_combout ,\Processor|datapath|AC|data_out~13_combout ,
\Processor|datapath|AC|data_out~14_combout ,\Processor|datapath|AC|data_out~15_combout ,\Processor|datapath|AC|data_out~16_combout ,\Processor|datapath|AC|data_out~0_combout ,gnd,gnd}),
	.datab({\Processor|datapath|BUS|Selector0~combout ,\Processor|datapath|BUS|Selector1~combout ,\Processor|datapath|BUS|Selector2~combout ,\Processor|datapath|BUS|Selector3~combout ,\Processor|datapath|BUS|Selector4~combout ,\Processor|datapath|BUS|Selector5~combout ,
\Processor|datapath|BUS|Selector6~combout ,\Processor|datapath|BUS|Selector7~combout ,\Processor|datapath|BUS|Selector8~combout ,\Processor|datapath|BUS|Selector9~combout ,\Processor|datapath|BUS|Selector10~combout ,\Processor|datapath|BUS|Selector11~combout ,
\Processor|datapath|BUS|Selector12~combout ,\Processor|datapath|BUS|Selector13~combout ,\Processor|datapath|BUS|Selector14~combout ,\Processor|datapath|BUS|Selector15~combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y4_N2
cycloneive_mac_out \Processor|datapath|ALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~dataout ,
\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~3 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~2 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~1 ,\Processor|datapath|ALU|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Processor|datapath|ALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X17_Y3_N19
dffeas \Processor|control_unit|control_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[9] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneive_lcell_comb \Processor|datapath|ALU|Equal1~0 (
// Equation(s):
// \Processor|datapath|ALU|Equal1~0_combout  = (!\Processor|control_unit|control_out [8] & \Processor|control_unit|control_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [8]),
	.datad(\Processor|control_unit|control_out [9]),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|Equal1~0 .lut_mask = 16'h0F00;
defparam \Processor|datapath|ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneive_lcell_comb \Processor|datapath|ALU|WideNor0~0 (
// Equation(s):
// \Processor|datapath|ALU|WideNor0~0_combout  = \Processor|control_unit|control_out [8] $ (\Processor|control_unit|control_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [8]),
	.datad(\Processor|control_unit|control_out [9]),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|WideNor0~0 .lut_mask = 16'h0FF0;
defparam \Processor|datapath|ALU|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \Processor|datapath|ALU|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[15]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \Processor|datapath|AC|data_out~7 (
// Equation(s):
// \Processor|datapath|AC|data_out~7_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [15]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector0~combout ))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(\Processor|datapath|BUS|Selector0~combout ),
	.datad(\Processor|datapath|ALU|data_out [15]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~7 .lut_mask = 16'hFC30;
defparam \Processor|datapath|AC|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \Processor|datapath|ALU|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[14]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \Processor|datapath|AC|data_out~6 (
// Equation(s):
// \Processor|datapath|AC|data_out~6_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [14]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector1~combout ))

	.dataa(\Processor|datapath|BUS|Selector1~combout ),
	.datab(gnd),
	.datac(\Processor|datapath|ALU|data_out [14]),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~6 .lut_mask = 16'hF0AA;
defparam \Processor|datapath|AC|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \Processor|datapath|ALU|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[13]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \Processor|datapath|AC|data_out~5 (
// Equation(s):
// \Processor|datapath|AC|data_out~5_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [13])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector2~combout )))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(\Processor|datapath|ALU|data_out [13]),
	.datad(\Processor|datapath|BUS|Selector2~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~5 .lut_mask = 16'hF3C0;
defparam \Processor|datapath|AC|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \Processor|datapath|ALU|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[12]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \Processor|datapath|AC|data_out~3 (
// Equation(s):
// \Processor|datapath|AC|data_out~3_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [12]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector3~combout ))

	.dataa(\Processor|datapath|BUS|Selector3~combout ),
	.datab(\Processor|datapath|ALU|data_out [12]),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~3 .lut_mask = 16'hCCAA;
defparam \Processor|datapath|AC|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \Processor|datapath|ALU|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[11]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \Processor|datapath|AC|data_out~2 (
// Equation(s):
// \Processor|datapath|AC|data_out~2_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [11])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector4~combout )))

	.dataa(\Processor|datapath|ALU|data_out [11]),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Selector4~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~2 .lut_mask = 16'hBB88;
defparam \Processor|datapath|AC|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \Processor|datapath|ALU|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[4]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \Processor|datapath|AC|data_out~13 (
// Equation(s):
// \Processor|datapath|AC|data_out~13_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [4]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector11~combout ))

	.dataa(\Processor|datapath|BUS|Selector11~combout ),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out [4]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~13 .lut_mask = 16'hEE22;
defparam \Processor|datapath|AC|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \Processor|datapath|ALU|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[3]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \Processor|datapath|AC|data_out~14 (
// Equation(s):
// \Processor|datapath|AC|data_out~14_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [3])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector12~combout )))

	.dataa(\Processor|datapath|ALU|data_out [3]),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Selector12~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~14 .lut_mask = 16'hBB88;
defparam \Processor|datapath|AC|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \Processor|datapath|ALU|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[2]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \Processor|datapath|AC|data_out~15 (
// Equation(s):
// \Processor|datapath|AC|data_out~15_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [2]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector13~combout ))

	.dataa(gnd),
	.datab(\Processor|datapath|BUS|Selector13~combout ),
	.datac(\Processor|datapath|ALU|data_out [2]),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~15 .lut_mask = 16'hF0CC;
defparam \Processor|datapath|AC|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \Processor|datapath|ALU|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[1]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \Processor|datapath|AC|data_out~16 (
// Equation(s):
// \Processor|datapath|AC|data_out~16_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [1]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector14~combout ))

	.dataa(gnd),
	.datab(\Processor|datapath|BUS|Selector14~combout ),
	.datac(\Processor|datapath|ALU|data_out [1]),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~16 .lut_mask = 16'hF0CC;
defparam \Processor|datapath|AC|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \Processor|datapath|ALU|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[0]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~dataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \Processor|datapath|AC|data_out~0 (
// Equation(s):
// \Processor|datapath|AC|data_out~0_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [0]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector15~combout ))

	.dataa(\Processor|datapath|BUS|Selector15~combout ),
	.datab(\Processor|datapath|ALU|data_out [0]),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~0 .lut_mask = 16'hCCAA;
defparam \Processor|datapath|AC|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \Processor|datapath|AC|data_out[0]~_Duplicate_1feeder (
// Equation(s):
// \Processor|datapath|AC|data_out[0]~_Duplicate_1feeder_combout  = \Processor|datapath|AC|data_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|AC|data_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[0]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \Processor|datapath|AC|data_out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \Processor|datapath|AC|data_out[0]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~21 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~21_combout  = (\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & ((!\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((!\Processor|datapath|PC|data_out [0] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|datapath|PC|data_out [0]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~21_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~21 .lut_mask = 16'h1137;
defparam \Processor|datapath|BUS|Selector15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~22 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~22_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector15~21_combout  & ((\Processor|datapath|AC|data_out[0]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|AC|data_out[0]~_Duplicate_1_q ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|datapath|BUS|Selector15~21_combout ),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~22_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~22 .lut_mask = 16'h2030;
defparam \Processor|datapath|BUS|Selector15~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~13_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector15~22_combout  & (\Processor|datapath|BUS|Selector15~11_combout )) # (!\Processor|datapath|BUS|Selector15~22_combout  & 
// ((\Processor|datapath|DR|data_out [0]))))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (((\Processor|datapath|BUS|Selector15~22_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~11_combout ),
	.datab(\Processor|datapath|BUS|Selector15~12_combout ),
	.datac(\Processor|datapath|DR|data_out [0]),
	.datad(\Processor|datapath|BUS|Selector15~22_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~13 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \Processor|datapath|IR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~17 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~17_combout  = (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [0] & \Processor|datapath|BUS|Selector15~14_combout )))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~17_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~17 .lut_mask = 16'h1000;
defparam \Processor|datapath|BUS|Selector15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~18 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~18_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~18 .lut_mask = 16'h0C00;
defparam \Processor|datapath|BUS|Selector15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~19 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~19_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~17_combout )) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector15~18_combout ))))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector15~17_combout ),
	.datad(\Processor|datapath|BUS|Selector15~18_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~19_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~19 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Selector15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector15~19_combout  & (\Processor|datapath|BUS|Selector15~13_combout )) # (!\Processor|datapath|BUS|Selector15~19_combout  & 
// ((\Processor|datapath|IR|data_out [0]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector15~19_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~20_combout ),
	.datab(\Processor|datapath|BUS|Selector15~13_combout ),
	.datac(\Processor|datapath|IR|data_out [0]),
	.datad(\Processor|datapath|BUS|Selector15~19_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Selector15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \Processor|datapath|AR|data_out[0]~0 (
// Equation(s):
// \Processor|datapath|AR|data_out[0]~0_combout  = (\Processor|control_unit|control_out [15] & ((\Processor|datapath|BUS|Selector15~combout ))) # (!\Processor|control_unit|control_out [15] & (\Processor|datapath|AR|data_out [0]))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [15]),
	.datac(\Processor|datapath|AR|data_out [0]),
	.datad(\Processor|datapath|BUS|Selector15~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AR|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[0]~0 .lut_mask = 16'hFC30;
defparam \Processor|datapath|AR|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N11
dffeas \Processor|datapath|AR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AR|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \addr_out~32 (
// Equation(s):
// \addr_out~32_combout  = (\read_en_ext[1]~input_o  & (read_en[1] & (\mem_write_data_proc~q  $ (!\mem_write_data_ext~input_o )))) # (!\read_en_ext[1]~input_o  & (\mem_write_data_proc~q  $ ((!\mem_write_data_ext~input_o ))))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~32 .lut_mask = 16'hC341;
defparam \addr_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \addr_out~33 (
// Equation(s):
// \addr_out~33_combout  = (\addr_out~31_combout  & ((\addr_ext[0]~input_o ) # ((\addr_out[0]~reg0_q  & \addr_out~32_combout )))) # (!\addr_out~31_combout  & (\addr_out[0]~reg0_q  & (\addr_out~32_combout )))

	.dataa(\addr_out~31_combout ),
	.datab(\addr_out[0]~reg0_q ),
	.datac(\addr_out~32_combout ),
	.datad(\addr_ext[0]~input_o ),
	.cin(gnd),
	.combout(\addr_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~33 .lut_mask = 16'hEAC0;
defparam \addr_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\read_en_ext[1]~input_o  & read_en[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\read_en_ext[1]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0F00;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \addr_out~30 (
// Equation(s):
// \addr_out~30_combout  = (\read_en_ext[1]~input_o  & (\mem_write_data_proc~q  & (!\mem_write_data_ext~input_o  & read_en[1]))) # (!\read_en_ext[1]~input_o  & ((read_en[1]) # ((\mem_write_data_proc~q  & !\mem_write_data_ext~input_o ))))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~30 .lut_mask = 16'h5D04;
defparam \addr_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \addr_out~34 (
// Equation(s):
// \addr_out~34_combout  = (\Processor|datapath|AR|data_out [0] & ((\addr_out~30_combout ) # ((\addr_out~33_combout  & !\always0~0_combout )))) # (!\Processor|datapath|AR|data_out [0] & (\addr_out~33_combout  & (!\always0~0_combout )))

	.dataa(\Processor|datapath|AR|data_out [0]),
	.datab(\addr_out~33_combout ),
	.datac(\always0~0_combout ),
	.datad(\addr_out~30_combout ),
	.cin(gnd),
	.combout(\addr_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~34 .lut_mask = 16'hAE0C;
defparam \addr_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N25
dffeas \addr_out[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[0]~reg0 .is_wysiwyg = "true";
defparam \addr_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~10_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & \memory_ip_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\Processor|datapath|BUS|Selector15~14_combout ),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~10 .lut_mask = 16'h3000;
defparam \Processor|datapath|BUS|Selector10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [7] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~9 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector10~9_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector10~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector10~10_combout ),
	.datad(\Processor|datapath|BUS|Selector10~9_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10~11 .lut_mask = 16'hD951;
defparam \Processor|datapath|BUS|Selector10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector10 (
// Equation(s):
// \Processor|datapath|BUS|Selector10~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector10~11_combout  & (\Processor|datapath|BUS|Selector10~8_combout )) # (!\Processor|datapath|BUS|Selector10~11_combout  & 
// ((\Processor|datapath|IR|data_out [5]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector10~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector10~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [5]),
	.datad(\Processor|datapath|BUS|Selector10~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector10~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector10 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[5]~26 (
// Equation(s):
// \Processor|datapath|ALU|data_out[5]~26_combout  = (\Processor|datapath|AC|data_out[5]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector10~combout  & (\Processor|datapath|ALU|data_out[4]~25  & VCC)) # (!\Processor|datapath|BUS|Selector10~combout  & 
// (!\Processor|datapath|ALU|data_out[4]~25 )))) # (!\Processor|datapath|AC|data_out[5]~_Duplicate_1_q  & ((\Processor|datapath|BUS|Selector10~combout  & (!\Processor|datapath|ALU|data_out[4]~25 )) # (!\Processor|datapath|BUS|Selector10~combout  & 
// ((\Processor|datapath|ALU|data_out[4]~25 ) # (GND)))))
// \Processor|datapath|ALU|data_out[5]~27  = CARRY((\Processor|datapath|AC|data_out[5]~_Duplicate_1_q  & (!\Processor|datapath|BUS|Selector10~combout  & !\Processor|datapath|ALU|data_out[4]~25 )) # (!\Processor|datapath|AC|data_out[5]~_Duplicate_1_q  & 
// ((!\Processor|datapath|ALU|data_out[4]~25 ) # (!\Processor|datapath|BUS|Selector10~combout ))))

	.dataa(\Processor|datapath|AC|data_out[5]~_Duplicate_1_q ),
	.datab(\Processor|datapath|BUS|Selector10~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[4]~25 ),
	.combout(\Processor|datapath|ALU|data_out[5]~26_combout ),
	.cout(\Processor|datapath|ALU|data_out[5]~27 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[5]~26 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[5]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[5]~feeder_combout  = \Processor|datapath|ALU|data_out[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[5]~26_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \Processor|datapath|ALU|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[5]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \Processor|datapath|AC|data_out~12 (
// Equation(s):
// \Processor|datapath|AC|data_out~12_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [5])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector10~combout )))

	.dataa(\Processor|control_unit|control_out [22]),
	.datab(\Processor|datapath|ALU|data_out [5]),
	.datac(\Processor|datapath|BUS|Selector10~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~12 .lut_mask = 16'hD8D8;
defparam \Processor|datapath|AC|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \Processor|datapath|AC|data_out[5]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[6]~28 (
// Equation(s):
// \Processor|datapath|ALU|data_out[6]~28_combout  = ((\Processor|datapath|BUS|Selector9~combout  $ (\Processor|datapath|AC|data_out[6]~_Duplicate_1_q  $ (!\Processor|datapath|ALU|data_out[5]~27 )))) # (GND)
// \Processor|datapath|ALU|data_out[6]~29  = CARRY((\Processor|datapath|BUS|Selector9~combout  & ((\Processor|datapath|AC|data_out[6]~_Duplicate_1_q ) # (!\Processor|datapath|ALU|data_out[5]~27 ))) # (!\Processor|datapath|BUS|Selector9~combout  & 
// (\Processor|datapath|AC|data_out[6]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[5]~27 )))

	.dataa(\Processor|datapath|BUS|Selector9~combout ),
	.datab(\Processor|datapath|AC|data_out[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[5]~27 ),
	.combout(\Processor|datapath|ALU|data_out[6]~28_combout ),
	.cout(\Processor|datapath|ALU|data_out[6]~29 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[6]~28 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[6]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[6]~feeder_combout  = \Processor|datapath|ALU|data_out[6]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[6]~28_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \Processor|datapath|ALU|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[6]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \Processor|datapath|AC|data_out~11 (
// Equation(s):
// \Processor|datapath|AC|data_out~11_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [6])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector9~combout )))

	.dataa(\Processor|datapath|ALU|data_out [6]),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Selector9~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~11 .lut_mask = 16'hBB88;
defparam \Processor|datapath|AC|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \Processor|datapath|AC|data_out[6]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~12_combout  = (\Processor|control_unit|control_out [5] & (!\Processor|control_unit|control_out [2] & ((!\Processor|control_unit|control_out [6])))) # (!\Processor|control_unit|control_out [5] & 
// (((!\Processor|control_unit|control_out [2] & \Processor|datapath|PC|data_out [6])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|datapath|PC|data_out [6]),
	.datad(\Processor|control_unit|control_out [6]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~12 .lut_mask = 16'h1077;
defparam \Processor|datapath|BUS|Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector9~12_combout  & ((\Processor|datapath|AC|data_out[6]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|AC|data_out[6]~_Duplicate_1_q ),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|datapath|BUS|Selector9~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~13 .lut_mask = 16'h2300;
defparam \Processor|datapath|BUS|Selector9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \Processor|datapath|R|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~7_combout  = (\Processor|datapath|R|data_out [6] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [6]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \Processor|datapath|DR|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~8_combout  = (\Processor|datapath|BUS|Selector9~13_combout  & ((\Processor|datapath|BUS|Selector9~7_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector9~13_combout  & 
// (((\Processor|datapath|DR|data_out [6] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector9~13_combout ),
	.datab(\Processor|datapath|BUS|Selector9~7_combout ),
	.datac(\Processor|datapath|DR|data_out [6]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~8 .lut_mask = 16'hD8AA;
defparam \Processor|datapath|BUS|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \Processor|datapath|IR|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~10 .lut_mask = 16'h2020;
defparam \Processor|datapath|BUS|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [6] & !\Processor|control_unit|control_out [16])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Processor|control_unit|control_out [16]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~9 .lut_mask = 16'h0020;
defparam \Processor|datapath|BUS|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector9~9_combout )))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector9~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector9~10_combout ),
	.datad(\Processor|datapath|BUS|Selector9~9_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9~11 .lut_mask = 16'hD951;
defparam \Processor|datapath|BUS|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector9 (
// Equation(s):
// \Processor|datapath|BUS|Selector9~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector9~11_combout  & (\Processor|datapath|BUS|Selector9~8_combout )) # (!\Processor|datapath|BUS|Selector9~11_combout  & 
// ((\Processor|datapath|IR|data_out [6]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector9~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector9~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [6]),
	.datad(\Processor|datapath|BUS|Selector9~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector9~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector9 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[7]~30 (
// Equation(s):
// \Processor|datapath|ALU|data_out[7]~30_combout  = (\Processor|datapath|BUS|Selector8~combout  & ((\Processor|datapath|AC|data_out[7]~_Duplicate_1_q  & (\Processor|datapath|ALU|data_out[6]~29  & VCC)) # (!\Processor|datapath|AC|data_out[7]~_Duplicate_1_q  
// & (!\Processor|datapath|ALU|data_out[6]~29 )))) # (!\Processor|datapath|BUS|Selector8~combout  & ((\Processor|datapath|AC|data_out[7]~_Duplicate_1_q  & (!\Processor|datapath|ALU|data_out[6]~29 )) # (!\Processor|datapath|AC|data_out[7]~_Duplicate_1_q  & 
// ((\Processor|datapath|ALU|data_out[6]~29 ) # (GND)))))
// \Processor|datapath|ALU|data_out[7]~31  = CARRY((\Processor|datapath|BUS|Selector8~combout  & (!\Processor|datapath|AC|data_out[7]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[6]~29 )) # (!\Processor|datapath|BUS|Selector8~combout  & 
// ((!\Processor|datapath|ALU|data_out[6]~29 ) # (!\Processor|datapath|AC|data_out[7]~_Duplicate_1_q ))))

	.dataa(\Processor|datapath|BUS|Selector8~combout ),
	.datab(\Processor|datapath|AC|data_out[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[6]~29 ),
	.combout(\Processor|datapath|ALU|data_out[7]~30_combout ),
	.cout(\Processor|datapath|ALU|data_out[7]~31 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[7]~30 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[7]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[7]~feeder_combout  = \Processor|datapath|ALU|data_out[7]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[7]~30_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \Processor|datapath|ALU|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[7]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \Processor|datapath|AC|data_out~10 (
// Equation(s):
// \Processor|datapath|AC|data_out~10_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [7])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector8~combout )))

	.dataa(gnd),
	.datab(\Processor|datapath|ALU|data_out [7]),
	.datac(\Processor|datapath|BUS|Selector8~combout ),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~10 .lut_mask = 16'hCCF0;
defparam \Processor|datapath|AC|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \Processor|datapath|AC|data_out[7]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~12_combout  = (\Processor|control_unit|control_out [6] & (\Processor|datapath|PC|data_out [7] & (!\Processor|control_unit|control_out [5] & !\Processor|control_unit|control_out [2]))) # 
// (!\Processor|control_unit|control_out [6] & (((!\Processor|control_unit|control_out [2]) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|datapath|PC|data_out [7]),
	.datac(\Processor|control_unit|control_out [5]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~12 .lut_mask = 16'h055D;
defparam \Processor|datapath|BUS|Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector8~12_combout  & ((\Processor|datapath|AC|data_out[7]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|AC|data_out[7]~_Duplicate_1_q ),
	.datab(\Processor|control_unit|control_out [5]),
	.datac(\Processor|control_unit|control_out [4]),
	.datad(\Processor|datapath|BUS|Selector8~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~13 .lut_mask = 16'h0B00;
defparam \Processor|datapath|BUS|Selector8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \Processor|datapath|R|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~7_combout  = (\Processor|datapath|R|data_out [7] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [7]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~8_combout  = (\Processor|datapath|BUS|Selector8~13_combout  & (((\Processor|datapath|BUS|Selector8~7_combout ) # (!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector8~13_combout  & 
// (\Processor|datapath|DR|data_out [7] & (\Processor|datapath|BUS|Selector15~12_combout )))

	.dataa(\Processor|datapath|DR|data_out [7]),
	.datab(\Processor|datapath|BUS|Selector8~13_combout ),
	.datac(\Processor|datapath|BUS|Selector15~12_combout ),
	.datad(\Processor|datapath|BUS|Selector8~7_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~8 .lut_mask = 16'hEC2C;
defparam \Processor|datapath|BUS|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \Processor|datapath|IR|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~9_combout  = (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [7] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [7] & \Processor|datapath|BUS|Selector15~14_combout )))

	.dataa(\Processor|control_unit|control_out [16]),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~9 .lut_mask = 16'h1000;
defparam \Processor|datapath|BUS|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(gnd),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~10 .lut_mask = 16'h2200;
defparam \Processor|datapath|BUS|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~11_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector8~9_combout )) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector8~10_combout ))))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector8~9_combout ),
	.datad(\Processor|datapath|BUS|Selector8~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8~11 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector8 (
// Equation(s):
// \Processor|datapath|BUS|Selector8~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector8~11_combout  & (\Processor|datapath|BUS|Selector8~8_combout )) # (!\Processor|datapath|BUS|Selector8~11_combout  & 
// ((\Processor|datapath|IR|data_out [7]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector8~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector8~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [7]),
	.datad(\Processor|datapath|BUS|Selector8~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector8~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector8 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[8]~32 (
// Equation(s):
// \Processor|datapath|ALU|data_out[8]~32_combout  = ((\Processor|datapath|BUS|Selector7~combout  $ (\Processor|datapath|AC|data_out[8]~_Duplicate_1_q  $ (!\Processor|datapath|ALU|data_out[7]~31 )))) # (GND)
// \Processor|datapath|ALU|data_out[8]~33  = CARRY((\Processor|datapath|BUS|Selector7~combout  & ((\Processor|datapath|AC|data_out[8]~_Duplicate_1_q ) # (!\Processor|datapath|ALU|data_out[7]~31 ))) # (!\Processor|datapath|BUS|Selector7~combout  & 
// (\Processor|datapath|AC|data_out[8]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[7]~31 )))

	.dataa(\Processor|datapath|BUS|Selector7~combout ),
	.datab(\Processor|datapath|AC|data_out[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[7]~31 ),
	.combout(\Processor|datapath|ALU|data_out[8]~32_combout ),
	.cout(\Processor|datapath|ALU|data_out[8]~33 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[8]~32 .lut_mask = 16'h698E;
defparam \Processor|datapath|ALU|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[8]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[8]~feeder_combout  = \Processor|datapath|ALU|data_out[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[8]~32_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \Processor|datapath|ALU|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[8]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \Processor|datapath|AC|data_out~9 (
// Equation(s):
// \Processor|datapath|AC|data_out~9_combout  = (\Processor|control_unit|control_out [22] & (\Processor|datapath|ALU|data_out [8])) # (!\Processor|control_unit|control_out [22] & ((\Processor|datapath|BUS|Selector7~combout )))

	.dataa(gnd),
	.datab(\Processor|datapath|ALU|data_out [8]),
	.datac(\Processor|datapath|BUS|Selector7~combout ),
	.datad(\Processor|control_unit|control_out [22]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~9 .lut_mask = 16'hCCF0;
defparam \Processor|datapath|AC|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \Processor|datapath|AC|data_out[8]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~2 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~2_combout  = (\Processor|datapath|BUS|Selector7~1_combout  & (!\Processor|control_unit|control_out [4] & ((\Processor|datapath|AC|data_out[8]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|BUS|Selector7~1_combout ),
	.datab(\Processor|control_unit|control_out [5]),
	.datac(\Processor|control_unit|control_out [4]),
	.datad(\Processor|datapath|AC|data_out[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~2 .lut_mask = 16'h0A02;
defparam \Processor|datapath|BUS|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~3 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~3_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector7~2_combout  & (\Processor|datapath|BUS|Selector7~0_combout )) # (!\Processor|datapath|BUS|Selector7~2_combout  & 
// ((\Processor|datapath|DR|data_out [8]))))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (((\Processor|datapath|BUS|Selector7~2_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~12_combout ),
	.datab(\Processor|datapath|BUS|Selector7~0_combout ),
	.datac(\Processor|datapath|DR|data_out [8]),
	.datad(\Processor|datapath|BUS|Selector7~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \Processor|datapath|IR|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~5 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~5_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(gnd),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~5 .lut_mask = 16'h2200;
defparam \Processor|datapath|BUS|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~4 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~4_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\Processor|control_unit|control_out [16]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~4 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7~6 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~6_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & ((\Processor|datapath|BUS|Selector7~4_combout ))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (\Processor|datapath|BUS|Selector7~5_combout )))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector7~5_combout ),
	.datad(\Processor|datapath|BUS|Selector7~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7~6 .lut_mask = 16'hB931;
defparam \Processor|datapath|BUS|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector7 (
// Equation(s):
// \Processor|datapath|BUS|Selector7~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector7~6_combout  & (\Processor|datapath|BUS|Selector7~3_combout )) # (!\Processor|datapath|BUS|Selector7~6_combout  & 
// ((\Processor|datapath|IR|data_out [8]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector7~6_combout ))))

	.dataa(\Processor|datapath|BUS|Selector7~3_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [8]),
	.datad(\Processor|datapath|BUS|Selector7~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector7~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector7 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[9]~34 (
// Equation(s):
// \Processor|datapath|ALU|data_out[9]~34_combout  = (\Processor|datapath|BUS|Selector6~combout  & ((\Processor|datapath|AC|data_out[9]~_Duplicate_1_q  & (\Processor|datapath|ALU|data_out[8]~33  & VCC)) # (!\Processor|datapath|AC|data_out[9]~_Duplicate_1_q  
// & (!\Processor|datapath|ALU|data_out[8]~33 )))) # (!\Processor|datapath|BUS|Selector6~combout  & ((\Processor|datapath|AC|data_out[9]~_Duplicate_1_q  & (!\Processor|datapath|ALU|data_out[8]~33 )) # (!\Processor|datapath|AC|data_out[9]~_Duplicate_1_q  & 
// ((\Processor|datapath|ALU|data_out[8]~33 ) # (GND)))))
// \Processor|datapath|ALU|data_out[9]~35  = CARRY((\Processor|datapath|BUS|Selector6~combout  & (!\Processor|datapath|AC|data_out[9]~_Duplicate_1_q  & !\Processor|datapath|ALU|data_out[8]~33 )) # (!\Processor|datapath|BUS|Selector6~combout  & 
// ((!\Processor|datapath|ALU|data_out[8]~33 ) # (!\Processor|datapath|AC|data_out[9]~_Duplicate_1_q ))))

	.dataa(\Processor|datapath|BUS|Selector6~combout ),
	.datab(\Processor|datapath|AC|data_out[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|ALU|data_out[8]~33 ),
	.combout(\Processor|datapath|ALU|data_out[9]~34_combout ),
	.cout(\Processor|datapath|ALU|data_out[9]~35 ));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[9]~34 .lut_mask = 16'h9617;
defparam \Processor|datapath|ALU|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[9]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[9]~feeder_combout  = \Processor|datapath|ALU|data_out[9]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[9]~34_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \Processor|datapath|ALU|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[9]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \Processor|datapath|AC|data_out~8 (
// Equation(s):
// \Processor|datapath|AC|data_out~8_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [9]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector6~combout ))

	.dataa(\Processor|control_unit|control_out [22]),
	.datab(gnd),
	.datac(\Processor|datapath|BUS|Selector6~combout ),
	.datad(\Processor|datapath|ALU|data_out [9]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~8 .lut_mask = 16'hFA50;
defparam \Processor|datapath|AC|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \Processor|datapath|AC|data_out[9]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AC|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~13_combout  = (\Processor|datapath|BUS|Selector6~12_combout  & (!\Processor|control_unit|control_out [4] & ((\Processor|datapath|AC|data_out[9]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|datapath|BUS|Selector6~12_combout ),
	.datab(\Processor|control_unit|control_out [5]),
	.datac(\Processor|control_unit|control_out [4]),
	.datad(\Processor|datapath|AC|data_out[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~13 .lut_mask = 16'h0A02;
defparam \Processor|datapath|BUS|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~8_combout  = (\Processor|datapath|BUS|Selector15~12_combout  & ((\Processor|datapath|BUS|Selector6~13_combout  & (\Processor|datapath|BUS|Selector6~7_combout )) # (!\Processor|datapath|BUS|Selector6~13_combout  & 
// ((\Processor|datapath|DR|data_out [9]))))) # (!\Processor|datapath|BUS|Selector15~12_combout  & (((\Processor|datapath|BUS|Selector6~13_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~12_combout ),
	.datab(\Processor|datapath|BUS|Selector6~7_combout ),
	.datac(\Processor|datapath|DR|data_out [9]),
	.datad(\Processor|datapath|BUS|Selector6~13_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~8 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \Processor|datapath|IR|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~9_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\Processor|control_unit|control_out [16]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~9 .lut_mask = 16'h0200;
defparam \Processor|datapath|BUS|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(gnd),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~10 .lut_mask = 16'h2200;
defparam \Processor|datapath|BUS|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~11_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector6~9_combout )) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector6~10_combout ))))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector6~9_combout ),
	.datad(\Processor|datapath|BUS|Selector6~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6~11 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector6 (
// Equation(s):
// \Processor|datapath|BUS|Selector6~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector6~11_combout  & (\Processor|datapath|BUS|Selector6~8_combout )) # (!\Processor|datapath|BUS|Selector6~11_combout  & 
// ((\Processor|datapath|IR|data_out [9]))))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector6~11_combout ))))

	.dataa(\Processor|datapath|BUS|Selector6~8_combout ),
	.datab(\Processor|datapath|BUS|Selector15~20_combout ),
	.datac(\Processor|datapath|IR|data_out [9]),
	.datad(\Processor|datapath|BUS|Selector6~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector6~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector6 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Selector6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \Processor|datapath|ALU|data_out[10]~feeder (
// Equation(s):
// \Processor|datapath|ALU|data_out[10]~feeder_combout  = \Processor|datapath|ALU|data_out[10]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out[10]~36_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|ALU|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|ALU|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \Processor|datapath|ALU|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|ALU|data_out[10]~feeder_combout ),
	.asdata(\Processor|datapath|ALU|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processor|datapath|ALU|Equal1~0_combout ),
	.ena(\Processor|datapath|ALU|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|ALU|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|ALU|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|ALU|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \Processor|datapath|AC|data_out~4 (
// Equation(s):
// \Processor|datapath|AC|data_out~4_combout  = (\Processor|control_unit|control_out [22] & ((\Processor|datapath|ALU|data_out [10]))) # (!\Processor|control_unit|control_out [22] & (\Processor|datapath|BUS|Selector5~combout ))

	.dataa(\Processor|datapath|BUS|Selector5~combout ),
	.datab(\Processor|control_unit|control_out [22]),
	.datac(gnd),
	.datad(\Processor|datapath|ALU|data_out [10]),
	.cin(gnd),
	.combout(\Processor|datapath|AC|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AC|data_out~4 .lut_mask = 16'hEE22;
defparam \Processor|datapath|AC|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \Processor|datapath|AC|data_out[10]~_Duplicate_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|AC|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|datapath|AC|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AC|data_out[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AC|data_out[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \Processor|datapath|AC|data_out[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~12 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~12_combout  = (\Processor|control_unit|control_out [2] & (((!\Processor|control_unit|control_out [6] & !\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((\Processor|datapath|PC|data_out [10] & !\Processor|control_unit|control_out [5])) # (!\Processor|control_unit|control_out [6])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|datapath|PC|data_out [10]),
	.datac(\Processor|control_unit|control_out [6]),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~12 .lut_mask = 16'h054F;
defparam \Processor|datapath|BUS|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~13 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~13_combout  = (!\Processor|control_unit|control_out [4] & (\Processor|datapath|BUS|Selector5~12_combout  & ((\Processor|datapath|AC|data_out[10]~_Duplicate_1_q ) # (!\Processor|control_unit|control_out [5]))))

	.dataa(\Processor|control_unit|control_out [5]),
	.datab(\Processor|control_unit|control_out [4]),
	.datac(\Processor|datapath|AC|data_out[10]~_Duplicate_1_q ),
	.datad(\Processor|datapath|BUS|Selector5~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~13 .lut_mask = 16'h3100;
defparam \Processor|datapath|BUS|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \Processor|datapath|DR|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \Processor|datapath|R|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Selector5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~7 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~7_combout  = (\Processor|datapath|R|data_out [10] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [10]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~7 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~8 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~8_combout  = (\Processor|datapath|BUS|Selector5~13_combout  & (((\Processor|datapath|BUS|Selector5~7_combout )) # (!\Processor|datapath|BUS|Selector15~12_combout ))) # (!\Processor|datapath|BUS|Selector5~13_combout  & 
// (\Processor|datapath|BUS|Selector15~12_combout  & (\Processor|datapath|DR|data_out [10])))

	.dataa(\Processor|datapath|BUS|Selector5~13_combout ),
	.datab(\Processor|datapath|BUS|Selector15~12_combout ),
	.datac(\Processor|datapath|DR|data_out [10]),
	.datad(\Processor|datapath|BUS|Selector5~7_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~8 .lut_mask = 16'hEA62;
defparam \Processor|datapath|BUS|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~9 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~9_combout  = (!\Processor|control_unit|control_out [7] & (!\Processor|control_unit|control_out [16] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [10] & \Processor|datapath|BUS|Selector15~14_combout )))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~9 .lut_mask = 16'h1000;
defparam \Processor|datapath|BUS|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~10 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~10_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\Processor|datapath|BUS|Selector15~14_combout ),
	.datab(\Processor|control_unit|control_out [7]),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~10 .lut_mask = 16'h2020;
defparam \Processor|datapath|BUS|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5~11 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~11_combout  = (\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector15~16_combout  & (\Processor|datapath|BUS|Selector5~9_combout ))) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// (((\Processor|datapath|BUS|Selector5~10_combout )) # (!\Processor|datapath|BUS|Selector15~16_combout )))

	.dataa(\Processor|datapath|BUS|Selector15~15_combout ),
	.datab(\Processor|datapath|BUS|Selector15~16_combout ),
	.datac(\Processor|datapath|BUS|Selector5~9_combout ),
	.datad(\Processor|datapath|BUS|Selector5~10_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5~11 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Selector5 (
// Equation(s):
// \Processor|datapath|BUS|Selector5~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector5~11_combout  & ((\Processor|datapath|BUS|Selector5~8_combout ))) # (!\Processor|datapath|BUS|Selector5~11_combout  & 
// (\Processor|datapath|IR|data_out [10])))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector5~11_combout ))))

	.dataa(\Processor|datapath|IR|data_out [10]),
	.datab(\Processor|datapath|BUS|Selector5~8_combout ),
	.datac(\Processor|datapath|BUS|Selector15~20_combout ),
	.datad(\Processor|datapath|BUS|Selector5~11_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector5~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector5 .lut_mask = 16'hCFA0;
defparam \Processor|datapath|BUS|Selector5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \Processor|datapath|IR|data_out[10]~feeder (
// Equation(s):
// \Processor|datapath|IR|data_out[10]~feeder_combout  = \Processor|datapath|BUS|Selector5~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Selector5~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|IR|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|IR|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \Processor|datapath|IR|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|IR|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
cycloneive_lcell_comb \state_machine|state[2]~12 (
// Equation(s):
// \state_machine|state[2]~12_combout  = (\Processor|datapath|IR|data_out [11] & (!\Processor|datapath|IR|data_out [10])) # (!\Processor|datapath|IR|data_out [11] & ((\Processor|datapath|IR|data_out [10]) # (\Processor|datapath|IR|data_out [12])))

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|IR|data_out [10]),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~12 .lut_mask = 16'h3F3C;
defparam \state_machine|state[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \state_machine|Equal0~1 (
// Equation(s):
// \state_machine|Equal0~1_combout  = (!\state_machine|state [3] & (\Processor|control_unit|control_out[16]~0_combout  & (!\state_machine|state [2] & \state_machine|Equal0~0_combout )))

	.dataa(\state_machine|state [3]),
	.datab(\Processor|control_unit|control_out[16]~0_combout ),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|Equal0~0_combout ),
	.cin(gnd),
	.combout(\state_machine|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~1 .lut_mask = 16'h0400;
defparam \state_machine|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
cycloneive_lcell_comb \state_machine|state[4]~14 (
// Equation(s):
// \state_machine|state[4]~14_combout  = (\state_machine|Equal0~1_combout ) # (!\state_machine|state[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state[4]~3_combout ),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~14 .lut_mask = 16'hFF0F;
defparam \state_machine|state[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
cycloneive_lcell_comb \state_machine|state[2]~15 (
// Equation(s):
// \state_machine|state[2]~15_combout  = (\state_machine|state[4]~13_combout  & ((\state_machine|state[2]~12_combout ) # ((\state_machine|Add0~4_combout  & !\state_machine|state[4]~14_combout )))) # (!\state_machine|state[4]~13_combout  & 
// (\state_machine|Add0~4_combout  & ((!\state_machine|state[4]~14_combout ))))

	.dataa(\state_machine|state[4]~13_combout ),
	.datab(\state_machine|Add0~4_combout ),
	.datac(\state_machine|state[2]~12_combout ),
	.datad(\state_machine|state[4]~14_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~15 .lut_mask = 16'hA0EC;
defparam \state_machine|state[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \state_machine|state[4]~5 (
// Equation(s):
// \state_machine|state[4]~5_combout  = (\state_machine|always0~3_combout  & ((\Processor|datapath|IR|data_out [13]) # ((\Processor|datapath|IR|data_out [14]) # (\Processor|datapath|IR|data_out [15]))))

	.dataa(\Processor|datapath|IR|data_out [13]),
	.datab(\Processor|datapath|IR|data_out [14]),
	.datac(\Processor|datapath|IR|data_out [15]),
	.datad(\state_machine|always0~3_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~5 .lut_mask = 16'hFE00;
defparam \state_machine|state[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
cycloneive_lcell_comb \state_machine|state[4]~6 (
// Equation(s):
// \state_machine|state[4]~6_combout  = (\state_machine|state[4]~5_combout ) # ((!\start~input_o  & (!\state_machine|Equal0~1_combout  & \state_machine|state[4]~3_combout )))

	.dataa(\start~input_o ),
	.datab(\state_machine|Equal0~1_combout ),
	.datac(\state_machine|state[4]~3_combout ),
	.datad(\state_machine|state[4]~5_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~6 .lut_mask = 16'hFF10;
defparam \state_machine|state[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
cycloneive_lcell_comb \state_machine|state[2]~16 (
// Equation(s):
// \state_machine|state[2]~16_combout  = (\start~input_o  & (\state_machine|state[2]~15_combout  & ((!\state_machine|state[4]~6_combout )))) # (!\start~input_o  & ((\state_machine|state [2]) # ((\state_machine|state[2]~15_combout  & 
// !\state_machine|state[4]~6_combout ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[2]~15_combout ),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state[4]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~16 .lut_mask = 16'h50DC;
defparam \state_machine|state[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \state_machine|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[2] .is_wysiwyg = "true";
defparam \state_machine|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \Processor|control_unit|Mux14~0 (
// Equation(s):
// \Processor|control_unit|Mux14~0_combout  = (\state_machine|state [0] & (\state_machine|state [2] $ (\state_machine|state [1])))

	.dataa(gnd),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux14~0 .lut_mask = 16'h0CC0;
defparam \Processor|control_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \Processor|control_unit|control_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[7] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Selector15~20 (
// Equation(s):
// \Processor|datapath|BUS|Selector15~20_combout  = (!\Processor|control_unit|control_out [16] & (!\Processor|control_unit|control_out [21] & ((\Processor|datapath|BUS|Selector15~14_combout ) # (!\Processor|control_unit|control_out [7]))))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|control_unit|control_out [16]),
	.datac(\Processor|control_unit|control_out [21]),
	.datad(\Processor|datapath|BUS|Selector15~14_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector15~20_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector15~20 .lut_mask = 16'h0301;
defparam \Processor|datapath|BUS|Selector15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~1 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~1_combout  = (\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [6] & ((!\Processor|control_unit|control_out [5])))) # (!\Processor|control_unit|control_out [2] & 
// (((!\Processor|control_unit|control_out [6] & \Processor|datapath|AC|data_out[11]~_Duplicate_1_q )) # (!\Processor|control_unit|control_out [5])))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [6]),
	.datac(\Processor|datapath|AC|data_out[11]~_Duplicate_1_q ),
	.datad(\Processor|control_unit|control_out [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~1 .lut_mask = 16'h1077;
defparam \Processor|datapath|BUS|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~2 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~2_combout  = (\Processor|datapath|BUS|Selector4~1_combout  & (!\Processor|control_unit|control_out [4] & ((\Processor|datapath|PC|data_out [11]) # (!\Processor|control_unit|control_out [6]))))

	.dataa(\Processor|control_unit|control_out [6]),
	.datab(\Processor|datapath|BUS|Selector4~1_combout ),
	.datac(\Processor|datapath|PC|data_out [11]),
	.datad(\Processor|control_unit|control_out [4]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~2 .lut_mask = 16'h00C4;
defparam \Processor|datapath|BUS|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \Processor|datapath|R|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~0 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~0_combout  = (\Processor|datapath|R|data_out [11] & \Processor|control_unit|control_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|R|data_out [11]),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~0 .lut_mask = 16'hF000;
defparam \Processor|datapath|BUS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \Processor|datapath|DR|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Selector4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~3 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~3_combout  = (\Processor|datapath|BUS|Selector4~2_combout  & ((\Processor|datapath|BUS|Selector4~0_combout ) # ((!\Processor|datapath|BUS|Selector15~12_combout )))) # (!\Processor|datapath|BUS|Selector4~2_combout  & 
// (((\Processor|datapath|DR|data_out [11] & \Processor|datapath|BUS|Selector15~12_combout ))))

	.dataa(\Processor|datapath|BUS|Selector4~2_combout ),
	.datab(\Processor|datapath|BUS|Selector4~0_combout ),
	.datac(\Processor|datapath|DR|data_out [11]),
	.datad(\Processor|datapath|BUS|Selector15~12_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~3 .lut_mask = 16'hD8AA;
defparam \Processor|datapath|BUS|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~4 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~4_combout  = (!\Processor|control_unit|control_out [7] & (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [16] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\Processor|control_unit|control_out [7]),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [16]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~4 .lut_mask = 16'h0400;
defparam \Processor|datapath|BUS|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~5 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~5_combout  = (\Processor|datapath|BUS|Selector15~14_combout  & (!\Processor|control_unit|control_out [7] & \memory_ip_data|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\Processor|datapath|BUS|Selector15~14_combout ),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~5 .lut_mask = 16'h0C00;
defparam \Processor|datapath|BUS|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4~6 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~6_combout  = (\Processor|datapath|BUS|Selector15~16_combout  & ((\Processor|datapath|BUS|Selector15~15_combout  & (\Processor|datapath|BUS|Selector4~4_combout )) # (!\Processor|datapath|BUS|Selector15~15_combout  & 
// ((\Processor|datapath|BUS|Selector4~5_combout ))))) # (!\Processor|datapath|BUS|Selector15~16_combout  & (!\Processor|datapath|BUS|Selector15~15_combout ))

	.dataa(\Processor|datapath|BUS|Selector15~16_combout ),
	.datab(\Processor|datapath|BUS|Selector15~15_combout ),
	.datac(\Processor|datapath|BUS|Selector4~4_combout ),
	.datad(\Processor|datapath|BUS|Selector4~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4~6 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Selector4 (
// Equation(s):
// \Processor|datapath|BUS|Selector4~combout  = (\Processor|datapath|BUS|Selector15~20_combout  & ((\Processor|datapath|BUS|Selector4~6_combout  & ((\Processor|datapath|BUS|Selector4~3_combout ))) # (!\Processor|datapath|BUS|Selector4~6_combout  & 
// (\Processor|datapath|IR|data_out [11])))) # (!\Processor|datapath|BUS|Selector15~20_combout  & (((\Processor|datapath|BUS|Selector4~6_combout ))))

	.dataa(\Processor|datapath|BUS|Selector15~20_combout ),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|BUS|Selector4~3_combout ),
	.datad(\Processor|datapath|BUS|Selector4~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Selector4~combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Selector4 .lut_mask = 16'hF588;
defparam \Processor|datapath|BUS|Selector4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \Processor|datapath|IR|data_out[11]~feeder (
// Equation(s):
// \Processor|datapath|IR|data_out[11]~feeder_combout  = \Processor|datapath|BUS|Selector4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Selector4~combout ),
	.cin(gnd),
	.combout(\Processor|datapath|IR|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|IR|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \Processor|datapath|IR|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|IR|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
cycloneive_lcell_comb \state_machine|state[4]~20 (
// Equation(s):
// \state_machine|state[4]~20_combout  = (\Processor|datapath|IR|data_out [11] & (\Processor|datapath|IR|data_out [10] & \Processor|datapath|IR|data_out [12]))

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|IR|data_out [10]),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~20 .lut_mask = 16'hC000;
defparam \state_machine|state[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \state_machine|Add0~6 (
// Equation(s):
// \state_machine|Add0~6_combout  = (\state_machine|state [3] & (!\state_machine|Add0~5 )) # (!\state_machine|state [3] & ((\state_machine|Add0~5 ) # (GND)))
// \state_machine|Add0~7  = CARRY((!\state_machine|Add0~5 ) # (!\state_machine|state [3]))

	.dataa(gnd),
	.datab(\state_machine|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~5 ),
	.combout(\state_machine|Add0~6_combout ),
	.cout(\state_machine|Add0~7 ));
// synopsys translate_off
defparam \state_machine|Add0~6 .lut_mask = 16'h3C3F;
defparam \state_machine|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
cycloneive_lcell_comb \state_machine|Add0~8 (
// Equation(s):
// \state_machine|Add0~8_combout  = (\state_machine|state [4] & (\state_machine|Add0~7  $ (GND))) # (!\state_machine|state [4] & (!\state_machine|Add0~7  & VCC))
// \state_machine|Add0~9  = CARRY((\state_machine|state [4] & !\state_machine|Add0~7 ))

	.dataa(\state_machine|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~7 ),
	.combout(\state_machine|Add0~8_combout ),
	.cout(\state_machine|Add0~9 ));
// synopsys translate_off
defparam \state_machine|Add0~8 .lut_mask = 16'hA50A;
defparam \state_machine|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \state_machine|state[4]~21 (
// Equation(s):
// \state_machine|state[4]~21_combout  = (\state_machine|state[4]~13_combout  & ((\state_machine|state[4]~20_combout ) # ((\state_machine|Add0~8_combout  & !\state_machine|state[4]~14_combout )))) # (!\state_machine|state[4]~13_combout  & 
// (((\state_machine|Add0~8_combout  & !\state_machine|state[4]~14_combout ))))

	.dataa(\state_machine|state[4]~13_combout ),
	.datab(\state_machine|state[4]~20_combout ),
	.datac(\state_machine|Add0~8_combout ),
	.datad(\state_machine|state[4]~14_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~21 .lut_mask = 16'h88F8;
defparam \state_machine|state[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb \state_machine|state[4]~22 (
// Equation(s):
// \state_machine|state[4]~22_combout  = (\state_machine|state[4]~21_combout  & (((!\start~input_o  & \state_machine|state [4])) # (!\state_machine|state[4]~6_combout ))) # (!\state_machine|state[4]~21_combout  & (!\start~input_o  & (\state_machine|state 
// [4])))

	.dataa(\state_machine|state[4]~21_combout ),
	.datab(\start~input_o ),
	.datac(\state_machine|state [4]),
	.datad(\state_machine|state[4]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~22 .lut_mask = 16'h30BA;
defparam \state_machine|state[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \state_machine|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[4] .is_wysiwyg = "true";
defparam \state_machine|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \state_machine|Add0~10 (
// Equation(s):
// \state_machine|Add0~10_combout  = \state_machine|Add0~9  $ (\state_machine|state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [5]),
	.cin(\state_machine|Add0~9 ),
	.combout(\state_machine|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Add0~10 .lut_mask = 16'h0FF0;
defparam \state_machine|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \state_machine|state~23 (
// Equation(s):
// \state_machine|state~23_combout  = (!\state_machine|state[4]~14_combout  & ((\start~input_o  & (\state_machine|Add0~10_combout )) # (!\start~input_o  & ((\state_machine|state [5])))))

	.dataa(\start~input_o ),
	.datab(\state_machine|Add0~10_combout ),
	.datac(\state_machine|state [5]),
	.datad(\state_machine|state[4]~14_combout ),
	.cin(gnd),
	.combout(\state_machine|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~23 .lut_mask = 16'h00D8;
defparam \state_machine|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N3
dffeas \state_machine|state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[5] .is_wysiwyg = "true";
defparam \state_machine|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
cycloneive_lcell_comb \state_machine|always0~1 (
// Equation(s):
// \state_machine|always0~1_combout  = (\state_machine|Equal0~0_combout  & (\state_machine|state [4] $ (((\state_machine|state [2]) # (\state_machine|state [3]))))) # (!\state_machine|Equal0~0_combout  & (!\state_machine|state [4] & (\state_machine|state [2] 
// & \state_machine|state [3])))

	.dataa(\state_machine|state [4]),
	.datab(\state_machine|Equal0~0_combout ),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\state_machine|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~1 .lut_mask = 16'h5448;
defparam \state_machine|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \state_machine|always0~2 (
// Equation(s):
// \state_machine|always0~2_combout  = (\start~input_o  & (!\state_machine|state [5] & \state_machine|always0~1_combout ))

	.dataa(gnd),
	.datab(\start~input_o ),
	.datac(\state_machine|state [5]),
	.datad(\state_machine|always0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~2 .lut_mask = 16'h0C00;
defparam \state_machine|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \state_machine|state[4]~3 (
// Equation(s):
// \state_machine|state[4]~3_combout  = (!\state_machine|always0~2_combout  & (((!\state_machine|state [1] & !\state_machine|state [0])) # (!\state_machine|always0~0_combout )))

	.dataa(\state_machine|always0~0_combout ),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|always0~2_combout ),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|state[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~3 .lut_mask = 16'h0507;
defparam \state_machine|state[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \state_machine|state[4]~13 (
// Equation(s):
// \state_machine|state[4]~13_combout  = (\state_machine|always0~3_combout  & (!\state_machine|state[4]~3_combout  & !\state_machine|Equal0~1_combout ))

	.dataa(\state_machine|always0~3_combout ),
	.datab(gnd),
	.datac(\state_machine|state[4]~3_combout ),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~13 .lut_mask = 16'h000A;
defparam \state_machine|state[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
cycloneive_lcell_comb \state_machine|state[3]~17 (
// Equation(s):
// \state_machine|state[3]~17_combout  = \Processor|datapath|IR|data_out [12] $ (((\Processor|datapath|IR|data_out [11] & \Processor|datapath|IR|data_out [10])))

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|IR|data_out [10]),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~17 .lut_mask = 16'h3FC0;
defparam \state_machine|state[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
cycloneive_lcell_comb \state_machine|state[3]~18 (
// Equation(s):
// \state_machine|state[3]~18_combout  = (\state_machine|state[4]~13_combout  & ((\state_machine|state[3]~17_combout ) # ((\state_machine|Add0~6_combout  & !\state_machine|state[4]~14_combout )))) # (!\state_machine|state[4]~13_combout  & 
// (((\state_machine|Add0~6_combout  & !\state_machine|state[4]~14_combout ))))

	.dataa(\state_machine|state[4]~13_combout ),
	.datab(\state_machine|state[3]~17_combout ),
	.datac(\state_machine|Add0~6_combout ),
	.datad(\state_machine|state[4]~14_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~18 .lut_mask = 16'h88F8;
defparam \state_machine|state[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
cycloneive_lcell_comb \state_machine|state[3]~19 (
// Equation(s):
// \state_machine|state[3]~19_combout  = (\start~input_o  & (\state_machine|state[3]~18_combout  & ((!\state_machine|state[4]~6_combout )))) # (!\start~input_o  & ((\state_machine|state [3]) # ((\state_machine|state[3]~18_combout  & 
// !\state_machine|state[4]~6_combout ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[3]~18_combout ),
	.datac(\state_machine|state [3]),
	.datad(\state_machine|state[4]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~19 .lut_mask = 16'h50DC;
defparam \state_machine|state[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \state_machine|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[3] .is_wysiwyg = "true";
defparam \state_machine|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \state_machine|always0~0 (
// Equation(s):
// \state_machine|always0~0_combout  = (!\state_machine|state [3] & (\start~input_o  & (!\state_machine|state [2] & \Processor|control_unit|control_out[16]~0_combout )))

	.dataa(\state_machine|state [3]),
	.datab(\start~input_o ),
	.datac(\state_machine|state [2]),
	.datad(\Processor|control_unit|control_out[16]~0_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~0 .lut_mask = 16'h0400;
defparam \state_machine|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
cycloneive_lcell_comb \state_machine|state[1]~8 (
// Equation(s):
// \state_machine|state[1]~8_combout  = (\Processor|datapath|IR|data_out [12] & (\Processor|datapath|IR|data_out [11] $ (\Processor|datapath|IR|data_out [10])))

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|IR|data_out [10]),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~8 .lut_mask = 16'h3C00;
defparam \state_machine|state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
cycloneive_lcell_comb \state_machine|state[1]~9 (
// Equation(s):
// \state_machine|state[1]~9_combout  = (\state_machine|always0~0_combout  & ((\state_machine|state [0] & ((\state_machine|state[1]~8_combout ) # (!\state_machine|state [1]))) # (!\state_machine|state [0] & ((\state_machine|state [1])))))

	.dataa(\state_machine|always0~0_combout ),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state[1]~8_combout ),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|state[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~9 .lut_mask = 16'hA288;
defparam \state_machine|state[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \state_machine|state[1]~10 (
// Equation(s):
// \state_machine|state[1]~10_combout  = (!\state_machine|Equal0~1_combout  & ((\state_machine|state[4]~3_combout  & ((\state_machine|Add0~2_combout ))) # (!\state_machine|state[4]~3_combout  & (\state_machine|state[1]~9_combout ))))

	.dataa(\state_machine|state[1]~9_combout ),
	.datab(\state_machine|Add0~2_combout ),
	.datac(\state_machine|state[4]~3_combout ),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~10 .lut_mask = 16'h00CA;
defparam \state_machine|state[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
cycloneive_lcell_comb \state_machine|state[1]~11 (
// Equation(s):
// \state_machine|state[1]~11_combout  = (\state_machine|state[4]~6_combout  & ((\state_machine|state [1]))) # (!\state_machine|state[4]~6_combout  & (\state_machine|state[1]~10_combout ))

	.dataa(\state_machine|state[1]~10_combout ),
	.datab(gnd),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state[4]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~11 .lut_mask = 16'hF0AA;
defparam \state_machine|state[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \state_machine|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[1] .is_wysiwyg = "true";
defparam \state_machine|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
cycloneive_lcell_comb \state_machine|state[0]~1 (
// Equation(s):
// \state_machine|state[0]~1_combout  = (\Processor|datapath|IR|data_out [12] & ((!\Processor|datapath|IR|data_out [10]))) # (!\Processor|datapath|IR|data_out [12] & (\Processor|datapath|IR|data_out [11]))

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [11]),
	.datac(\Processor|datapath|IR|data_out [10]),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~1 .lut_mask = 16'h0FCC;
defparam \state_machine|state[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
cycloneive_lcell_comb \state_machine|state[0]~2 (
// Equation(s):
// \state_machine|state[0]~2_combout  = (\state_machine|state [1] & (\state_machine|always0~0_combout  & ((\state_machine|state[0]~1_combout ) # (!\state_machine|state [0]))))

	.dataa(\state_machine|state [1]),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state[0]~1_combout ),
	.datad(\state_machine|always0~0_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~2 .lut_mask = 16'hA200;
defparam \state_machine|state[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
cycloneive_lcell_comb \state_machine|state[0]~4 (
// Equation(s):
// \state_machine|state[0]~4_combout  = (!\state_machine|Equal0~1_combout  & ((\state_machine|state[4]~3_combout  & ((\state_machine|Add0~0_combout ))) # (!\state_machine|state[4]~3_combout  & (\state_machine|state[0]~2_combout ))))

	.dataa(\state_machine|state[0]~2_combout ),
	.datab(\state_machine|Add0~0_combout ),
	.datac(\state_machine|state[4]~3_combout ),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~4 .lut_mask = 16'h00CA;
defparam \state_machine|state[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
cycloneive_lcell_comb \state_machine|state[0]~0 (
// Equation(s):
// \state_machine|state[0]~0_combout  = (\start~input_o  & \state_machine|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~input_o ),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~0 .lut_mask = 16'hF000;
defparam \state_machine|state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneive_lcell_comb \state_machine|state[0]~7 (
// Equation(s):
// \state_machine|state[0]~7_combout  = (\state_machine|state[4]~6_combout  & (((\state_machine|state [0])))) # (!\state_machine|state[4]~6_combout  & ((\state_machine|state[0]~4_combout ) # ((\state_machine|state[0]~0_combout ))))

	.dataa(\state_machine|state[0]~4_combout ),
	.datab(\state_machine|state[0]~0_combout ),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state[4]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~7 .lut_mask = 16'hF0EE;
defparam \state_machine|state[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \state_machine|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[0] .is_wysiwyg = "true";
defparam \state_machine|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N30
cycloneive_lcell_comb \Processor|control_unit|Mux20~0 (
// Equation(s):
// \Processor|control_unit|Mux20~0_combout  = (\state_machine|state [0] & \state_machine|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux20~0 .lut_mask = 16'hF000;
defparam \Processor|control_unit|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N24
cycloneive_lcell_comb \Processor|control_unit|control_out[14]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[14]~feeder_combout  = \Processor|control_unit|Mux20~0_combout 

	.dataa(\Processor|control_unit|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[14]~feeder .lut_mask = 16'hAAAA;
defparam \Processor|control_unit|control_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y2_N25
dffeas \Processor|control_unit|control_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[14] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N16
cycloneive_lcell_comb \mem_write_data_proc~feeder (
// Equation(s):
// \mem_write_data_proc~feeder_combout  = \Processor|control_unit|control_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [14]),
	.cin(gnd),
	.combout(\mem_write_data_proc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_write_data_proc~feeder .lut_mask = 16'hFF00;
defparam \mem_write_data_proc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N17
dffeas mem_write_data_proc(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_write_data_proc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_write_data_proc~q ),
	.prn(vcc));
// synopsys translate_off
defparam mem_write_data_proc.is_wysiwyg = "true";
defparam mem_write_data_proc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N4
cycloneive_lcell_comb \data_out~0 (
// Equation(s):
// \data_out~0_combout  = (\mem_write_data_ext~input_o  & (\data_in_ext[0]~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\mem_write_data_ext~input_o ),
	.datac(\data_in_ext[0]~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~0 .lut_mask = 16'h00C0;
defparam \data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N5
dffeas \data_out[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \addr_ext[9]~input (
	.i(addr_ext[9]),
	.ibar(gnd),
	.o(\addr_ext[9]~input_o ));
// synopsys translate_off
defparam \addr_ext[9]~input .bus_hold = "false";
defparam \addr_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneive_lcell_comb \addr_out~44 (
// Equation(s):
// \addr_out~44_combout  = (\addr_out~31_combout  & (\addr_ext[9]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\read_en_ext[1]~input_o ),
	.datac(\addr_ext[9]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~44 .lut_mask = 16'h80A0;
defparam \addr_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N19
dffeas \addr_out[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[9]~reg0 .is_wysiwyg = "true";
defparam \addr_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \addr_ext[10]~input (
	.i(addr_ext[10]),
	.ibar(gnd),
	.o(\addr_ext[10]~input_o ));
// synopsys translate_off
defparam \addr_ext[10]~input .bus_hold = "false";
defparam \addr_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneive_lcell_comb \addr_out~45 (
// Equation(s):
// \addr_out~45_combout  = (\addr_out~31_combout  & (\addr_ext[10]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_ext[10]~input_o ),
	.cin(gnd),
	.combout(\addr_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~45 .lut_mask = 16'hA200;
defparam \addr_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N25
dffeas \addr_out[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[10]~reg0 .is_wysiwyg = "true";
defparam \addr_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \addr_ext[11]~input (
	.i(addr_ext[11]),
	.ibar(gnd),
	.o(\addr_ext[11]~input_o ));
// synopsys translate_off
defparam \addr_ext[11]~input .bus_hold = "false";
defparam \addr_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneive_lcell_comb \addr_out~46 (
// Equation(s):
// \addr_out~46_combout  = (\addr_ext[11]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[11]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~46 .lut_mask = 16'hA200;
defparam \addr_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N11
dffeas \addr_out[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[11]~reg0 .is_wysiwyg = "true";
defparam \addr_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \addr_ext[12]~input (
	.i(addr_ext[12]),
	.ibar(gnd),
	.o(\addr_ext[12]~input_o ));
// synopsys translate_off
defparam \addr_ext[12]~input .bus_hold = "false";
defparam \addr_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneive_lcell_comb \addr_out~47 (
// Equation(s):
// \addr_out~47_combout  = (\addr_ext[12]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[12]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~47 .lut_mask = 16'hA200;
defparam \addr_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N13
dffeas \addr_out[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[12]~reg0 .is_wysiwyg = "true";
defparam \addr_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \addr_ext[13]~input (
	.i(addr_ext[13]),
	.ibar(gnd),
	.o(\addr_ext[13]~input_o ));
// synopsys translate_off
defparam \addr_ext[13]~input .bus_hold = "false";
defparam \addr_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \addr_out~48 (
// Equation(s):
// \addr_out~48_combout  = (\addr_out~31_combout  & (\addr_ext[13]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\addr_ext[13]~input_o ),
	.datac(\read_en_ext[1]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~48 .lut_mask = 16'h8088;
defparam \addr_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N31
dffeas \addr_out[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[13]~reg0 .is_wysiwyg = "true";
defparam \addr_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \addr_ext[14]~input (
	.i(addr_ext[14]),
	.ibar(gnd),
	.o(\addr_ext[14]~input_o ));
// synopsys translate_off
defparam \addr_ext[14]~input .bus_hold = "false";
defparam \addr_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneive_lcell_comb \addr_out~49 (
// Equation(s):
// \addr_out~49_combout  = (\addr_out~31_combout  & (\addr_ext[14]~input_o  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_out~31_combout ),
	.datab(\addr_ext[14]~input_o ),
	.datac(\read_en_ext[1]~input_o ),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~49 .lut_mask = 16'h8088;
defparam \addr_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N29
dffeas \addr_out[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[14]~reg0 .is_wysiwyg = "true";
defparam \addr_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneive_io_ibuf \addr_ext[15]~input (
	.i(addr_ext[15]),
	.ibar(gnd),
	.o(\addr_ext[15]~input_o ));
// synopsys translate_off
defparam \addr_ext[15]~input .bus_hold = "false";
defparam \addr_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneive_lcell_comb \addr_out~50 (
// Equation(s):
// \addr_out~50_combout  = (\addr_ext[15]~input_o  & (\addr_out~31_combout  & ((\read_en_ext[1]~input_o ) # (!read_en[1]))))

	.dataa(\addr_ext[15]~input_o ),
	.datab(read_en[1]),
	.datac(\read_en_ext[1]~input_o ),
	.datad(\addr_out~31_combout ),
	.cin(gnd),
	.combout(\addr_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~50 .lut_mask = 16'hA200;
defparam \addr_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N23
dffeas \addr_out[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[6]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[15]~reg0 .is_wysiwyg = "true";
defparam \addr_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneive_lcell_comb \Processor|control_unit|Mux19~0 (
// Equation(s):
// \Processor|control_unit|Mux19~0_combout  = (!\state_machine|state [2] & ((\state_machine|state [1] & (!\state_machine|state [3] & !\state_machine|state [0])) # (!\state_machine|state [1] & (\state_machine|state [3] & \state_machine|state [0]))))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|state [1]),
	.datac(\state_machine|state [3]),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux19~0 .lut_mask = 16'h1004;
defparam \Processor|control_unit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \Processor|control_unit|control_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[1] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N6
cycloneive_lcell_comb \Processor|control_unit|control_out[10]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[10]~feeder_combout  = \state_machine|Equal0~0_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N7
dffeas \Processor|control_unit|control_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[10] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneive_lcell_comb \Processor|control_unit|control_out[11]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[11]~feeder_combout  = \state_machine|Equal0~0_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|Equal0~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \Processor|control_unit|control_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[11] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[11] .power_up = "low";
// synopsys translate_on

assign dram_in[0] = \dram_in[0]~output_o ;

assign dram_in[1] = \dram_in[1]~output_o ;

assign dram_in[2] = \dram_in[2]~output_o ;

assign dram_in[3] = \dram_in[3]~output_o ;

assign dram_in[4] = \dram_in[4]~output_o ;

assign dram_in[5] = \dram_in[5]~output_o ;

assign dram_in[6] = \dram_in[6]~output_o ;

assign dram_in[7] = \dram_in[7]~output_o ;

assign dram_in[8] = \dram_in[8]~output_o ;

assign dram_in[9] = \dram_in[9]~output_o ;

assign dram_in[10] = \dram_in[10]~output_o ;

assign dram_in[11] = \dram_in[11]~output_o ;

assign dram_in[12] = \dram_in[12]~output_o ;

assign dram_in[13] = \dram_in[13]~output_o ;

assign dram_in[14] = \dram_in[14]~output_o ;

assign dram_in[15] = \dram_in[15]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign data_out[8] = \data_out[8]~output_o ;

assign data_out[9] = \data_out[9]~output_o ;

assign data_out[10] = \data_out[10]~output_o ;

assign data_out[11] = \data_out[11]~output_o ;

assign data_out[12] = \data_out[12]~output_o ;

assign data_out[13] = \data_out[13]~output_o ;

assign data_out[14] = \data_out[14]~output_o ;

assign data_out[15] = \data_out[15]~output_o ;

assign iram_in[0] = \iram_in[0]~output_o ;

assign iram_in[1] = \iram_in[1]~output_o ;

assign iram_in[2] = \iram_in[2]~output_o ;

assign iram_in[3] = \iram_in[3]~output_o ;

assign iram_in[4] = \iram_in[4]~output_o ;

assign iram_in[5] = \iram_in[5]~output_o ;

assign iram_in[6] = \iram_in[6]~output_o ;

assign iram_in[7] = \iram_in[7]~output_o ;

assign iram_in[8] = \iram_in[8]~output_o ;

assign iram_in[9] = \iram_in[9]~output_o ;

assign iram_in[10] = \iram_in[10]~output_o ;

assign iram_in[11] = \iram_in[11]~output_o ;

assign iram_in[12] = \iram_in[12]~output_o ;

assign iram_in[13] = \iram_in[13]~output_o ;

assign iram_in[14] = \iram_in[14]~output_o ;

assign iram_in[15] = \iram_in[15]~output_o ;

assign addr_ins[0] = \addr_ins[0]~output_o ;

assign addr_ins[1] = \addr_ins[1]~output_o ;

assign addr_ins[2] = \addr_ins[2]~output_o ;

assign addr_ins[3] = \addr_ins[3]~output_o ;

assign addr_ins[4] = \addr_ins[4]~output_o ;

assign addr_ins[5] = \addr_ins[5]~output_o ;

assign addr_ins[6] = \addr_ins[6]~output_o ;

assign addr_ins[7] = \addr_ins[7]~output_o ;

assign addr_ins[8] = \addr_ins[8]~output_o ;

assign addr_out[0] = \addr_out[0]~output_o ;

assign addr_out[1] = \addr_out[1]~output_o ;

assign addr_out[2] = \addr_out[2]~output_o ;

assign addr_out[3] = \addr_out[3]~output_o ;

assign addr_out[4] = \addr_out[4]~output_o ;

assign addr_out[5] = \addr_out[5]~output_o ;

assign addr_out[6] = \addr_out[6]~output_o ;

assign addr_out[7] = \addr_out[7]~output_o ;

assign addr_out[8] = \addr_out[8]~output_o ;

assign addr_out[9] = \addr_out[9]~output_o ;

assign addr_out[10] = \addr_out[10]~output_o ;

assign addr_out[11] = \addr_out[11]~output_o ;

assign addr_out[12] = \addr_out[12]~output_o ;

assign addr_out[13] = \addr_out[13]~output_o ;

assign addr_out[14] = \addr_out[14]~output_o ;

assign addr_out[15] = \addr_out[15]~output_o ;

assign state[0] = \state[0]~output_o ;

assign state[1] = \state[1]~output_o ;

assign state[2] = \state[2]~output_o ;

assign state[3] = \state[3]~output_o ;

assign state[4] = \state[4]~output_o ;

assign state[5] = \state[5]~output_o ;

assign control_out[0] = \control_out[0]~output_o ;

assign control_out[1] = \control_out[1]~output_o ;

assign control_out[2] = \control_out[2]~output_o ;

assign control_out[3] = \control_out[3]~output_o ;

assign control_out[4] = \control_out[4]~output_o ;

assign control_out[5] = \control_out[5]~output_o ;

assign control_out[6] = \control_out[6]~output_o ;

assign control_out[7] = \control_out[7]~output_o ;

assign control_out[8] = \control_out[8]~output_o ;

assign control_out[9] = \control_out[9]~output_o ;

assign control_out[10] = \control_out[10]~output_o ;

assign control_out[11] = \control_out[11]~output_o ;

assign control_out[12] = \control_out[12]~output_o ;

assign control_out[13] = \control_out[13]~output_o ;

assign control_out[14] = \control_out[14]~output_o ;

assign control_out[15] = \control_out[15]~output_o ;

assign control_out[16] = \control_out[16]~output_o ;

assign control_out[17] = \control_out[17]~output_o ;

assign control_out[18] = \control_out[18]~output_o ;

assign control_out[19] = \control_out[19]~output_o ;

assign control_out[20] = \control_out[20]~output_o ;

assign control_out[21] = \control_out[21]~output_o ;

assign control_out[22] = \control_out[22]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
