0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/travisallabon/Lab_2/Lab_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sim_1/new/ALU_test.vhd,1695915164,vhdl,,,,alu_test,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sim_1/new/Logic_test.vhd,1695698454,vhdl,,,,logical_tb,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sim_1/new/comparator_unit_test.vhd,1695838211,vhdl,,,,comparator_unit_test,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sim_1/new/shifter_unit_test.vhd,1695816287,vhdl,,,,shifter_unit_test,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd,1599082552,vhdl,,,,arith_unit,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd,1695849191,vhdl,,,,alu,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sources_1/new/Logical.vhd,1695698499,vhdl,,,,logical,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sources_1/new/comparator_unit.vhd,1695838704,vhdl,,,,comparator_unit,,,,,,,,
C:/Users/travisallabon/Lab_2/Lab_2.srcs/sources_1/new/shifter_unit.vhd,1695753937,vhdl,,,,shifter_unit,,,,,,,,
