\hypertarget{union__hw__port__dfcr}{}\section{\+\_\+hw\+\_\+port\+\_\+dfcr Union Reference}
\label{union__hw__port__dfcr}\index{\+\_\+hw\+\_\+port\+\_\+dfcr@{\+\_\+hw\+\_\+port\+\_\+dfcr}}


H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+D\+F\+CR -\/ Digital Filter Clock Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields}{\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__port__dfcr_a2d9b0ab12865358a2566cd30022cb368}{}\label{union__hw__port__dfcr_a2d9b0ab12865358a2566cd30022cb368}

\item 
struct \hyperlink{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields}{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__port__dfcr_a43fa443ae8b782454feb95a433ec9b2f}{}\label{union__hw__port__dfcr_a43fa443ae8b782454feb95a433ec9b2f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+D\+F\+CR -\/ Digital Filter Clock Register (RW) 

Reset value\+: 0x00000000U

This register is read only for ports that do not support a digital filter. The digital filter configuration is valid in all digital pin muxing modes. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
