

================================================================
== Vivado HLS Report for 'owcpa_keypair'
================================================================
* Date:           Tue Aug 25 23:03:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2460|  2460|         3|          -|          -|   820|    no    |
        |- Loop 2  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 3  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 4  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 5  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 6  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 7  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 8  |  1230|  1230|         3|          -|          -|   410|    no    |
        |- Loop 9  |  1230|  1230|         3|          -|          -|   410|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i_i)
	5  / (exitcond_i_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond_i)
	13  / (exitcond_i)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond_i6)
	15  / (exitcond_i6)
14 --> 
	13  / true
15 --> 
	16  / (!exitcond)
	17  / (exitcond)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond1_i)
	22  / (exitcond1_i)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i7)
	24  / (exitcond_i7)
23 --> 
	22  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (!exitcond_i2)
	53  / (exitcond_i2)
52 --> 
	51  / true
53 --> 
	54  / (!exitcond_i3)
	56  / (exitcond_i3)
54 --> 
	55  / true
55 --> 
	53  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / (!exitcond_i_i1)
60 --> 
	61  / true
61 --> 
	59  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%b_coeffs = alloca [821 x i16], align 2" [poly.c:288->poly.c:320->owcpa.c:94]   --->   Operation 62 'alloca' 'b_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%c_coeffs = alloca [821 x i16], align 2" [poly.c:288->poly.c:320->owcpa.c:94]   --->   Operation 63 'alloca' 'c_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%s_coeffs = alloca [821 x i16], align 2" [poly.c:289->poly.c:320->owcpa.c:94]   --->   Operation 64 'alloca' 's_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ai2_coeffs = alloca [821 x i16], align 2"   --->   Operation 65 'alloca' 'ai2_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([821 x i16]* %ai2_coeffs)"   --->   Operation 66 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x1_coeffs = alloca [821 x i16], align 2" [owcpa.c:62]   --->   Operation 67 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x2_coeffs = alloca [821 x i16], align 2" [owcpa.c:62]   --->   Operation 68 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([821 x i16]* %x2_coeffs)"   --->   Operation 69 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x3_coeffs = alloca [821 x i16], align 2" [owcpa.c:62]   --->   Operation 70 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x4_coeffs = alloca [821 x i16], align 2" [owcpa.c:62]   --->   Operation 71 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x5_coeffs = alloca [821 x i16], align 2" [owcpa.c:62]   --->   Operation 72 'alloca' 'x5_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ 0, %0 ], [ %i_33, %2 ]"   --->   Operation 74 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -204" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 75 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.74ns)   --->   "%i_33 = add i10 %i_i_i, 1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 77 'add' 'i_33' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %sample_fg.exit, label %2" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 79 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [3895 x i8]* %seed, i64 0, i64 %tmp_i_i" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 80 'getelementptr' 'seed_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 81 'load' 'seed_load' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%f_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 820" [sample.c:37->sample.c:12->owcpa.c:69]   --->   Operation 82 'getelementptr' 'f_coeffs_addr' <Predicate = (exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.77ns)   --->   "store i16 0, i16* %f_coeffs_addr, align 2" [sample.c:37->sample.c:12->owcpa.c:69]   --->   Operation 83 'store' <Predicate = (exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 84 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 84 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %seed_load to i4" [poly.c:5->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 85 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %seed_load, i32 4, i32 7)" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 86 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_278_i_i_i_cast = zext i4 %tmp_24 to i5" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 87 'zext' 'tmp_278_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_279_i_i_i_cast = zext i4 %tmp to i5" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 88 'zext' 'tmp_279_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.49ns)   --->   "%tmp_25 = add i4 %tmp_24, %tmp" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 89 'add' 'tmp_25' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_279_i_i_i_cast, %tmp_278_i_i_i_cast" [poly.c:11->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 90 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 91 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_280_i_i_i_cast = zext i3 %tmp_26 to i4" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 92 'zext' 'tmp_280_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i8 %seed_load to i2" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 93 'trunc' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %seed_load, i32 4, i32 5)" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 94 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.20ns)   --->   "%fold1_i_i_i_cast = add i2 %tmp_39, %tmp_202" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 95 'add' 'fold1_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_281_i_i_i_cast = zext i2 %fold1_i_i_i_cast to i4" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 96 'zext' 'tmp_281_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_281_i_i_i_cast, %tmp_280_i_i_i_cast" [poly.c:12->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 97 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 98 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_282_i_i_i_cast = zext i2 %tmp_27 to i3" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 99 'zext' 'tmp_282_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_25, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 100 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.20ns)   --->   "%fold2_i_i_i_cast = add i2 %fold1_i_i_i_cast, %tmp_40" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 101 'add' 'fold2_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_283_i_i_i_cast = zext i2 %fold2_i_i_i_cast to i3" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 102 'zext' 'tmp_283_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_283_i_i_i_cast, %tmp_282_i_i_i_cast" [poly.c:13->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 103 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 104 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 104 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 105 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%c_cast = select i1 %tmp_203, i3 -1, i3 0" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 106 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%tmp_284_i_i_i = and i3 %r_2, %c_cast" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 107 'and' 'tmp_284_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%tmp_284_i_i_i_cast = zext i3 %tmp_284_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 108 'zext' 'tmp_284_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%not_tmp_28_i_i_i = xor i1 %tmp_203, true" [poly.c:16->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 109 'xor' 'not_tmp_28_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%tmp_285_i_i_i_cast_c = select i1 %not_tmp_28_i_i_i, i3 -1, i3 0" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 110 'select' 'tmp_285_i_i_i_cast_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%tmp_286_i_i_i = and i3 %t, %tmp_285_i_i_i_cast_c" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 111 'and' 'tmp_286_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_287_i_i_i)   --->   "%tmp_286_i_i_i_cast = sext i3 %tmp_286_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 112 'sext' 'tmp_286_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_287_i_i_i = xor i16 %tmp_284_i_i_i_cast, %tmp_286_i_i_i_cast" [poly.c:18->sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 113 'xor' 'tmp_287_i_i_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%f_coeffs_addr_1 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i_i" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 114 'getelementptr' 'f_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.77ns)   --->   "store i16 %tmp_287_i_i_i, i16* %f_coeffs_addr_1, align 2" [sample.c:35->sample.c:12->owcpa.c:69]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34->sample.c:12->owcpa.c:69]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([821 x i16]* %x3_coeffs, [3895 x i8]* %seed)" [sample.c:13->owcpa.c:69]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_inv([821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:71]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 119 [1/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([821 x i16]* %x3_coeffs, [3895 x i8]* %seed)" [sample.c:13->owcpa.c:69]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_inv([821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:71]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 121 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([1590 x i8]* %sk, i10 0, [821 x i16]* %x1_coeffs)" [owcpa.c:72]   --->   Operation 121 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 122 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([1590 x i8]* %sk, i10 0, [821 x i16]* %x1_coeffs)" [owcpa.c:72]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 123 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([1590 x i8]* %sk, i10 164, [821 x i16]* %x2_coeffs)" [owcpa.c:73]   --->   Operation 123 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.35>
ST_10 : Operation 124 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([1590 x i8]* %sk, i10 164, [821 x i16]* %x2_coeffs)" [owcpa.c:73]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 125 [1/1] (1.35ns)   --->   "br label %3" [poly.c:25->owcpa.c:76]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %sample_fg.exit ], [ %i_34, %4 ]"   --->   Operation 126 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -203" [poly.c:25->owcpa.c:76]   --->   Operation 127 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (1.74ns)   --->   "%i_34 = add i10 %i_i, 1" [poly.c:25->owcpa.c:76]   --->   Operation 129 'add' 'i_34' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit.preheader, label %4" [poly.c:25->owcpa.c:76]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [poly.c:26->owcpa.c:76]   --->   Operation 131 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%f_coeffs_addr_2 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:76]   --->   Operation 132 'getelementptr' 'f_coeffs_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (2.77ns)   --->   "%f_coeffs_load = load i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 133 'load' 'f_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_11 : Operation 134 [1/1] (1.35ns)   --->   "br label %poly_Z3_to_Zq.exit" [poly.c:25->owcpa.c:77]   --->   Operation 134 'br' <Predicate = (exitcond_i)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 8.12>
ST_12 : Operation 135 [1/2] (2.77ns)   --->   "%f_coeffs_load = load i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 135 'load' 'f_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_44 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %f_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:76]   --->   Operation 136 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.77ns)   --->   "%tmp_116_i_cast = sub i12 0, %tmp_44" [poly.c:26->owcpa.c:76]   --->   Operation 137 'sub' 'tmp_116_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i16 %f_coeffs_load to i12" [poly.c:26->owcpa.c:76]   --->   Operation 138 'trunc' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.80ns)   --->   "%tmp_46 = or i12 %tmp_204, %tmp_116_i_cast" [poly.c:26->owcpa.c:76]   --->   Operation 139 'or' 'tmp_46' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %f_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:76]   --->   Operation 140 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_118_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_47, i12 %tmp_46)" [poly.c:26->owcpa.c:76]   --->   Operation 141 'bitconcatenate' 'tmp_118_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (2.77ns)   --->   "store i16 %tmp_118_i, i16* %f_coeffs_addr_2, align 2" [poly.c:26->owcpa.c:76]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [poly.c:25->owcpa.c:76]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ %i_35, %5 ], [ 0, %poly_Z3_to_Zq.exit.preheader ]"   --->   Operation 144 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (1.43ns)   --->   "%exitcond_i6 = icmp eq i10 %i_i5, -203" [poly.c:25->owcpa.c:77]   --->   Operation 145 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 146 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (1.74ns)   --->   "%i_35 = add i10 %i_i5, 1" [poly.c:25->owcpa.c:77]   --->   Operation 147 'add' 'i_35' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %poly_Z3_to_Zq.exit15.preheader, label %5" [poly.c:25->owcpa.c:77]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i10 %i_i5 to i64" [poly.c:26->owcpa.c:77]   --->   Operation 149 'zext' 'tmp_i7' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%h_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i7" [poly.c:26->owcpa.c:77]   --->   Operation 150 'getelementptr' 'h_coeffs_addr' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_13 : Operation 151 [2/2] (2.77ns)   --->   "%h_coeffs_load = load i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 151 'load' 'h_coeffs_load' <Predicate = (!exitcond_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_13 : Operation 152 [1/1] (1.35ns)   --->   "br label %poly_Z3_to_Zq.exit15" [owcpa.c:88]   --->   Operation 152 'br' <Predicate = (exitcond_i6)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 8.12>
ST_14 : Operation 153 [1/2] (2.77ns)   --->   "%h_coeffs_load = load i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 153 'load' 'h_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_48 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %h_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:77]   --->   Operation 154 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (1.77ns)   --->   "%tmp_116_i1_cast = sub i12 0, %tmp_48" [poly.c:26->owcpa.c:77]   --->   Operation 155 'sub' 'tmp_116_i1_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i16 %h_coeffs_load to i12" [poly.c:26->owcpa.c:77]   --->   Operation 156 'trunc' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.80ns)   --->   "%tmp_50 = or i12 %tmp_205, %tmp_116_i1_cast" [poly.c:26->owcpa.c:77]   --->   Operation 157 'or' 'tmp_50' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_51 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %h_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:77]   --->   Operation 158 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_118_i1 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_51, i12 %tmp_50)" [poly.c:26->owcpa.c:77]   --->   Operation 159 'bitconcatenate' 'tmp_118_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (2.77ns)   --->   "store i16 %tmp_118_i1, i16* %h_coeffs_addr, align 2" [poly.c:26->owcpa.c:77]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "br label %poly_Z3_to_Zq.exit" [poly.c:25->owcpa.c:77]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.77>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_36, %6 ], [ 0, %poly_Z3_to_Zq.exit15.preheader ]"   --->   Operation 162 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -203" [owcpa.c:88]   --->   Operation 163 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 164 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (1.74ns)   --->   "%i_36 = add i10 %i, 1" [owcpa.c:88]   --->   Operation 165 'add' 'i_36' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [owcpa.c:88]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [owcpa.c:89]   --->   Operation 167 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%h_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_s" [owcpa.c:89]   --->   Operation 168 'getelementptr' 'h_coeffs_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 169 [2/2] (2.77ns)   --->   "%h_coeffs_load_1 = load i16* %h_coeffs_addr_1, align 2" [owcpa.c:89]   --->   Operation 169 'load' 'h_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_15 : Operation 170 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:92]   --->   Operation 170 'call' <Predicate = (exitcond)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 7.38>
ST_16 : Operation 171 [1/2] (2.77ns)   --->   "%h_coeffs_load_1 = load i16* %h_coeffs_addr_1, align 2" [owcpa.c:89]   --->   Operation 171 'load' 'h_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%tmp_206 = shl i16 %h_coeffs_load_1, 2" [owcpa.c:89]   --->   Operation 172 'shl' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_131 = sub i16 %tmp_206, %h_coeffs_load_1" [owcpa.c:89]   --->   Operation 173 'sub' 'tmp_131' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i16 %tmp_131 to i12" [owcpa.c:89]   --->   Operation 174 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_235_cast = zext i12 %tmp_207 to i16" [owcpa.c:89]   --->   Operation 175 'zext' 'tmp_235_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%G_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:89]   --->   Operation 176 'getelementptr' 'G_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %G_coeffs_addr, i16 %tmp_235_cast, i2 -1)" [owcpa.c:89]   --->   Operation 177 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "br label %poly_Z3_to_Zq.exit15" [owcpa.c:88]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 11> <Delay = 0.00>
ST_17 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:92]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 180 [2/2] (0.00ns)   --->   "call fastcc void @poly_R2_inv([821 x i16]* %ai2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:319->owcpa.c:94]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 1.35>
ST_19 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @poly_R2_inv([821 x i16]* %ai2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:319->owcpa.c:94]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 182 [1/1] (1.35ns)   --->   "br label %8" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 182 'br' <Predicate = true> <Delay = 1.35>

State 20 <SV = 14> <Delay = 2.77>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%i_i1 = phi i10 [ 0, %7 ], [ %i_37, %9 ]"   --->   Operation 183 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (1.43ns)   --->   "%exitcond1_i = icmp eq i10 %i_i1, -203" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 184 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (1.74ns)   --->   "%i_37 = add i10 %i_i1, 1" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 186 'add' 'i_37' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader.i.preheader, label %9" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i10 %i_i1 to i64" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 188 'zext' 'tmp_i4' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%h_coeffs_addr_2 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i4" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 189 'getelementptr' 'h_coeffs_addr_2' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_20 : Operation 190 [2/2] (2.77ns)   --->   "%h_coeffs_load_2 = load i16* %h_coeffs_addr_2, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 190 'load' 'h_coeffs_load_2' <Predicate = (!exitcond1_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_20 : Operation 191 [1/1] (1.35ns)   --->   "br label %.preheader.i" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 191 'br' <Predicate = (exitcond1_i)> <Delay = 1.35>

State 21 <SV = 15> <Delay = 7.32>
ST_21 : Operation 192 [1/2] (2.77ns)   --->   "%h_coeffs_load_2 = load i16* %h_coeffs_addr_2, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 192 'load' 'h_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_208 = trunc i16 %h_coeffs_load_2 to i12" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 193 'trunc' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (1.77ns)   --->   "%tmp_i6_cast = sub i12 0, %tmp_208" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 194 'sub' 'tmp_i6_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_186_i_cast = zext i12 %tmp_i6_cast to i16" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 195 'zext' 'tmp_186_i_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [821 x i16]* %b_coeffs, i64 0, i64 %tmp_i4" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 196 'getelementptr' 'b_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (2.77ns)   --->   "store i16 %tmp_186_i_cast, i16* %b_coeffs_addr, align 2" [poly.c:294->poly.c:320->owcpa.c:94]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "br label %8" [poly.c:293->poly.c:320->owcpa.c:94]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 15> <Delay = 2.77>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%i_1_i = phi i10 [ %i_38, %10 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 199 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (1.43ns)   --->   "%exitcond_i7 = icmp eq i10 %i_1_i, -203" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 200 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 201 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (1.74ns)   --->   "%i_38 = add i10 %i_1_i, 1" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 202 'add' 'i_38' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %poly_R2_inv_to_Rq_inv.exit, label %10" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_191_i = zext i10 %i_1_i to i64" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 204 'zext' 'tmp_191_i' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%ai2_coeffs_addr = getelementptr [821 x i16]* %ai2_coeffs, i64 0, i64 %tmp_191_i" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 205 'getelementptr' 'ai2_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_22 : Operation 206 [2/2] (2.77ns)   --->   "%ai2_coeffs_load = load i16* %ai2_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 206 'load' 'ai2_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_22 : Operation 207 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:299->poly.c:320->owcpa.c:94]   --->   Operation 207 'call' <Predicate = (exitcond_i7)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 16> <Delay = 5.54>
ST_23 : Operation 208 [1/2] (2.77ns)   --->   "%ai2_coeffs_load = load i16* %ai2_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 208 'load' 'ai2_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%invGf_coeffs_addr = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_191_i" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 209 'getelementptr' 'invGf_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (2.77ns)   --->   "store i16 %ai2_coeffs_load, i16* %invGf_coeffs_addr, align 2" [poly.c:297->poly.c:320->owcpa.c:94]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader.i" [poly.c:296->poly.c:320->owcpa.c:94]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 16> <Delay = 0.00>
ST_24 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:299->poly.c:320->owcpa.c:94]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 2.77>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [821 x i16]* %c_coeffs, i64 0, i64 0" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 213 'getelementptr' 'c_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 214 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 26 <SV = 18> <Delay = 7.38>
ST_26 : Operation 215 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 215 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_26 : Operation 216 [1/1] (1.84ns)   --->   "%tmp_187_i = add i16 %c_coeffs_load, 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 216 'add' 'tmp_187_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (2.77ns)   --->   "store i16 %tmp_187_i, i16* %c_coeffs_addr, align 2" [poly.c:300->poly.c:320->owcpa.c:94]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 27 <SV = 19> <Delay = 1.90>
ST_27 : Operation 218 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %s_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs) nounwind" [poly.c:301->poly.c:320->owcpa.c:94]   --->   Operation 218 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %s_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs) nounwind" [poly.c:301->poly.c:320->owcpa.c:94]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.90>
ST_29 : Operation 220 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:303->poly.c:320->owcpa.c:94]   --->   Operation 220 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 22> <Delay = 0.00>
ST_30 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:303->poly.c:320->owcpa.c:94]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 2.77>
ST_31 : Operation 222 [2/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 222 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 32 <SV = 24> <Delay = 7.38>
ST_32 : Operation 223 [1/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 223 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_32 : Operation 224 [1/1] (1.84ns)   --->   "%tmp_188_i = add i16 %c_coeffs_load_1, 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 224 'add' 'tmp_188_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (2.77ns)   --->   "store i16 %tmp_188_i, i16* %c_coeffs_addr, align 2" [poly.c:304->poly.c:320->owcpa.c:94]   --->   Operation 225 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 33 <SV = 25> <Delay = 1.90>
ST_33 : Operation 226 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs) nounwind" [poly.c:305->poly.c:320->owcpa.c:94]   --->   Operation 226 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 26> <Delay = 0.00>
ST_34 : Operation 227 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs) nounwind" [poly.c:305->poly.c:320->owcpa.c:94]   --->   Operation 227 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 27> <Delay = 1.90>
ST_35 : Operation 228 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:307->poly.c:320->owcpa.c:94]   --->   Operation 228 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 28> <Delay = 0.00>
ST_36 : Operation 229 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:307->poly.c:320->owcpa.c:94]   --->   Operation 229 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 29> <Delay = 2.77>
ST_37 : Operation 230 [2/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 230 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 38 <SV = 30> <Delay = 7.38>
ST_38 : Operation 231 [1/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 231 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_38 : Operation 232 [1/1] (1.84ns)   --->   "%tmp_189_i = add i16 %c_coeffs_load_2, 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 232 'add' 'tmp_189_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_189_i, i16* %c_coeffs_addr, align 2" [poly.c:308->poly.c:320->owcpa.c:94]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 39 <SV = 31> <Delay = 1.90>
ST_39 : Operation 234 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %s_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs) nounwind" [poly.c:309->poly.c:320->owcpa.c:94]   --->   Operation 234 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 32> <Delay = 0.00>
ST_40 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %s_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %x4_coeffs) nounwind" [poly.c:309->poly.c:320->owcpa.c:94]   --->   Operation 235 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 33> <Delay = 1.90>
ST_41 : Operation 236 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:311->poly.c:320->owcpa.c:94]   --->   Operation 236 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 34> <Delay = 0.00>
ST_42 : Operation 237 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs, [821 x i16]* %b_coeffs) nounwind" [poly.c:311->poly.c:320->owcpa.c:94]   --->   Operation 237 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 35> <Delay = 2.77>
ST_43 : Operation 238 [2/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 238 'load' 'c_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 44 <SV = 36> <Delay = 7.38>
ST_44 : Operation 239 [1/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 239 'load' 'c_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_44 : Operation 240 [1/1] (1.84ns)   --->   "%tmp_190_i = add i16 %c_coeffs_load_3, 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 240 'add' 'tmp_190_i' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 241 [1/1] (2.77ns)   --->   "store i16 %tmp_190_i, i16* %c_coeffs_addr, align 2" [poly.c:312->poly.c:320->owcpa.c:94]   --->   Operation 241 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>

State 45 <SV = 37> <Delay = 1.90>
ST_45 : Operation 242 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs) nounwind" [poly.c:313->poly.c:320->owcpa.c:94]   --->   Operation 242 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 38> <Delay = 0.00>
ST_46 : Operation 243 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %c_coeffs, [821 x i16]* %s_coeffs) nounwind" [poly.c:313->poly.c:320->owcpa.c:94]   --->   Operation 243 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 39> <Delay = 1.90>
ST_47 : Operation 244 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x5_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:96]   --->   Operation 244 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 40> <Delay = 0.00>
ST_48 : Operation 245 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x5_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:96]   --->   Operation 245 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 41> <Delay = 1.90>
ST_49 : Operation 246 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x5_coeffs, [821 x i16]* %x1_coeffs) nounwind" [poly.c:55->owcpa.c:97]   --->   Operation 246 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 42> <Delay = 1.35>
ST_50 : Operation 247 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x5_coeffs, [821 x i16]* %x1_coeffs) nounwind" [poly.c:55->owcpa.c:97]   --->   Operation 247 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 248 [1/1] (0.00ns)   --->   "%h_coeffs_addr_3 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 820" [poly.c:57->owcpa.c:97]   --->   Operation 248 'getelementptr' 'h_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 249 [1/1] (1.35ns)   --->   "br label %11" [poly.c:56->owcpa.c:97]   --->   Operation 249 'br' <Predicate = true> <Delay = 1.35>

State 51 <SV = 43> <Delay = 2.77>
ST_51 : Operation 250 [1/1] (0.00ns)   --->   "%i_i2 = phi i10 [ 0, %poly_R2_inv_to_Rq_inv.exit ], [ %i_39, %12 ]"   --->   Operation 250 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 251 [1/1] (1.43ns)   --->   "%exitcond_i2 = icmp eq i10 %i_i2, -203" [poly.c:56->owcpa.c:97]   --->   Operation 251 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 253 [1/1] (1.74ns)   --->   "%i_39 = add i10 %i_i2, 1" [poly.c:56->owcpa.c:97]   --->   Operation 253 'add' 'i_39' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %poly_Sq_mul.exit.preheader, label %12" [poly.c:56->owcpa.c:97]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i10 %i_i2 to i64" [poly.c:57->owcpa.c:97]   --->   Operation 255 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_51 : Operation 256 [1/1] (0.00ns)   --->   "%h_coeffs_addr_4 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i2" [poly.c:57->owcpa.c:97]   --->   Operation 256 'getelementptr' 'h_coeffs_addr_4' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_51 : Operation 257 [2/2] (2.77ns)   --->   "%h_coeffs_load_3 = load i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 257 'load' 'h_coeffs_load_3' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_51 : Operation 258 [2/2] (2.77ns)   --->   "%h_coeffs_load_4 = load i16* %h_coeffs_addr_3, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 258 'load' 'h_coeffs_load_4' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_51 : Operation 259 [1/1] (1.35ns)   --->   "br label %poly_Sq_mul.exit" [packq.c:7->owcpa.c:98]   --->   Operation 259 'br' <Predicate = (exitcond_i2)> <Delay = 1.35>

State 52 <SV = 44> <Delay = 7.38>
ST_52 : Operation 260 [1/2] (2.77ns)   --->   "%h_coeffs_load_3 = load i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 260 'load' 'h_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_52 : Operation 261 [1/2] (2.77ns)   --->   "%h_coeffs_load_4 = load i16* %h_coeffs_addr_3, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 261 'load' 'h_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_52 : Operation 262 [1/1] (1.84ns)   --->   "%tmp_i4_75 = sub i16 %h_coeffs_load_3, %h_coeffs_load_4" [poly.c:57->owcpa.c:97]   --->   Operation 262 'sub' 'tmp_i4_75' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i16 %tmp_i4_75 to i12" [poly.c:57->owcpa.c:97]   --->   Operation 263 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_146_i_cast = zext i12 %tmp_209 to i16" [poly.c:57->owcpa.c:97]   --->   Operation 264 'zext' 'tmp_146_i_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 265 [1/1] (2.77ns)   --->   "store i16 %tmp_146_i_cast, i16* %h_coeffs_addr_4, align 2" [poly.c:57->owcpa.c:97]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_52 : Operation 266 [1/1] (0.00ns)   --->   "br label %11" [poly.c:56->owcpa.c:97]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 44> <Delay = 2.77>
ST_53 : Operation 267 [1/1] (0.00ns)   --->   "%i_i3 = phi i9 [ %i_40, %13 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 267 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 268 [1/1] (0.00ns)   --->   "%i_i3_cast1 = zext i9 %i_i3 to i12" [packq.c:7->owcpa.c:98]   --->   Operation 268 'zext' 'i_i3_cast1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 269 [1/1] (1.34ns)   --->   "%exitcond_i3 = icmp eq i9 %i_i3, -102" [packq.c:7->owcpa.c:98]   --->   Operation 269 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 270 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 270 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 271 [1/1] (1.73ns)   --->   "%i_40 = add i9 %i_i3, 1" [packq.c:7->owcpa.c:98]   --->   Operation 271 'add' 'i_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_Sq_tobytes.1.exit, label %13" [packq.c:7->owcpa.c:98]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_i3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i3, i1 false)" [packq.c:9->owcpa.c:98]   --->   Operation 273 'bitconcatenate' 'tmp_i3' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i10 %tmp_i3 to i64" [packq.c:9->owcpa.c:98]   --->   Operation 274 'zext' 'tmp_i5' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 275 [1/1] (0.00ns)   --->   "%h_coeffs_addr_5 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i5" [packq.c:9->owcpa.c:98]   --->   Operation 275 'getelementptr' 'h_coeffs_addr_5' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 276 [2/2] (2.77ns)   --->   "%h_coeffs_load_5 = load i16* %h_coeffs_addr_5, align 2" [packq.c:9->owcpa.c:98]   --->   Operation 276 'load' 'h_coeffs_load_5' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_53 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i3, i2 0)" [packq.c:9->owcpa.c:98]   --->   Operation 277 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i11 %p_shl_i to i12" [packq.c:9->owcpa.c:98]   --->   Operation 278 'zext' 'p_shl_i_cast' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 279 [1/1] (1.76ns)   --->   "%tmp_120_i = sub i12 %p_shl_i_cast, %i_i3_cast1" [packq.c:9->owcpa.c:98]   --->   Operation 279 'sub' 'tmp_120_i' <Predicate = (!exitcond_i3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_122_i = or i10 %tmp_i3, 1" [packq.c:10->owcpa.c:98]   --->   Operation 280 'or' 'tmp_122_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_123_i = zext i10 %tmp_122_i to i64" [packq.c:10->owcpa.c:98]   --->   Operation 281 'zext' 'tmp_123_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "%h_coeffs_addr_6 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_123_i" [packq.c:10->owcpa.c:98]   --->   Operation 282 'getelementptr' 'h_coeffs_addr_6' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_53 : Operation 283 [2/2] (2.77ns)   --->   "%h_coeffs_load_6 = load i16* %h_coeffs_addr_6, align 2" [packq.c:10->owcpa.c:98]   --->   Operation 283 'load' 'h_coeffs_load_6' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_53 : Operation 284 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x5_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:100]   --->   Operation 284 'call' <Predicate = (exitcond_i3)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 45> <Delay = 6.34>
ST_54 : Operation 285 [1/2] (2.77ns)   --->   "%h_coeffs_load_5 = load i16* %h_coeffs_addr_5, align 2" [packq.c:9->owcpa.c:98]   --->   Operation 285 'load' 'h_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_54 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i16 %h_coeffs_load_5 to i8" [packq.c:9->owcpa.c:98]   --->   Operation 286 'trunc' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 287 [1/1] (1.77ns)   --->   "%sum_i = add i12 328, %tmp_120_i" [packq.c:9->owcpa.c:98]   --->   Operation 287 'add' 'sum_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 288 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i12 %sum_i to i64" [packq.c:9->owcpa.c:98]   --->   Operation 288 'sext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr [1590 x i8]* %sk, i64 0, i64 %sum_i_cast" [packq.c:9->owcpa.c:98]   --->   Operation 289 'getelementptr' 'sk_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (2.77ns)   --->   "store i8 %tmp_210, i8* %sk_addr, align 1" [packq.c:9->owcpa.c:98]   --->   Operation 290 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_54 : Operation 291 [1/2] (2.77ns)   --->   "%h_coeffs_load_6 = load i16* %h_coeffs_addr_6, align 2" [packq.c:10->owcpa.c:98]   --->   Operation 291 'load' 'h_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_54 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i16 %h_coeffs_load_6 to i4" [packq.c:10->owcpa.c:98]   --->   Operation 292 'trunc' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_125_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_211, i4 0)" [packq.c:10->owcpa.c:98]   --->   Operation 293 'bitconcatenate' 'tmp_125_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_13_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %h_coeffs_load_5, i32 8, i32 15)" [packq.c:9->owcpa.c:98]   --->   Operation 294 'partselect' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (0.80ns)   --->   "%tmp_127_i = or i8 %tmp_125_i, %tmp_13_i" [packq.c:10->owcpa.c:98]   --->   Operation 295 'or' 'tmp_127_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (1.77ns)   --->   "%sum2_i = add i12 329, %tmp_120_i" [packq.c:10->owcpa.c:98]   --->   Operation 296 'add' 'sum2_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 297 [1/1] (0.00ns)   --->   "%sum2_i_cast = sext i12 %sum2_i to i64" [packq.c:10->owcpa.c:98]   --->   Operation 297 'sext' 'sum2_i_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr [1590 x i8]* %sk, i64 0, i64 %sum2_i_cast" [packq.c:10->owcpa.c:98]   --->   Operation 298 'getelementptr' 'sk_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 299 [1/1] (2.77ns)   --->   "store i8 %tmp_127_i, i8* %sk_addr_1, align 1" [packq.c:10->owcpa.c:98]   --->   Operation 299 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_131_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %h_coeffs_load_6, i32 4, i32 11)" [packq.c:11->owcpa.c:98]   --->   Operation 300 'partselect' 'tmp_131_i' <Predicate = true> <Delay = 0.00>

State 55 <SV = 46> <Delay = 4.55>
ST_55 : Operation 301 [1/1] (1.77ns)   --->   "%sum4_i = add i12 330, %tmp_120_i" [packq.c:11->owcpa.c:98]   --->   Operation 301 'add' 'sum4_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "%sum4_i_cast = sext i12 %sum4_i to i64" [packq.c:11->owcpa.c:98]   --->   Operation 302 'sext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 303 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr [1590 x i8]* %sk, i64 0, i64 %sum4_i_cast" [packq.c:11->owcpa.c:98]   --->   Operation 303 'getelementptr' 'sk_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 304 [1/1] (2.77ns)   --->   "store i8 %tmp_131_i, i8* %sk_addr_2, align 1" [packq.c:11->owcpa.c:98]   --->   Operation 304 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_55 : Operation 305 [1/1] (0.00ns)   --->   "br label %poly_Sq_mul.exit" [packq.c:7->owcpa.c:98]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 45> <Delay = 0.00>
ST_56 : Operation 306 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x5_coeffs, [821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:100]   --->   Operation 306 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 1.90>
ST_57 : Operation 307 [2/2] (1.90ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x5_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:101]   --->   Operation 307 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 47> <Delay = 1.35>
ST_58 : Operation 308 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x5_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:101]   --->   Operation 308 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 309 [1/1] (1.35ns)   --->   "br label %14" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 309 'br' <Predicate = true> <Delay = 1.35>

State 59 <SV = 48> <Delay = 2.77>
ST_59 : Operation 310 [1/1] (0.00ns)   --->   "%i_i_i1 = phi i9 [ 0, %poly_Sq_tobytes.1.exit ], [ %i_41, %15 ]"   --->   Operation 310 'phi' 'i_i_i1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 311 [1/1] (0.00ns)   --->   "%i_i_i1_cast9 = zext i9 %i_i_i1 to i12" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 311 'zext' 'i_i_i1_cast9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 312 [1/1] (1.34ns)   --->   "%exitcond_i_i1 = icmp eq i9 %i_i_i1, -102" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 312 'icmp' 'exitcond_i_i1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 313 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 313 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 314 [1/1] (1.73ns)   --->   "%i_41 = add i9 %i_i_i1, 1" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 314 'add' 'i_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i1, label %poly_Rq_sum_zero_tobytes.exit, label %15" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i_i1, i1 false)" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 316 'bitconcatenate' 'tmp_i_i1' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_i_i_78 = zext i10 %tmp_i_i1 to i64" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 317 'zext' 'tmp_i_i_78' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 318 [1/1] (0.00ns)   --->   "%h_coeffs_addr_7 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i_i_78" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 318 'getelementptr' 'h_coeffs_addr_7' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 319 [2/2] (2.77ns)   --->   "%h_coeffs_load_7 = load i16* %h_coeffs_addr_7, align 2" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 319 'load' 'h_coeffs_load_7' <Predicate = (!exitcond_i_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_59 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i_i1, i2 0)" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 320 'bitconcatenate' 'p_shl_i_i' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 321 [1/1] (0.00ns)   --->   "%p_shl_i_i_cast = zext i11 %p_shl_i_i to i12" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 321 'zext' 'p_shl_i_i_cast' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 322 [1/1] (1.76ns)   --->   "%tmp_132_i_i = sub i12 %p_shl_i_i_cast, %i_i_i1_cast9" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 322 'sub' 'tmp_132_i_i' <Predicate = (!exitcond_i_i1)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_134_i_i = or i10 %tmp_i_i1, 1" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 323 'or' 'tmp_134_i_i' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_136_i_i = zext i10 %tmp_134_i_i to i64" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 324 'zext' 'tmp_136_i_i' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 325 [1/1] (0.00ns)   --->   "%h_coeffs_addr_8 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_136_i_i" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 325 'getelementptr' 'h_coeffs_addr_8' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_59 : Operation 326 [2/2] (2.77ns)   --->   "%h_coeffs_load_8 = load i16* %h_coeffs_addr_8, align 2" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 326 'load' 'h_coeffs_load_8' <Predicate = (!exitcond_i_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_59 : Operation 327 [1/1] (0.00ns)   --->   "ret void" [owcpa.c:103]   --->   Operation 327 'ret' <Predicate = (exitcond_i_i1)> <Delay = 0.00>

State 60 <SV = 49> <Delay = 6.34>
ST_60 : Operation 328 [1/2] (2.77ns)   --->   "%h_coeffs_load_7 = load i16* %h_coeffs_addr_7, align 2" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 328 'load' 'h_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_60 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i16 %h_coeffs_load_7 to i8" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 329 'trunc' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_132_i_i_cast = sext i12 %tmp_132_i_i to i32" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 330 'sext' 'tmp_132_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_133_i_i = zext i32 %tmp_132_i_i_cast to i64" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 331 'zext' 'tmp_133_i_i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 332 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr [1230 x i8]* %pk, i64 0, i64 %tmp_133_i_i" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 332 'getelementptr' 'pk_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 333 [1/1] (2.77ns)   --->   "store i8 %tmp_212, i8* %pk_addr, align 1" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 333 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_60 : Operation 334 [1/2] (2.77ns)   --->   "%h_coeffs_load_8 = load i16* %h_coeffs_addr_8, align 2" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 334 'load' 'h_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_60 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i16 %h_coeffs_load_8 to i4" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 335 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_138_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_213, i4 0)" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 336 'bitconcatenate' 'tmp_138_i_i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %h_coeffs_load_7, i32 8, i32 15)" [packq.c:9->packq.c:27->owcpa.c:102]   --->   Operation 337 'partselect' 'tmp_14_i_i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 338 [1/1] (0.80ns)   --->   "%tmp_139_i_i = or i8 %tmp_138_i_i, %tmp_14_i_i" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 338 'or' 'tmp_139_i_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 339 [1/1] (1.77ns)   --->   "%tmp_140_i_i = add i12 1, %tmp_132_i_i" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 339 'add' 'tmp_140_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_140_i_i_cast = sext i12 %tmp_140_i_i to i32" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 340 'sext' 'tmp_140_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_141_i_i = zext i32 %tmp_140_i_i_cast to i64" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 341 'zext' 'tmp_141_i_i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 342 [1/1] (0.00ns)   --->   "%pk_addr_1 = getelementptr [1230 x i8]* %pk, i64 0, i64 %tmp_141_i_i" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 342 'getelementptr' 'pk_addr_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 343 [1/1] (2.77ns)   --->   "store i8 %tmp_139_i_i, i8* %pk_addr_1, align 1" [packq.c:10->packq.c:27->owcpa.c:102]   --->   Operation 343 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_60 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_143_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %h_coeffs_load_8, i32 4, i32 11)" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 344 'partselect' 'tmp_143_i_i' <Predicate = true> <Delay = 0.00>

State 61 <SV = 50> <Delay = 4.55>
ST_61 : Operation 345 [1/1] (1.77ns)   --->   "%tmp_144_i_i = add i12 2, %tmp_132_i_i" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 345 'add' 'tmp_144_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_144_i_i_cast = sext i12 %tmp_144_i_i to i32" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 346 'sext' 'tmp_144_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_145_i_i = zext i32 %tmp_144_i_i_cast to i64" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 347 'zext' 'tmp_145_i_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 348 [1/1] (0.00ns)   --->   "%pk_addr_2 = getelementptr [1230 x i8]* %pk, i64 0, i64 %tmp_145_i_i" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 348 'getelementptr' 'pk_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 349 [1/1] (2.77ns)   --->   "store i8 %tmp_143_i_i, i8* %pk_addr_2, align 1" [packq.c:11->packq.c:27->owcpa.c:102]   --->   Operation 349 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_61 : Operation 350 [1/1] (0.00ns)   --->   "br label %14" [packq.c:7->packq.c:27->owcpa.c:102]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sample.c:34->sample.c:12->owcpa.c:69) [17]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:34->sample.c:12->owcpa.c:69) [17]  (0 ns)
	'getelementptr' operation ('seed_addr', sample.c:35->sample.c:12->owcpa.c:69) [24]  (0 ns)
	'load' operation ('seed_load', sample.c:35->sample.c:12->owcpa.c:69) on array 'seed' [25]  (2.77 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'load' operation ('seed_load', sample.c:35->sample.c:12->owcpa.c:69) on array 'seed' [25]  (2.77 ns)
	'add' operation ('r', poly.c:11->sample.c:35->sample.c:12->owcpa.c:69) [31]  (1.49 ns)
	'add' operation ('r', poly.c:12->sample.c:35->sample.c:12->owcpa.c:69) [38]  (1.35 ns)
	'add' operation ('r', poly.c:13->sample.c:35->sample.c:12->owcpa.c:69) [44]  (1.2 ns)

 <State 4>: 4.93ns
The critical path consists of the following:
	'add' operation ('t', poly.c:15->sample.c:35->sample.c:12->owcpa.c:69) [45]  (1.35 ns)
	'select' operation ('c_cast', poly.c:16->sample.c:35->sample.c:12->owcpa.c:69) [47]  (0 ns)
	'and' operation ('tmp_284_i_i_i', poly.c:18->sample.c:35->sample.c:12->owcpa.c:69) [48]  (0 ns)
	'xor' operation ('tmp_287_i_i_i', poly.c:18->sample.c:35->sample.c:12->owcpa.c:69) [54]  (0.813 ns)
	'store' operation (sample.c:35->sample.c:12->owcpa.c:69) of variable 'tmp_287_i_i_i', poly.c:18->sample.c:35->sample.c:12->owcpa.c:69 on array 'x1.coeffs', owcpa.c:62 [56]  (2.77 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.35ns
The critical path consists of the following:
	'call' operation (owcpa.c:72) to 'poly_S3_tobytes' [63]  (1.35 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.35ns
The critical path consists of the following:
	'call' operation (owcpa.c:73) to 'poly_S3_tobytes' [64]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:76) [67]  (1.35 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:76) [67]  (0 ns)
	'getelementptr' operation ('f_coeffs_addr_2', poly.c:26->owcpa.c:76) [74]  (0 ns)
	'load' operation ('f_coeffs_load', poly.c:26->owcpa.c:76) on array 'x1.coeffs', owcpa.c:62 [75]  (2.77 ns)

 <State 12>: 8.12ns
The critical path consists of the following:
	'load' operation ('f_coeffs_load', poly.c:26->owcpa.c:76) on array 'x1.coeffs', owcpa.c:62 [75]  (2.77 ns)
	'sub' operation ('tmp_116_i_cast', poly.c:26->owcpa.c:76) [77]  (1.78 ns)
	'or' operation ('tmp_46', poly.c:26->owcpa.c:76) [79]  (0.8 ns)
	'store' operation (poly.c:26->owcpa.c:76) of variable 'tmp_118_i', poly.c:26->owcpa.c:76 on array 'x1.coeffs', owcpa.c:62 [82]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:77) [87]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr', poly.c:26->owcpa.c:77) [94]  (0 ns)
	'load' operation ('h_coeffs_load', poly.c:26->owcpa.c:77) on array 'a.coeffs', owcpa.c:62 [95]  (2.77 ns)

 <State 14>: 8.12ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load', poly.c:26->owcpa.c:77) on array 'a.coeffs', owcpa.c:62 [95]  (2.77 ns)
	'sub' operation ('tmp_116_i1_cast', poly.c:26->owcpa.c:77) [97]  (1.78 ns)
	'or' operation ('tmp_50', poly.c:26->owcpa.c:77) [99]  (0.8 ns)
	'store' operation (poly.c:26->owcpa.c:77) of variable 'tmp_118_i1', poly.c:26->owcpa.c:77 on array 'a.coeffs', owcpa.c:62 [102]  (2.77 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', owcpa.c:88) [107]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr_1', owcpa.c:89) [114]  (0 ns)
	'load' operation ('h_coeffs_load_1', owcpa.c:89) on array 'a.coeffs', owcpa.c:62 [115]  (2.77 ns)

 <State 16>: 7.38ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load_1', owcpa.c:89) on array 'a.coeffs', owcpa.c:62 [115]  (2.77 ns)
	'sub' operation ('tmp_131', owcpa.c:89) [117]  (1.84 ns)
	'store' operation (owcpa.c:89) of constant <constant:_ssdm_op_Write.bram.i16> on array 'x2.coeffs', owcpa.c:62 [121]  (2.77 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:293->poly.c:320->owcpa.c:94) [128]  (1.35 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:293->poly.c:320->owcpa.c:94) [128]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr_2', poly.c:294->poly.c:320->owcpa.c:94) [135]  (0 ns)
	'load' operation ('h_coeffs_load_2', poly.c:294->poly.c:320->owcpa.c:94) on array 'a.coeffs', owcpa.c:62 [136]  (2.77 ns)

 <State 21>: 7.32ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load_2', poly.c:294->poly.c:320->owcpa.c:94) on array 'a.coeffs', owcpa.c:62 [136]  (2.77 ns)
	'sub' operation ('tmp_i6_cast', poly.c:294->poly.c:320->owcpa.c:94) [138]  (1.78 ns)
	'store' operation (poly.c:294->poly.c:320->owcpa.c:94) of variable 'tmp_186_i_cast', poly.c:294->poly.c:320->owcpa.c:94 on array 'b.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [141]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:296->poly.c:320->owcpa.c:94) [146]  (0 ns)
	'getelementptr' operation ('ai2_coeffs_addr', poly.c:297->poly.c:320->owcpa.c:94) [153]  (0 ns)
	'load' operation ('ai2_coeffs_load', poly.c:297->poly.c:320->owcpa.c:94) on array 'ai2_coeffs' [154]  (2.77 ns)

 <State 23>: 5.54ns
The critical path consists of the following:
	'load' operation ('ai2_coeffs_load', poly.c:297->poly.c:320->owcpa.c:94) on array 'ai2_coeffs' [154]  (2.77 ns)
	'store' operation (poly.c:297->poly.c:320->owcpa.c:94) of variable 'ai2_coeffs_load', poly.c:297->poly.c:320->owcpa.c:94 on array 'x4.coeffs', owcpa.c:62 [156]  (2.77 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('c_coeffs_addr', poly.c:300->poly.c:320->owcpa.c:94) [160]  (0 ns)
	'load' operation ('c_coeffs_load', poly.c:300->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [161]  (2.77 ns)

 <State 26>: 7.38ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load', poly.c:300->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [161]  (2.77 ns)
	'add' operation ('tmp_187_i', poly.c:300->poly.c:320->owcpa.c:94) [162]  (1.84 ns)
	'store' operation (poly.c:300->poly.c:320->owcpa.c:94) of variable 'tmp_187_i', poly.c:300->poly.c:320->owcpa.c:94 on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [163]  (2.77 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:301->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [164]  (1.91 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:303->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [165]  (1.91 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 2.77ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_1', poly.c:304->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [166]  (2.77 ns)

 <State 32>: 7.38ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_1', poly.c:304->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [166]  (2.77 ns)
	'add' operation ('tmp_188_i', poly.c:304->poly.c:320->owcpa.c:94) [167]  (1.84 ns)
	'store' operation (poly.c:304->poly.c:320->owcpa.c:94) of variable 'tmp_188_i', poly.c:304->poly.c:320->owcpa.c:94 on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [168]  (2.77 ns)

 <State 33>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:305->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [169]  (1.91 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:307->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [170]  (1.91 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 2.77ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_2', poly.c:308->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [171]  (2.77 ns)

 <State 38>: 7.38ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_2', poly.c:308->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [171]  (2.77 ns)
	'add' operation ('tmp_189_i', poly.c:308->poly.c:320->owcpa.c:94) [172]  (1.84 ns)
	'store' operation (poly.c:308->poly.c:320->owcpa.c:94) of variable 'tmp_189_i', poly.c:308->poly.c:320->owcpa.c:94 on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [173]  (2.77 ns)

 <State 39>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:309->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [174]  (1.91 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:311->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [175]  (1.91 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 2.77ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_3', poly.c:312->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [176]  (2.77 ns)

 <State 44>: 7.38ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_3', poly.c:312->poly.c:320->owcpa.c:94) on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [176]  (2.77 ns)
	'add' operation ('tmp_190_i', poly.c:312->poly.c:320->owcpa.c:94) [177]  (1.84 ns)
	'store' operation (poly.c:312->poly.c:320->owcpa.c:94) of variable 'tmp_190_i', poly.c:312->poly.c:320->owcpa.c:94 on array 'c.coeffs', poly.c:288->poly.c:320->owcpa.c:94 [178]  (2.77 ns)

 <State 45>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:313->poly.c:320->owcpa.c:94) to 'poly_Rq_mul' [179]  (1.91 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 1.91ns
The critical path consists of the following:
	'call' operation (owcpa.c:96) to 'poly_Rq_mul' [180]  (1.91 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.91ns
The critical path consists of the following:
	'call' operation (poly.c:55->owcpa.c:97) to 'poly_Rq_mul' [181]  (1.91 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:56->owcpa.c:97) [185]  (1.35 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:56->owcpa.c:97) [185]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr_4', poly.c:57->owcpa.c:97) [192]  (0 ns)
	'load' operation ('h_coeffs_load_3', poly.c:57->owcpa.c:97) on array 'a.coeffs', owcpa.c:62 [193]  (2.77 ns)

 <State 52>: 7.38ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load_3', poly.c:57->owcpa.c:97) on array 'a.coeffs', owcpa.c:62 [193]  (2.77 ns)
	'sub' operation ('tmp_i4_75', poly.c:57->owcpa.c:97) [195]  (1.84 ns)
	'store' operation (poly.c:57->owcpa.c:97) of variable 'tmp_146_i_cast', poly.c:57->owcpa.c:97 on array 'a.coeffs', owcpa.c:62 [198]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packq.c:7->owcpa.c:98) [203]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr_5', packq.c:9->owcpa.c:98) [212]  (0 ns)
	'load' operation ('h_coeffs_load_5', packq.c:9->owcpa.c:98) on array 'a.coeffs', owcpa.c:62 [213]  (2.77 ns)

 <State 54>: 6.34ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load_5', packq.c:9->owcpa.c:98) on array 'a.coeffs', owcpa.c:62 [213]  (2.77 ns)
	'or' operation ('tmp_127_i', packq.c:10->owcpa.c:98) [229]  (0.8 ns)
	'store' operation (packq.c:10->owcpa.c:98) of variable 'tmp_127_i', packq.c:10->owcpa.c:98 on array 'sk' [233]  (2.77 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'add' operation ('sum4_i', packq.c:11->owcpa.c:98) [235]  (1.78 ns)
	'getelementptr' operation ('sk_addr_2', packq.c:11->owcpa.c:98) [237]  (0 ns)
	'store' operation (packq.c:11->owcpa.c:98) of variable 'tmp_131_i', packq.c:11->owcpa.c:98 on array 'sk' [238]  (2.77 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 1.91ns
The critical path consists of the following:
	'call' operation (owcpa.c:101) to 'poly_Rq_mul' [242]  (1.91 ns)

 <State 58>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packq.c:7->packq.c:27->owcpa.c:102) [245]  (1.35 ns)

 <State 59>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packq.c:7->packq.c:27->owcpa.c:102) [245]  (0 ns)
	'getelementptr' operation ('h_coeffs_addr_7', packq.c:9->packq.c:27->owcpa.c:102) [254]  (0 ns)
	'load' operation ('h_coeffs_load_7', packq.c:9->packq.c:27->owcpa.c:102) on array 'a.coeffs', owcpa.c:62 [255]  (2.77 ns)

 <State 60>: 6.34ns
The critical path consists of the following:
	'load' operation ('h_coeffs_load_7', packq.c:9->packq.c:27->owcpa.c:102) on array 'a.coeffs', owcpa.c:62 [255]  (2.77 ns)
	'or' operation ('tmp_139_i_i', packq.c:10->packq.c:27->owcpa.c:102) [271]  (0.8 ns)
	'store' operation (packq.c:10->packq.c:27->owcpa.c:102) of variable 'tmp_139_i_i', packq.c:10->packq.c:27->owcpa.c:102 on array 'pk' [276]  (2.77 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'add' operation ('tmp_144_i_i', packq.c:11->packq.c:27->owcpa.c:102) [278]  (1.78 ns)
	'getelementptr' operation ('pk_addr_2', packq.c:11->packq.c:27->owcpa.c:102) [281]  (0 ns)
	'store' operation (packq.c:11->packq.c:27->owcpa.c:102) of variable 'tmp_143_i_i', packq.c:11->packq.c:27->owcpa.c:102 on array 'pk' [282]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
