// Seed: 2889494124
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wand id_11
    , id_24, id_25,
    input wor id_12,
    output tri1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input wire id_18,
    input tri1 id_19,
    output supply0 id_20,
    input tri0 id_21,
    input supply0 id_22
);
  assign id_7 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3
    , id_10,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7
    , id_11,
    output supply1 id_8
);
  wire id_12;
  module_0(
      id_3,
      id_1,
      id_7,
      id_4,
      id_5,
      id_3,
      id_4,
      id_8,
      id_1,
      id_0,
      id_1,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_7,
      id_7,
      id_5,
      id_0,
      id_6,
      id_5
  );
endmodule
