# vsim TopLevel_tb 
# Start time: 11:15:38 on Nov 16,2022
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.Mux_PC
# Loading work.program_counter
# Loading work.Instruction_Memory
# Loading work.Instruction_Fetch
# Loading work.PCPlus4
# Loading work.Register_file
# Loading work.ALU
# Loading work.controller
# Loading work.LoadStore_Unit
# Loading work.Data_Memory
# Loading work.immediate_gen
# Loading work.mux_selA
# Loading work.mux_selB
# Loading work.MuxResult
# Loading work.BranchCond
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'addr'. The port definition is at: Data_Memory.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/TOPLevel/Dmem File: TopLevel.sv Line: 21
add wave -r sim:/TopLevel_tb/TOPLevel/Dmem/*
run -all
# ** Note: $finish    : TopLevel_tb.sv(59)
#    Time: 999999 ps  Iteration: 1  Instance: /TopLevel_tb
# 1
# Break in Module TopLevel_tb at TopLevel_tb.sv line 59
# End time: 11:18:07 on Nov 16,2022, Elapsed time: 0:02:29
# Errors: 0, Warnings: 1
