// Seed: 1742956871
module module_0 (
    id_1
);
  inout wire id_1;
  initial @(1 or 1);
  assign id_1 = 1;
  wire id_2;
  id_3(
      1, id_1, id_1
  );
  wire id_4, id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_6 = id_6;
  wire id_7, id_8;
  logic [7:0] id_9;
  parameter id_10 = -1;
  assign id_4 = id_2;
  assign id_3 = id_9[1];
  logic [7:0] id_11 = id_9;
  wire id_12;
  wire id_13, id_14, id_15;
  module_0 modCall_1 (id_8);
  assign id_14 = id_13;
  wire id_16, id_17, id_18;
  assign id_3 = -1;
endmodule
