<profile>

<section name = "Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config17_s'" level="0">
<item name = "Date">Sat Apr  2 23:58:24 2022
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.429 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1296, 15228, 6.480 us, 76.140 us, 1296, 15228, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418">shift_line_buffer_array_ap_fixed_4u_config17_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">1295, 15227, 4 ~ 47, -, -, 324, no</column>
<column name=" + ReuseLoop">42, 42, 8, 1, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 714, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 30, 2233, 601, -</column>
<column name="Memory">7, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 317, -</column>
<column name="Register">0, -, 2789, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 13, 4, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mul_32s_17s_48_5_1_U479">myproject_axi_mul_32s_17s_48_5_1, 0, 2, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U472">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U473">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U474">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U475">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U476">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U477">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mul_32s_32s_48_5_1_U478">myproject_axi_mul_32s_32s_48_5_1, 0, 4, 215, 1, 0</column>
<column name="myproject_axi_mux_366_32_1_1_U471">myproject_axi_mux_366_32_1_1, 0, 0, 0, 337, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4u_config17_s_fu_418">shift_line_buffer_array_ap_fixed_4u_config17_s, 0, 0, 513, 256, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w17_V_U">conv_2d_cl_array_array_ap_fixed_8u_config17_s_w17_V, 7, 0, 0, 0, 36, 241, 1, 8676</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_0_V_fu_1418_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_1_V_fu_1423_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_2_V_fu_1428_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_3_V_fu_1433_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_4_V_fu_1438_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_5_V_fu_1443_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_6_V_fu_1448_p2">+, 0, 0, 39, 32, 32</column>
<column name="acc_7_V_fu_1453_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln301_fu_1503_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln303_fu_1514_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln306_fu_1463_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln308_fu_1474_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln78_fu_1040_p2">+, 0, 0, 15, 9, 1</column>
<column name="w_index_fu_1051_p2">+, 0, 0, 15, 1, 6</column>
<column name="and_ln272_3_fu_1028_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_4_fu_1034_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_fu_1022_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_364">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_373">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op27">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op282">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln272_4_fu_976_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln272_5_fu_996_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln272_6_fu_1016_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln272_fu_966_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln293_fu_1458_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln297_fu_1498_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln64_fu_1057_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="icmp_ln78_fu_1543_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln303_fu_1519_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln308_fu_1479_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_411_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_w_index22_phi_fu_311_p4">9, 2, 6, 12</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten23_reg_295">9, 2, 9, 18</column>
<column name="pX_8">9, 2, 32, 64</column>
<column name="pY_8">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_8">9, 2, 32, 64</column>
<column name="storemerge_i_i_reg_407">9, 2, 32, 64</column>
<column name="tmp_data_0_V_7520_reg_319">9, 2, 32, 64</column>
<column name="tmp_data_1_V_6818_reg_330">9, 2, 32, 64</column>
<column name="tmp_data_2_V_6816_reg_341">9, 2, 32, 64</column>
<column name="tmp_data_3_V_6814_reg_352">9, 2, 32, 64</column>
<column name="tmp_data_4_V_2912_reg_363">9, 2, 32, 64</column>
<column name="tmp_data_5_V_2910_reg_374">9, 2, 32, 64</column>
<column name="tmp_data_6_V_298_reg_385">9, 2, 32, 64</column>
<column name="tmp_data_7_V_296_reg_396">9, 2, 32, 64</column>
<column name="w_index22_reg_307">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_V_reg_1761">32, 0, 32, 0</column>
<column name="acc_1_V_reg_1767">32, 0, 32, 0</column>
<column name="acc_2_V_reg_1773">32, 0, 32, 0</column>
<column name="acc_3_V_reg_1779">32, 0, 32, 0</column>
<column name="acc_4_V_reg_1785">32, 0, 32, 0</column>
<column name="acc_5_V_reg_1791">32, 0, 32, 0</column>
<column name="acc_6_V_reg_1797">32, 0, 32, 0</column>
<column name="acc_7_V_reg_1803">32, 0, 32, 0</column>
<column name="add_ln78_reg_1605">9, 0, 9, 0</column>
<column name="and_ln272_4_reg_1601">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="icmp_ln272_4_reg_1584">1, 0, 1, 0</column>
<column name="icmp_ln272_reg_1574">1, 0, 1, 0</column>
<column name="icmp_ln293_reg_1809">1, 0, 1, 0</column>
<column name="icmp_ln297_reg_1818">1, 0, 1, 0</column>
<column name="icmp_ln64_reg_1620">1, 0, 1, 0</column>
<column name="indvar_flatten23_reg_295">9, 0, 9, 0</column>
<column name="kernel_data_V_4_0">32, 0, 32, 0</column>
<column name="kernel_data_V_4_1">32, 0, 32, 0</column>
<column name="kernel_data_V_4_10">32, 0, 32, 0</column>
<column name="kernel_data_V_4_11">32, 0, 32, 0</column>
<column name="kernel_data_V_4_12">32, 0, 32, 0</column>
<column name="kernel_data_V_4_13">32, 0, 32, 0</column>
<column name="kernel_data_V_4_14">32, 0, 32, 0</column>
<column name="kernel_data_V_4_15">32, 0, 32, 0</column>
<column name="kernel_data_V_4_16">32, 0, 32, 0</column>
<column name="kernel_data_V_4_17">32, 0, 32, 0</column>
<column name="kernel_data_V_4_18">32, 0, 32, 0</column>
<column name="kernel_data_V_4_19">32, 0, 32, 0</column>
<column name="kernel_data_V_4_2">32, 0, 32, 0</column>
<column name="kernel_data_V_4_20">32, 0, 32, 0</column>
<column name="kernel_data_V_4_21">32, 0, 32, 0</column>
<column name="kernel_data_V_4_22">32, 0, 32, 0</column>
<column name="kernel_data_V_4_23">32, 0, 32, 0</column>
<column name="kernel_data_V_4_24">32, 0, 32, 0</column>
<column name="kernel_data_V_4_25">32, 0, 32, 0</column>
<column name="kernel_data_V_4_26">32, 0, 32, 0</column>
<column name="kernel_data_V_4_27">32, 0, 32, 0</column>
<column name="kernel_data_V_4_28">32, 0, 32, 0</column>
<column name="kernel_data_V_4_29">32, 0, 32, 0</column>
<column name="kernel_data_V_4_3">32, 0, 32, 0</column>
<column name="kernel_data_V_4_30">32, 0, 32, 0</column>
<column name="kernel_data_V_4_31">32, 0, 32, 0</column>
<column name="kernel_data_V_4_32">32, 0, 32, 0</column>
<column name="kernel_data_V_4_33">32, 0, 32, 0</column>
<column name="kernel_data_V_4_34">32, 0, 32, 0</column>
<column name="kernel_data_V_4_35">32, 0, 32, 0</column>
<column name="kernel_data_V_4_4">32, 0, 32, 0</column>
<column name="kernel_data_V_4_5">32, 0, 32, 0</column>
<column name="kernel_data_V_4_6">32, 0, 32, 0</column>
<column name="kernel_data_V_4_7">32, 0, 32, 0</column>
<column name="kernel_data_V_4_8">32, 0, 32, 0</column>
<column name="kernel_data_V_4_9">32, 0, 32, 0</column>
<column name="pX_8">32, 0, 32, 0</column>
<column name="pX_8_load_reg_1595">32, 0, 32, 0</column>
<column name="pY_8">32, 0, 32, 0</column>
<column name="pY_8_load_reg_1589">32, 0, 32, 0</column>
<column name="sX_8">32, 0, 32, 0</column>
<column name="sX_8_load_reg_1569">32, 0, 32, 0</column>
<column name="sY_8">32, 0, 32, 0</column>
<column name="sY_8_load_reg_1579">32, 0, 32, 0</column>
<column name="select_ln303_reg_1822">32, 0, 32, 0</column>
<column name="select_ln308_reg_1813">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="storemerge_i_i_reg_407">32, 0, 32, 0</column>
<column name="tmp_1_reg_1649">32, 0, 32, 0</column>
<column name="tmp_3_reg_1654">32, 0, 32, 0</column>
<column name="tmp_4_reg_1659">32, 0, 32, 0</column>
<column name="tmp_5_reg_1664">17, 0, 17, 0</column>
<column name="tmp_6_reg_1634">32, 0, 32, 0</column>
<column name="tmp_7_reg_1624">32, 0, 32, 0</column>
<column name="tmp_8_reg_1639">32, 0, 32, 0</column>
<column name="tmp_9_reg_1644">32, 0, 32, 0</column>
<column name="tmp_data_0_V_7520_reg_319">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1549">32, 0, 32, 0</column>
<column name="tmp_data_1_V_6818_reg_330">32, 0, 32, 0</column>
<column name="tmp_data_1_V_reg_1554">32, 0, 32, 0</column>
<column name="tmp_data_2_V_6816_reg_341">32, 0, 32, 0</column>
<column name="tmp_data_2_V_reg_1559">32, 0, 32, 0</column>
<column name="tmp_data_3_V_6814_reg_352">32, 0, 32, 0</column>
<column name="tmp_data_3_V_reg_1564">32, 0, 32, 0</column>
<column name="tmp_data_4_V_2912_reg_363">32, 0, 32, 0</column>
<column name="tmp_data_5_V_2910_reg_374">32, 0, 32, 0</column>
<column name="tmp_data_6_V_298_reg_385">32, 0, 32, 0</column>
<column name="tmp_data_7_V_296_reg_396">32, 0, 32, 0</column>
<column name="trunc_ln708_4_reg_1726">32, 0, 32, 0</column>
<column name="trunc_ln708_5_reg_1731">32, 0, 32, 0</column>
<column name="trunc_ln708_6_reg_1736">32, 0, 32, 0</column>
<column name="trunc_ln708_7_reg_1741">32, 0, 32, 0</column>
<column name="trunc_ln708_8_reg_1746">32, 0, 32, 0</column>
<column name="trunc_ln708_9_reg_1751">32, 0, 32, 0</column>
<column name="trunc_ln708_s_reg_1756">32, 0, 32, 0</column>
<column name="trunc_ln76_reg_1629">32, 0, 32, 0</column>
<column name="trunc_ln_reg_1721">32, 0, 32, 0</column>
<column name="w_index22_reg_307">6, 0, 6, 0</column>
<column name="w_index_reg_1615">6, 0, 6, 0</column>
<column name="icmp_ln64_reg_1620">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config17&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 32, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 32, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 32, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 32, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 32, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 32, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 32, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 32, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 32, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 32, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 32, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 32, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
