#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

#ifdef PS2_FUNCTION_LOG_TRACKER
#include "ps2_log.h"
#endif

// Function: sub_001B1A20
// Address: 0x1b1a20 - 0x1b1a70
void sub_001B1A20_0x1b1a20(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {
#ifdef PS2_FUNCTION_LOG_TRACKER
    PS_LOG_ENTRY("sub_001B1A20_0x1b1a20");
#endif

    switch (ctx->pc) {
        case 0x1b1a38u: goto label_1b1a38;
        case 0x1b1a4cu: goto label_1b1a4c;
        case 0x1b1a54u: goto label_1b1a54;
        case 0x1b1a5cu: goto label_1b1a5c;
        default: break;
    }

    ctx->pc = 0x1b1a20u;

    // 0x1b1a20: 0x27bdfff0  addiu       $sp, $sp, -0x10
    ctx->pc = 0x1b1a20u;
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 4294967280));
    // 0x1b1a24: 0xffbf0000  sd          $ra, 0x0($sp)
    ctx->pc = 0x1b1a24u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 31));
    // 0x1b1a28: 0xdfbf0000  ld          $ra, 0x0($sp)
    ctx->pc = 0x1b1a28u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x1b1a2c: 0x806ded4  j           func_1B7B50
    ctx->pc = 0x1B1A2Cu;
    ctx->pc = 0x1B1A30u;
    ctx->in_delay_slot = true; ctx->branch_pc = 0x1B1A2Cu;
            // 0x1b1a30: 0x27bd0010  addiu       $sp, $sp, 0x10 (Delay Slot)
        SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 16));
        ctx->in_delay_slot = false;
    ctx->pc = 0x1B7B50u;
    {
        auto targetFn = runtime->lookupFunction(0x1B7B50u);
        const uint32_t __entryPc = ctx->pc;
        targetFn(rdram, ctx, runtime);
        return;
    }
    ctx->pc = 0x1B1A34u;
    // 0x1b1a34: 0x0  nop
    ctx->pc = 0x1b1a34u;
    // NOP
label_1b1a38:
    // 0x1b1a38: 0x27bdfff0  addiu       $sp, $sp, -0x10
    ctx->pc = 0x1b1a38u;
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 4294967280));
    // 0x1b1a3c: 0xffb00000  sd          $s0, 0x0($sp)
    ctx->pc = 0x1b1a3cu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 16));
    // 0x1b1a40: 0xffbf0008  sd          $ra, 0x8($sp)
    ctx->pc = 0x1b1a40u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 8), GPR_U64(ctx, 31));
    // 0x1b1a44: 0xc06c6ac  jal         func_1B1AB0
    ctx->pc = 0x1B1A44u;
    SET_GPR_U32(ctx, 31, 0x1B1A4Cu);
    ctx->pc = 0x1B1A48u;
    ctx->in_delay_slot = true; ctx->branch_pc = 0x1B1A44u;
            // 0x1b1a48: 0x80802d  daddu       $s0, $a0, $zero (Delay Slot)
        SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 4) + (uint64_t)GPR_U64(ctx, 0));
        ctx->in_delay_slot = false;
    ctx->pc = 0x1B1AB0u;
    if (runtime->hasFunction(0x1B1AB0u)) {
        auto targetFn = runtime->lookupFunction(0x1B1AB0u);
        const uint32_t __entryPc = ctx->pc;
        targetFn(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A4Cu; }
        if (ctx->pc != 0x1B1A4Cu) { return; }
    } else {
        const uint32_t __entryPc = ctx->pc;
        sub_001B1AB0_0x1b1ab0(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A4Cu; }
        if (ctx->pc != 0x1B1A4Cu) { return; }
    }
    ctx->pc = 0x1B1A4Cu;
label_1b1a4c:
    // 0x1b1a4c: 0xc06c69c  jal         func_1B1A70
    ctx->pc = 0x1B1A4Cu;
    SET_GPR_U32(ctx, 31, 0x1B1A54u);
    ctx->pc = 0x1B1A50u;
    ctx->in_delay_slot = true; ctx->branch_pc = 0x1B1A4Cu;
            // 0x1b1a50: 0x200202d  daddu       $a0, $s0, $zero (Delay Slot)
        SET_GPR_U64(ctx, 4, (uint64_t)GPR_U64(ctx, 16) + (uint64_t)GPR_U64(ctx, 0));
        ctx->in_delay_slot = false;
    ctx->pc = 0x1B1A70u;
    if (runtime->hasFunction(0x1B1A70u)) {
        auto targetFn = runtime->lookupFunction(0x1B1A70u);
        const uint32_t __entryPc = ctx->pc;
        targetFn(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A54u; }
        if (ctx->pc != 0x1B1A54u) { return; }
    } else {
        const uint32_t __entryPc = ctx->pc;
        sub_001B1A70_0x1b1a70(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A54u; }
        if (ctx->pc != 0x1B1A54u) { return; }
    }
    ctx->pc = 0x1B1A54u;
label_1b1a54:
    // 0x1b1a54: 0xc06c6b2  jal         func_1B1AC8
    ctx->pc = 0x1B1A54u;
    SET_GPR_U32(ctx, 31, 0x1B1A5Cu);
    ctx->pc = 0x1B1A58u;
    ctx->in_delay_slot = true; ctx->branch_pc = 0x1B1A54u;
            // 0x1b1a58: 0x40802d  daddu       $s0, $v0, $zero (Delay Slot)
        SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 2) + (uint64_t)GPR_U64(ctx, 0));
        ctx->in_delay_slot = false;
    ctx->pc = 0x1B1AC8u;
    if (runtime->hasFunction(0x1B1AC8u)) {
        auto targetFn = runtime->lookupFunction(0x1B1AC8u);
        const uint32_t __entryPc = ctx->pc;
        targetFn(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A5Cu; }
        if (ctx->pc != 0x1B1A5Cu) { return; }
    } else {
        const uint32_t __entryPc = ctx->pc;
        sub_001B1AC8_0x1b1ac8(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1B1A5Cu; }
        if (ctx->pc != 0x1B1A5Cu) { return; }
    }
    ctx->pc = 0x1B1A5Cu;
label_1b1a5c:
    // 0x1b1a5c: 0xdfbf0008  ld          $ra, 0x8($sp)
    ctx->pc = 0x1b1a5cu;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 8)));
    // 0x1b1a60: 0x200102d  daddu       $v0, $s0, $zero
    ctx->pc = 0x1b1a60u;
    SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 16) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1b1a64: 0xdfb00000  ld          $s0, 0x0($sp)
    ctx->pc = 0x1b1a64u;
    SET_GPR_U64(ctx, 16, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x1b1a68: 0x3e00008  jr          $ra
    ctx->pc = 0x1B1A68u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = 0x1B1A6Cu;
        ctx->in_delay_slot = true; ctx->branch_pc = 0x1B1A68u;
            // 0x1b1a6c: 0x27bd0010  addiu       $sp, $sp, 0x10 (Delay Slot)
        SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 16));
        ctx->in_delay_slot = false;
        ctx->pc = jumpTarget;
        return;
    }
    ctx->pc = 0x1B1A70u;
    ctx->pc = 0x1b1a70u;
}
