# the frame was extract from stm32f469.svd.patched

PWR:
  CR:
    FISSR:
      Run: [0, "Flash Interface clock run (Default value)"]
      "Off": [1, "Flash Interface clock off"]
    FMSSR:
      Standard: [0, "Flash standard mode (Default value)"]
      Forced: [1, "Flash forced to be in STOP or DeepPower Down mode (depending of FPDS value bit) by hardware"]
    VOS:
      Scale3: [1, "Scale 3 mode <= 64 MHz"]
      Scale2: [2, "Scale 2 mode (reset value) <= 84 MHz"]
      Scale1: [3, "Scale 1 mode <= 100 MHz"]
    ADCDC1:
      [0, 1]
    MRLVDS:
      Scale3: [0, "Main regulator in Voltage scale 3 when the device is in Stop mode"]
      LowVoltage: [1, "Main regulator in Low Voltage and Flash memory in Deep Sleep mode when the device is in Stop mode"]
    LPLVDS:
      "On": [0, "Low-power regulator on if LPDS bit is set when the device is in Stop mode"]
      UnderDrive: [1, "Low-power regulator in Low Voltage and Flash memory in Deep Sleep mode if LPDS bit is set when device is in Stop mode"]
    FPDS:
      NotPowerDown: [0, "Flash memory not in power-down when the device is in Stop mode"]
      PowerDown: [1, "Flash memory in power-down when the device is in Stop mode"]
    DBP:
      Protected: [0, "Access to RTC and RTC Backup registers and backup SRAM disabled"]
      Writable: [1, "Access to RTC and RTC Backup registers and backup SRAM enabled"]
    PLS:
      [0, 7]
    PVDE:
      Disabled: [0, "PVD disabled"]
      Enabled: [1, "PVD enabled"]
    CSBF:
      _read:
        Zero: [0, "This bit is always read as 0"]
      _write:
        Clear: [1, "Clear the SBF Standby Flag"]
    CWUF:
      _read:
        Zero: [0, "This bit is always read as 0"]
      _write:
        Clear: [1, "Clear the WUPF Wakeup Flag **after 2 System clock cycles**"]
    PDDS:
      EnterStop: [0, "Enter Stop mode when the CPU enters deepsleep. The regulator status depends on the LPDS bit"]
      EnterStandby: [1, "Enter Standby mode when the CPU enters deepsleep"]
    LPDS:
      Main: [0, "Main voltage regulator ON during Stop mode"]
      LowPower: [1, "Low-power voltage regulator ON during Stop mode"]

  CSR:
    VOSRDY:
      NotReady: [0, "Not ready"]
      Ready: [1, "Ready"]
    BRE:
      Disabled: [0, "Backup regulator disabled"]
      Enabled: [1, "Backup regulator enabled"]
    EWUP1:
      GPIO: [0, "WKUP1 pin is used for general purpose I/O. An event on the WKUP1 pin does not wakeup the device from Standby mode"]
      WakeUp: [1, "WKUP1 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge or falling on WKUP1 pin wakes-up the system from Standby mode)"]
    EWUP2:
      GPIO: [0, "WKUP2 pin is used for general purpose I/O. An event on the WKUP2 pin does not wakeup the device from Standby mode"]
      WakeUp: [1, "WKUP2 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge or falling on WKUP2 pin wakes-up the system from Standby mode)"]
    EWUP3:
      GPIO: [0, "WKUP3 pin is used for general purpose I/O. An event on the WKUP3 pin does not wakeup the device from Standby mode"]
      WakeUp: [1, "WKUP3 pin is used for wakeup from Standby mode and forced in input pull down configuration (rising edge or falling on WKUP3 pin wakes-up the system from Standby mode)"]
    BRR:
      NotReady: [0, "Backup Regulator not ready"]
      Ready: [1, "Backup Regulator ready"]
    PVDO:
      Higher: [0, "Vdd is higher than the PVD threshold selected with the PLS[2:0] bits"]
      Lower: [1, "Vdd is lower than the PVD threshold selected with the PLS[2:0] bits"]
    SBF:
      InStandby: [0, "Device has not been in Standby mode"]
      NotInStandby: [1, "Device has been in Standby mode"]
    WUF:
      NotOccurred: [0, "No wakeup event occurred"]
      Occurred: [1, "A wakeup event was received from the WKUP pin or from the RTC alarm (Alarm A or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup)"]
