Info: Starting: Create testbench Platform Designer system
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project.ipx
Info: qsys-generate C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --testbench=STANDARD --output-directory=C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding rs232_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module rs232_uart
Progress: Adding uart_module_top_0 [uart_module_top 1.0]
Progress: Parameterizing module uart_module_top_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project.ipx
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Info: Reading index C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\user_components.ipx
Progress: Loading Avalon/Communication_Module_hw.tcl
Progress: Loading Avalon/Dumb_Communication_Module_v1_hw.tcl
Progress: Loading Avalon/Pattern_Generator_hw.tcl
Progress: Loading Avalon/RMAP_SPW_hw.tcl
Progress: Loading Avalon/rst_controller_hw.tcl
Progress: Loading Avalon/SEVEN_SEGMENT_CONTROLLER_hw.tcl
Progress: Loading Avalon/SIMUSpW_hw.tcl
Progress: Loading Avalon/sync_hw.tcl
Progress: Loading Avalon/uart_module_hw.tcl
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Hardware_Project/Avalon/**/* matched 24 files in 0,15 seconds
Info: C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\user_components.ipx described 0 plugins, 1 paths, in 0,15 seconds
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/* matched 8 files in 0,15 seconds
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/*/* matched 26 files in 0,00 seconds
Info: C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project.ipx described 0 plugins, 3 paths, in 0,15 seconds
Progress: Loading testbench/MebX_Qsys_Project_tb.qsys
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/* matched 12 files in 0,16 seconds
Info: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/*/* matched 6 files in 0,00 seconds
Info: Reading index C:\Users\rfranca\.altera.quartus\ip\18.1\ip_search_path\user_components.ipx
Info: C:\Users\rfranca\.altera.quartus\ip\18.1\ip_search_path\user_components.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/Users/rfranca/.altera.quartus/ip/18.1/**/* matched 2 files in 0,00 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,10 seconds
Info: C:/intelfpga/18.1/ip/**/* matched 139 files in 0,10 seconds
Info: C:/intelfpga/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/**/* matched 8 files in 0,01 seconds
Info: Reading index C:\intelfpga\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,03 seconds
Info: C:/intelfpga/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,03 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,30 seconds
Info: C:/intelfpga/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,30 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: MebX_Qsys_Project
Info: TB_Gen: System design is: MebX_Qsys_Project
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk50 EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in
Info: get_interface_property rs232_uart EXPORT_OF
Info: get_instance_property rs232_uart CLASS_NAME
Info: get_instance_assignment rs232_uart testbench.partner.map.external_connection
Info: get_interface_property rs232_uart_irq EXPORT_OF
Info: get_instance_property rs232_uart CLASS_NAME
Info: get_instance_assignment rs232_uart testbench.partner.map.irq
Info: get_interface_property rst EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in_reset
Info: get_interface_property uart_module EXPORT_OF
Info: get_instance_property uart_module_top_0 CLASS_NAME
Info: get_instance_assignment uart_module_top_0 testbench.partner.map.conduit_end
Info: get_interface_property uart_module_top_0_avalon_slave EXPORT_OF
Info: get_instance_property uart_module_top_0 CLASS_NAME
Info: get_instance_assignment uart_module_top_0 testbench.partner.map.avalon_slave
Info: send_message Info TB_Gen: Creating testbench system : MebX_Qsys_Project_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : MebX_Qsys_Project_tb with all standard BFMs
Info: create_system MebX_Qsys_Project_tb
Info: add_instance MebX_Qsys_Project_inst MebX_Qsys_Project 
Info: set_use_testbench_naming_pattern true MebX_Qsys_Project
Info: get_instance_interfaces MebX_Qsys_Project_inst
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart_irq CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk50
Info: TB_Gen: clock_sink found: clk50
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_clk50_bfm altera_avalon_clock_source 
Info: get_instance_property MebX_Qsys_Project_inst_clk50_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst clk50 clockRate
Info: set_instance_parameter_value MebX_Qsys_Project_inst_clk50_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_clk50_bfm CLOCK_UNIT 1
Info: get_instance_property MebX_Qsys_Project_inst_clk50_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst.clk50
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: rst
Info: TB_Gen: reset_sink found: rst
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_rst_bfm altera_avalon_reset_source 
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_ports MebX_Qsys_Project_inst rst
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rst rst_reset_n ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rst rst_reset_n ROLE
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rst_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rst_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rst associatedClock
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: MebX_Qsys_Project_inst_rst_bfm is not associated to any clock; connecting MebX_Qsys_Project_inst_rst_bfm to 'MebX_Qsys_Project_inst_clk50_bfm.clk'
Warning: TB_Gen: MebX_Qsys_Project_inst_rst_bfm is not associated to any clock; connecting MebX_Qsys_Project_inst_rst_bfm to 'MebX_Qsys_Project_inst_clk50_bfm.clk'
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_rst_bfm.clk
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rst_bfm.reset MebX_Qsys_Project_inst.rst
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rs232_uart
Info: TB_Gen: conduit_end found: rs232_uart
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_rs232_uart_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rs232_uart associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rs232_uart associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst rs232_uart
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_cts_n ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_cts_n WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_cts_n DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rts_n ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rts_n WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rts_n DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rxd ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rxd WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_rxd DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_txd ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_txd WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart rs232_uart_txd DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_bfm SIGNAL_ROLES cts_n rts_n rxd txd
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_bfm SIGNAL_DIRECTIONS output input output input
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_bfm CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rs232_uart_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rs232_uart_bfm.conduit MebX_Qsys_Project_inst.rs232_uart
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart_irq CLASS_NAME
Info: send_message Info TB_Gen: interrupt_sender found: rs232_uart_irq
Info: TB_Gen: interrupt_sender found: rs232_uart_irq
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart_irq CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_rs232_uart_irq_bfm altera_avalon_interrupt_sink 
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm CLASS_NAME
Info: get_instance_interface_ports MebX_Qsys_Project_inst rs232_uart_irq
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart_irq rs232_uart_irq_irq ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst rs232_uart_irq rs232_uart_irq_irq WIDTH
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_irq_bfm AV_IRQ_W 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_irq_bfm ASSERT_HIGH_IRQ 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_rs232_uart_irq_bfm VHDL_ID 0
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rs232_uart_irq_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm irq CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rs232_uart_irq associatedClock
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_rs232_uart_irq_bfm.clock_reset
Info: get_instance_interfaces MebX_Qsys_Project_inst_rs232_uart_irq_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm irq CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst rs232_uart_irq associatedReset
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rst_bfm.reset MebX_Qsys_Project_inst_rs232_uart_irq_bfm.clock_reset_reset
Info: get_instance_interface_property MebX_Qsys_Project_inst rs232_uart_irq CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rs232_uart_irq_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm clock_reset_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rs232_uart_irq_bfm irq CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rs232_uart_irq_bfm.irq MebX_Qsys_Project_inst.rs232_uart_irq
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: uart_module
Info: TB_Gen: conduit_end found: uart_module
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_uart_module_bfm altera_conduit_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module associatedClock
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module associatedReset
Info: get_instance_interface_ports MebX_Qsys_Project_inst uart_module
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_cts_signal ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_cts_signal WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_cts_signal DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rts_signal ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rts_signal WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rts_signal DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rxd_signal ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rxd_signal WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_rxd_signal DIRECTION
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_txd_signal ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_txd_signal WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module uart_module_uart_txd_signal DIRECTION
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_bfm ENABLE_RESET 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_bfm SIGNAL_ROLES uart_cts_signal uart_rts_signal uart_rxd_signal uart_txd_signal
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_bfm SIGNAL_DIRECTIONS input output output input
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_uart_module_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_bfm conduit CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module associatedClock
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_uart_module_bfm.clk
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_uart_module_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_bfm conduit CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_uart_module_bfm.conduit MebX_Qsys_Project_inst.uart_module
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave CLASS_NAME
Info: send_message Info TB_Gen: avalon_slave found: uart_module_top_0_avalon_slave
Info: TB_Gen: avalon_slave found: uart_module_top_0_avalon_slave
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave CLASS_NAME
Info: add_instance MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm altera_avalon_mm_master_bfm 
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave bitsPerSymbol
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave addressUnits
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave burstOnBurstBoundariesOnly
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave linewrapBursts
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave readLatency
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave maximumPendingReadTransactions
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave maximumPendingWriteTransactions
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave readWaitTime
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave writeWaitTime
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave addressAlignment
Info: get_instance_interface_ports MebX_Qsys_Project_inst uart_module_top_0_avalon_slave
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_address ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_address WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_read ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_readdata ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_readdata WIDTH
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_waitrequest ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_write ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_writedata ROLE
Info: get_instance_interface_port_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave uart_module_top_0_avalon_slave_writedata WIDTH
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_SYMBOL_W 8
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm ADDRESS_UNITS WORDS
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_BURST_BNDR_ONLY 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_BURST_LINEWRAP 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_FIX_READ_LATENCY 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_MAX_PENDING_READS 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_MAX_PENDING_WRITES 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_READ_WAIT_TIME 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_WRITE_WAIT_TIME 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm REGISTER_WAITREQUEST 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_ADDRESS_W 8
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_ADDRESS 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_BURSTCOUNT_W 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_BURSTCOUNT 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_NUMSYMBOLS 4
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_READ_DATA 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_WRITE_DATA 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_BEGIN_TRANSFER 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_BEGIN_BURST_TRANSFER 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_WAIT_REQUEST 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_WRITE 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_READ 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_BYTE_ENABLE 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_READ_DATA_VALID 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_ARBITERLOCK 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_DEBUGACCESS 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_TRANSACTIONID 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_READRESPONSE_W 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_READRESPONSE 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm AV_WRITERESPONSE_W 1
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_WRITERESPONSE 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm USE_CLKEN 0
Info: set_instance_parameter_value MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm VHDL_ID 0
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm m0 CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave associatedClock
Info: get_instance_interface_property MebX_Qsys_Project_inst clk50 CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_clk50_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_clk50_bfm clk CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_clk50_bfm.clk MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm.clk
Info: get_instance_interfaces MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm m0 CLASS_NAME
Info: get_instance_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm CLASS_NAME
Info: get_instance_interface_parameter_value MebX_Qsys_Project_inst uart_module_top_0_avalon_slave associatedReset
Info: get_instance_interface_property MebX_Qsys_Project_inst rst CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_rst_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_rst_bfm reset CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_rst_bfm.reset MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm.clk_reset
Info: get_instance_interface_property MebX_Qsys_Project_inst uart_module_top_0_avalon_slave CLASS_NAME
Info: get_instance_interfaces MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm m0 CLASS_NAME
Info: add_connection MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm.m0 MebX_Qsys_Project_inst.uart_module_top_0_avalon_slave
Info: send_message Info TB_Gen: Saving testbench system: MebX_Qsys_Project_tb.qsys
Info: TB_Gen: Saving testbench system: MebX_Qsys_Project_tb.qsys
Info: save_system MebX_Qsys_Project_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb.qsys
Info: Done
Info: qsys-generate C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\testbench\MebX_Qsys_Project_tb\simulation --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading testbench/MebX_Qsys_Project_tb.qsys
Progress: Reading input file
Progress: Adding MebX_Qsys_Project_inst [MebX_Qsys_Project 1.0]
Progress: Parameterizing module MebX_Qsys_Project_inst
Progress: Adding MebX_Qsys_Project_inst_clk50_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_clk50_bfm
Progress: Adding MebX_Qsys_Project_inst_rs232_uart_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_rs232_uart_bfm
Progress: Adding MebX_Qsys_Project_inst_rs232_uart_irq_bfm [altera_avalon_interrupt_sink 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_rs232_uart_irq_bfm
Progress: Adding MebX_Qsys_Project_inst_rst_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_rst_bfm
Progress: Adding MebX_Qsys_Project_inst_uart_module_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_uart_module_bfm
Progress: Adding MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm [altera_avalon_mm_master_bfm 18.1]
Progress: Parameterizing module MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm: Elaborate: altera_clock_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_clk50_bfm:            $Date: 2018/07/18 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm: Elaborate: altera_reset_source
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm:            $Revision: #1 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm:            $Date: 2018/07/18 $
Info: MebX_Qsys_Project_tb.MebX_Qsys_Project_inst_rst_bfm: Reset is negatively asserted.
Info: MebX_Qsys_Project_tb: Generating MebX_Qsys_Project_tb "MebX_Qsys_Project_tb" for SIM_VHDL
Info: Interconnect is inserted between master uart_module_top_0.avalon_master and slave rs232_uart.s1 because the master has address signal 6 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master uart_module_top_0.avalon_master and slave rs232_uart.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: MebX_Qsys_Project_inst: "MebX_Qsys_Project_tb" instantiated MebX_Qsys_Project "MebX_Qsys_Project_inst"
Info: MebX_Qsys_Project_inst_clk50_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_clock_source "MebX_Qsys_Project_inst_clk50_bfm"
Info: MebX_Qsys_Project_inst_rs232_uart_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_rs232_uart_bfm"
Info: MebX_Qsys_Project_inst_rs232_uart_irq_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_interrupt_sink "MebX_Qsys_Project_inst_rs232_uart_irq_bfm"
Info: MebX_Qsys_Project_inst_rst_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_reset_source "MebX_Qsys_Project_inst_rst_bfm"
Info: MebX_Qsys_Project_inst_uart_module_bfm: "MebX_Qsys_Project_tb" instantiated altera_conduit_bfm "MebX_Qsys_Project_inst_uart_module_bfm"
Info: MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm: "MebX_Qsys_Project_tb" instantiated altera_avalon_mm_master_bfm "MebX_Qsys_Project_inst_uart_module_top_0_avalon_slave_bfm"
Info: Reusing file C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/mentor/verbosity_pkg.sv
Info: Reusing file C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/verbosity_pkg.sv
Info: irq_mapper: "MebX_Qsys_Project_tb" instantiated altera_irq_mapper "irq_mapper"
Info: rs232_uart: Starting RTL generation for module 'MebX_Qsys_Project_rs232_uart'
Info: rs232_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=MebX_Qsys_Project_rs232_uart --dir=C:/Users/rfranca/AppData/Local/Temp/alt8249_4255637928415490835.dir/0015_rs232_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --vhdl --config=C:/Users/rfranca/AppData/Local/Temp/alt8249_4255637928415490835.dir/0015_rs232_uart_gen//MebX_Qsys_Project_rs232_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/rfranca/AppData/Local/Temp/alt8249_4255637928415490835.dir/0015_rs232_uart_gen/  ]
Info: rs232_uart: Done RTL generation for module 'MebX_Qsys_Project_rs232_uart'
Info: rs232_uart: "MebX_Qsys_Project_inst" instantiated altera_avalon_uart "rs232_uart"
Info: uart_module_top_0: "MebX_Qsys_Project_inst" instantiated uart_module_top "uart_module_top_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "MebX_Qsys_Project_inst" instantiated altera_reset_controller "rst_controller"
Info: uart_module_top_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "uart_module_top_0_avalon_master_translator"
Info: rs232_uart_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "rs232_uart_s1_translator"
Info: uart_module_top_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "uart_module_top_0_avalon_master_agent"
Info: rs232_uart_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "rs232_uart_s1_agent"
Info: rs232_uart_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "rs232_uart_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rs232_uart_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "rs232_uart_s1_cmd_width_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/MebX_Qsys_Project_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project_tb: Done "MebX_Qsys_Project_tb" with 26 modules, 56 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_tb.spd --output-directory=C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project_tb.spd --output-directory=C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
