===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3304 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2402 ( 14.1%)    0.2402 ( 18.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1895 ( 11.1%)    0.1895 ( 14.2%)    Parse modules
    0.0466 (  2.7%)    0.0466 (  3.5%)    Verify circuit
    1.1631 ( 68.1%)    0.7860 ( 59.1%)  'firrtl.circuit' Pipeline
    0.1327 (  7.8%)    0.0712 (  5.4%)    'firrtl.module' Pipeline
    0.1205 (  7.1%)    0.0649 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0121 (  0.7%)    0.0063 (  0.5%)      LowerCHIRRTLPass
    0.0124 (  0.7%)    0.0124 (  0.9%)    InferWidths
    0.0646 (  3.8%)    0.0646 (  4.9%)    InferResets
    0.0049 (  0.3%)    0.0049 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0105 (  0.6%)    0.0105 (  0.8%)    WireDFT
    0.0107 (  0.6%)    0.0107 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0623 (  3.6%)    0.0623 (  4.7%)    LowerFIRRTLTypes
    0.6706 ( 39.3%)    0.3549 ( 26.7%)    'firrtl.module' Pipeline
    0.0797 (  4.7%)    0.0430 (  3.2%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.1%)      RemoveInvalid
    0.5566 ( 32.6%)    0.2932 ( 22.0%)      Canonicalizer
    0.0330 (  1.9%)    0.0179 (  1.3%)      InferReadWrite
    0.0225 (  1.3%)    0.0225 (  1.7%)    Inliner
    0.0252 (  1.5%)    0.0252 (  1.9%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1168 (  6.8%)    0.1168 (  8.8%)    'firrtl.module' Pipeline
    0.1168 (  6.8%)    0.1168 (  8.8%)      Canonicalizer
    0.0106 (  0.6%)    0.0106 (  0.8%)    RemoveUnusedPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0103 (  0.6%)    0.0103 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1092 (  6.4%)    0.1092 (  8.2%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0936 (  5.5%)    0.0936 (  7.0%)  'hw.module' Pipeline
    0.0241 (  1.4%)    0.0241 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0594 (  3.5%)    0.0594 (  4.5%)    Canonicalizer
    0.0102 (  0.6%)    0.0102 (  0.8%)    HWCleanup
    0.0143 (  0.8%)    0.0143 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0135 (  0.8%)    0.0135 (  1.0%)    PrettifyVerilog
    0.0821 (  4.8%)    0.0821 (  6.2%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.7075 (100.0%)    1.3304 (100.0%)  Total

{
  totalTime: 1.339,
  maxMemory: 73089024
}
