# UART-VHDL-
creating a uart in VHDL

developed in VHDL ,

~ A receiver and transmmiter first developed 
~ A serial/parallel loopback receiving options
~ 4 digit Password option has been added 
~ All components test-benched in ModelSim
~ All hierarchies synthesized in Quartus
~ Implementation on ALTERA DE0 board
