{"Source Block": ["oh/elink/dv/elink_e16_model.v@1583:1599@HdlStmProcess", "   //# the number of available entries won't be reduced.            \n   //###############################################################################\n\n   assign stop_fifo_read = c0_fifo_full | c1_fifo_full | c2_fifo_full | c3_fifo_full;\n\n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       rxi_wait <= 1'b0;\n     else if(stop_fifo_read)\n       rxi_wait <= 1'b1;\n     else if(fifo_empty)\n       rxi_wait <= 1'b0;\n\n   //##################################\n   //#   Input FIFO of the receiver\n   //##################################\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1581:1591", "   //# But the uncertainty mentioned above forces us to start from empty fifo\n   //# every time after wait indication is raised in order to ensure that \n   //# the number of available entries won't be reduced.            \n   //###############################################################################\n\n   assign stop_fifo_read = c0_fifo_full | c1_fifo_full | c2_fifo_full | c3_fifo_full;\n\n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       rxi_wait <= 1'b0;\n     else if(stop_fifo_read)\n"]], "Diff Content": {"Delete": [[1588, "   always @ (posedge rxi_lclk or posedge reset)\n"], [1589, "     if(reset)\n"], [1590, "       rxi_wait <= 1'b0;\n"], [1591, "     else if(stop_fifo_read)\n"], [1592, "       rxi_wait <= 1'b1;\n"], [1593, "     else if(fifo_empty)\n"], [1594, "       rxi_wait <= 1'b0;\n"]], "Add": [[1594, "   link_transmitter  link_transmitter(.txo_lclk90\t(txo_lclk),\n"], [1594, "\t\t\t\t      /*AUTOINST*/\n"], [1594, "\t\t\t\t      .txo_data\t\t(txo_data[LW-1:0]),\n"], [1594, "\t\t\t\t      .txo_frame\t(txo_frame),\n"], [1594, "\t\t\t\t      .c0_emesh_wait_out(c0_emesh_wait_out),\n"], [1594, "\t\t\t\t      .c1_emesh_wait_out(c1_emesh_wait_out),\n"], [1594, "\t\t\t\t      .c2_emesh_wait_out(c2_emesh_wait_out),\n"], [1594, "\t\t\t\t      .c3_emesh_wait_out(c3_emesh_wait_out),\n"], [1594, "\t\t\t\t      .c0_rdmesh_wait_out(c0_rdmesh_wait_out),\n"], [1594, "\t\t\t\t      .c1_rdmesh_wait_out(c1_rdmesh_wait_out),\n"], [1594, "\t\t\t\t      .c2_rdmesh_wait_out(c2_rdmesh_wait_out),\n"], [1594, "\t\t\t\t      .c3_rdmesh_wait_out(c3_rdmesh_wait_out),\n"], [1594, "\t\t\t\t      .c0_mesh_wait_out\t(c0_mesh_wait_out),\n"], [1594, "\t\t\t\t      .c3_mesh_wait_out\t(c3_mesh_wait_out),\n"], [1594, "\t\t\t\t      .reset\t\t(reset),\n"], [1594, "\t\t\t\t      .ext_yid_k\t(ext_yid_k[3:0]),\n"], [1594, "\t\t\t\t      .ext_xid_k\t(ext_xid_k[3:0]),\n"], [1594, "\t\t\t\t      .who_am_i\t\t(who_am_i[3:0]),\n"], [1594, "\t\t\t\t      .txo_cfg_reg\t(txo_cfg_reg[5:0]),\n"], [1594, "\t\t\t\t      .txo_wr_wait\t(txo_wr_wait),\n"], [1594, "\t\t\t\t      .txo_rd_wait\t(txo_rd_wait),\n"], [1594, "\t\t\t\t      .c0_clk_in\t(c0_clk_in),\n"], [1594, "\t\t\t\t      .c1_clk_in\t(c1_clk_in),\n"], [1594, "\t\t\t\t      .c2_clk_in\t(c2_clk_in),\n"], [1594, "\t\t\t\t      .c3_clk_in\t(c3_clk_in),\n"], [1594, "\t\t\t\t      .c0_mesh_access_in(c0_mesh_access_in),\n"], [1594, "\t\t\t\t      .c0_mesh_write_in\t(c0_mesh_write_in),\n"], [1594, "\t\t\t\t      .c0_mesh_dstaddr_in(c0_mesh_dstaddr_in[AW-1:0]),\n"], [1594, "\t\t\t\t      .c0_mesh_srcaddr_in(c0_mesh_srcaddr_in[AW-1:0]),\n"], [1594, "\t\t\t\t      .c0_mesh_data_in\t(c0_mesh_data_in[DW-1:0]),\n"], [1594, "\t\t\t\t      .c0_mesh_datamode_in(c0_mesh_datamode_in[1:0]),\n"], [1594, "\t\t\t\t      .c0_mesh_ctrlmode_in(c0_mesh_ctrlmode_in[3:0]),\n"], [1594, "\t\t\t\t      .c3_mesh_access_in(c3_mesh_access_in),\n"], [1594, "\t\t\t\t      .c3_mesh_write_in\t(c3_mesh_write_in),\n"], [1594, "\t\t\t\t      .c3_mesh_dstaddr_in(c3_mesh_dstaddr_in[AW-1:0]),\n"], [1594, "\t\t\t\t      .c3_mesh_srcaddr_in(c3_mesh_srcaddr_in[AW-1:0]),\n"], [1594, "\t\t\t\t      .c3_mesh_data_in\t(c3_mesh_data_in[DW-1:0]),\n"], [1594, "\t\t\t\t      .c3_mesh_datamode_in(c3_mesh_datamode_in[1:0]),\n"], [1594, "\t\t\t\t      .c3_mesh_ctrlmode_in(c3_mesh_ctrlmode_in[3:0]),\n"], [1594, "\t\t\t\t      .c0_emesh_frame_in(c0_emesh_frame_in),\n"], [1594, "\t\t\t\t      .c0_emesh_tran_in\t(c0_emesh_tran_in[2*LW-1:0]),\n"], [1594, "\t\t\t\t      .c1_emesh_frame_in(c1_emesh_frame_in),\n"], [1594, "\t\t\t\t      .c1_emesh_tran_in\t(c1_emesh_tran_in[2*LW-1:0]),\n"], [1594, "\t\t\t\t      .c2_emesh_frame_in(c2_emesh_frame_in),\n"], [1594, "\t\t\t\t      .c2_emesh_tran_in\t(c2_emesh_tran_in[2*LW-1:0]),\n"], [1594, "\t\t\t\t      .c3_emesh_frame_in(c3_emesh_frame_in),\n"], [1594, "\t\t\t\t      .c3_emesh_tran_in\t(c3_emesh_tran_in[2*LW-1:0]));\n"], [1594, "endmodule // link_port\n"]]}}