// Seed: 1858446541
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd19
) (
    output wor id_0,
    input tri id_1,
    output wire _id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6#(.id_9(1)),
    output uwire id_7
);
  assign id_2 = id_3;
  logic [1 'h0 : {  1  ,  id_2  }] id_10;
  wire [-1 : 1] id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_7,
      id_7,
      id_3
  );
  wire id_12;
endmodule : SymbolIdentifier
