# U.S.-Japan Collaborative Workshop: Accelerating IC Design [Phase II]

English | [日本語](./README_jp.md)

This repository contains all material needed to participate in the tutorials at the [U.S.-Japan Collaborative Workshop: Accelerating IC Design [Phase II]](https://sites.google.com/cpc-lab.org/ic-design-ws2-e/home). Star or bookmark this repository for future reference.

## Session Details

### May 14 (Tue), 2024

- 10:00 - 10:05 **Opening Remark and Overview of the Workshop**, Mehdi Saligane/Koji Inoue, University of Michigan/Kyushu University
- 10:05 - 10:10 **Welcome Remarks from the U.S. Consulate in Fukuoka**
- 10:10 - 10:55 **LLMs on ASICs**, Greg Kielian/Kauna Lei, Google Research
- [11:00 - 11:45 **Teaching Mixed-Signal Design Using Open-Source Tools**, Boris Murmann, University of Hawaii]()
- [13:00 - 14:00 **Photonic and Analog circuits with GDSFactory**, Joaquin Matres/Troy Tamas, Google X/DoPlayDo, Inc.](./Day%201%20-%201300%20-%20Photonic%20and%20Analog%20circuits%20with%20GDSFactory)
- [14:15 - 15:45 **ReaLLMASIC: Build your own Lightweight LLM**, Gregory Kielian/Kauna Lei/Shiwei Liu/Mehdi Saligane, Google Research/University of Michigan](./Day%201%20-%201415%20-%20ReaLLMASIC%20-%20Build%20your%20own%20Lightweight%20LLM)
- 15:45 - 16:00 **Conclusion**, Mehdi Saligane, University of Michigan

### May 15 (Wed), 2024

- 10:00 - 10:05 **Opening Remark and Overview of Day-2 Workshop**, Mehdi Saligane/Koji Inoue, University of Michigan/Kyushu University
- 10:05 - 10:50 **Superconductor Computer Architecture: from Classical to Quantum**, Ilkwon Byun, Kyushu University
- 10:50 - 11:35 **Overview of new devices in the era of Beyond CMOS**, Sadayuki Yoshitomi, Megachips
- [13:00 - 13:55 **GLayout**, Anhang Li/Mehdi Saligane, University of Michigan/University of Hawaii](./Day%202%20-%201300%20-%20GLayout)
- [13:55 - 14:50 **(Tentative: XLS: High-Level Synthesis)**, Johan Euphrosine, Google](Day%202%20-%201355%20-%20XLS%20-%20High-Level%20Synthesis)
- [15:05 - 16:00 **Pitfalls of Open-Source Chip Design Verification**, Mitch Bailey, Efabless/ShuhariSystem](./Day%202%20-%201505%20-%20Pitfalls%20of%20Open-Source%20Chip%20Design%20Verification)
- 16:00 - 16:05 **Conclusion and Overview of the phase-2 workshop activities**, Mehdi Saligane/Koji Inoue, University of Michigan/Kyushu University


### How to Register

The live session requires registration to the workshop. The registration link can be found on the [workshop website](https://sites.google.com/cpc-lab.org/ic-design-ws2-e/home). ([日本語](https://sites.google.com/cpc-lab.org/ic-design-ws2-j))

## Environment Setup

- TBD

## License

This repository is licensed under the Apache License, Version 2.0. See [LICENSE](./LICENSE) for the full license text.
