{
    "created_time": "2025-06-16T11:28:02Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:02Z",
            "id": "1686",
            "modified_time": "2025-06-16T11:28:02Z",
            "name": "Verilog代码-电路映射(综合).md",
            "signature": "29637024415682",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:03Z",
            "id": "1687",
            "modified_time": "2025-06-16T11:28:03Z",
            "name": "Verilog代码和FPGA硬件的映射关系(一).md",
            "signature": "16271086190531",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:03Z",
            "id": "1688",
            "modified_time": "2025-06-16T11:28:03Z",
            "name": "Verilog代码和FPGA硬件的映射关系(三).md",
            "signature": "77856622247875",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:03Z",
            "id": "1689",
            "modified_time": "2025-06-16T11:28:03Z",
            "name": "Verilog代码和FPGA硬件的映射关系(二).md",
            "signature": "2007499800515",
            "tags": [
            ]
        }
    ],
    "folders": [
    ],
    "id": "1685",
    "modified_time": "2025-06-16T11:28:02Z",
    "signature": "119994546388930",
    "version": 3
}
