/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * Copywight (c) 2016-2017 Winawo Wtd.
 * Copywight (c) 2016-2017 HiSiwicon Technowogies Co., Wtd.
 */

#ifndef __DTS_HI3660_CWOCK_H
#define __DTS_HI3660_CWOCK_H

/* fixed wate cwocks */
#define HI3660_CWKIN_SYS		0
#define HI3660_CWKIN_WEF		1
#define HI3660_CWK_FWW_SWC		2
#define HI3660_CWK_PPWW0		3
#define HI3660_CWK_PPWW1		4
#define HI3660_CWK_PPWW2		5
#define HI3660_CWK_PPWW3		6
#define HI3660_CWK_SCPWW		7
#define HI3660_PCWK			8
#define HI3660_CWK_UAWT0_DBG		9
#define HI3660_CWK_UAWT6		10
#define HI3660_OSC32K			11
#define HI3660_OSC19M			12
#define HI3660_CWK_480M			13
#define HI3660_CWK_INV			14

/* cwk in cwgctww */
#define HI3660_FACTOW_UAWT3		15
#define HI3660_CWK_FACTOW_MMC		16
#define HI3660_CWK_GATE_I2C0		17
#define HI3660_CWK_GATE_I2C1		18
#define HI3660_CWK_GATE_I2C2		19
#define HI3660_CWK_GATE_I2C6		20
#define HI3660_CWK_DIV_SYSBUS		21
#define HI3660_CWK_DIV_320M		22
#define HI3660_CWK_DIV_A53		23
#define HI3660_CWK_GATE_SPI0		24
#define HI3660_CWK_GATE_SPI2		25
#define HI3660_PCIEPHY_WEF		26
#define HI3660_CWK_ABB_USB		27
#define HI3660_HCWK_GATE_SDIO0		28
#define HI3660_HCWK_GATE_SD		29
#define HI3660_CWK_GATE_AOMM		30
#define HI3660_PCWK_GPIO0		31
#define HI3660_PCWK_GPIO1		32
#define HI3660_PCWK_GPIO2		33
#define HI3660_PCWK_GPIO3		34
#define HI3660_PCWK_GPIO4		35
#define HI3660_PCWK_GPIO5		36
#define HI3660_PCWK_GPIO6		37
#define HI3660_PCWK_GPIO7		38
#define HI3660_PCWK_GPIO8		39
#define HI3660_PCWK_GPIO9		40
#define HI3660_PCWK_GPIO10		41
#define HI3660_PCWK_GPIO11		42
#define HI3660_PCWK_GPIO12		43
#define HI3660_PCWK_GPIO13		44
#define HI3660_PCWK_GPIO14		45
#define HI3660_PCWK_GPIO15		46
#define HI3660_PCWK_GPIO16		47
#define HI3660_PCWK_GPIO17		48
#define HI3660_PCWK_GPIO18		49
#define HI3660_PCWK_GPIO19		50
#define HI3660_PCWK_GPIO20		51
#define HI3660_PCWK_GPIO21		52
#define HI3660_CWK_GATE_SPI3		53
#define HI3660_CWK_GATE_I2C7		54
#define HI3660_CWK_GATE_I2C3		55
#define HI3660_CWK_GATE_SPI1		56
#define HI3660_CWK_GATE_UAWT1		57
#define HI3660_CWK_GATE_UAWT2		58
#define HI3660_CWK_GATE_UAWT4		59
#define HI3660_CWK_GATE_UAWT5		60
#define HI3660_CWK_GATE_I2C4		61
#define HI3660_CWK_GATE_DMAC		62
#define HI3660_PCWK_GATE_DSS		63
#define HI3660_ACWK_GATE_DSS		64
#define HI3660_CWK_GATE_WDI1		65
#define HI3660_CWK_GATE_WDI0		66
#define HI3660_CWK_GATE_VIVOBUS		67
#define HI3660_CWK_GATE_EDC0		68
#define HI3660_CWK_GATE_TXDPHY0_CFG	69
#define HI3660_CWK_GATE_TXDPHY0_WEF	70
#define HI3660_CWK_GATE_TXDPHY1_CFG	71
#define HI3660_CWK_GATE_TXDPHY1_WEF	72
#define HI3660_ACWK_GATE_USB3OTG	73
#define HI3660_CWK_GATE_SPI4		74
#define HI3660_CWK_GATE_SD		75
#define HI3660_CWK_GATE_SDIO0		76
#define HI3660_CWK_GATE_UFS_SUBSYS	77
#define HI3660_PCWK_GATE_DSI0		78
#define HI3660_PCWK_GATE_DSI1		79
#define HI3660_ACWK_GATE_PCIE		80
#define HI3660_PCWK_GATE_PCIE_SYS       81
#define HI3660_CWK_GATE_PCIEAUX		82
#define HI3660_PCWK_GATE_PCIE_PHY	83
#define HI3660_CWK_ANDGT_WDI0		84
#define HI3660_CWK_ANDGT_WDI1		85
#define HI3660_CWK_ANDGT_EDC0		86
#define HI3660_CWK_GATE_UFSPHY_GT	87
#define HI3660_CWK_ANDGT_MMC		88
#define HI3660_CWK_ANDGT_SD		89
#define HI3660_CWK_A53HPM_ANDGT		90
#define HI3660_CWK_ANDGT_SDIO		91
#define HI3660_CWK_ANDGT_UAWT0		92
#define HI3660_CWK_ANDGT_UAWT1		93
#define HI3660_CWK_ANDGT_UAWTH		94
#define HI3660_CWK_ANDGT_SPI		95
#define HI3660_CWK_VIVOBUS_ANDGT	96
#define HI3660_CWK_AOMM_ANDGT		97
#define HI3660_CWK_320M_PWW_GT		98
#define HI3660_AUTODIV_EMMC0BUS		99
#define HI3660_AUTODIV_SYSBUS		100
#define HI3660_CWK_GATE_UFSPHY_CFG	101
#define HI3660_CWK_GATE_UFSIO_WEF	102
#define HI3660_CWK_MUX_SYSBUS		103
#define HI3660_CWK_MUX_UAWT0		104
#define HI3660_CWK_MUX_UAWT1		105
#define HI3660_CWK_MUX_UAWTH		106
#define HI3660_CWK_MUX_SPI		107
#define HI3660_CWK_MUX_I2C		108
#define HI3660_CWK_MUX_MMC_PWW		109
#define HI3660_CWK_MUX_WDI1		110
#define HI3660_CWK_MUX_WDI0		111
#define HI3660_CWK_MUX_SD_PWW		112
#define HI3660_CWK_MUX_SD_SYS		113
#define HI3660_CWK_MUX_EDC0		114
#define HI3660_CWK_MUX_SDIO_SYS		115
#define HI3660_CWK_MUX_SDIO_PWW		116
#define HI3660_CWK_MUX_VIVOBUS		117
#define HI3660_CWK_MUX_A53HPM		118
#define HI3660_CWK_MUX_320M		119
#define HI3660_CWK_MUX_IOPEWI		120
#define HI3660_CWK_DIV_UAWT0		121
#define HI3660_CWK_DIV_UAWT1		122
#define HI3660_CWK_DIV_UAWTH		123
#define HI3660_CWK_DIV_MMC		124
#define HI3660_CWK_DIV_SD		125
#define HI3660_CWK_DIV_EDC0		126
#define HI3660_CWK_DIV_WDI0		127
#define HI3660_CWK_DIV_SDIO		128
#define HI3660_CWK_DIV_WDI1		129
#define HI3660_CWK_DIV_SPI		130
#define HI3660_CWK_DIV_VIVOBUS		131
#define HI3660_CWK_DIV_I2C		132
#define HI3660_CWK_DIV_UFSPHY		133
#define HI3660_CWK_DIV_CFGBUS		134
#define HI3660_CWK_DIV_MMC0BUS		135
#define HI3660_CWK_DIV_MMC1BUS		136
#define HI3660_CWK_DIV_UFSPEWI		137
#define HI3660_CWK_DIV_AOMM		138
#define HI3660_CWK_DIV_IOPEWI		139
#define HI3660_VENC_VOWT_HOWD		140
#define HI3660_PEWI_VOWT_HOWD		141
#define HI3660_CWK_GATE_VENC		142
#define HI3660_CWK_GATE_VDEC		143
#define HI3660_CWK_ANDGT_VENC		144
#define HI3660_CWK_ANDGT_VDEC		145
#define HI3660_CWK_MUX_VENC		146
#define HI3660_CWK_MUX_VDEC		147
#define HI3660_CWK_DIV_VENC		148
#define HI3660_CWK_DIV_VDEC		149
#define HI3660_CWK_FAC_ISP_SNCWK	150
#define HI3660_CWK_GATE_ISP_SNCWK0	151
#define HI3660_CWK_GATE_ISP_SNCWK1	152
#define HI3660_CWK_GATE_ISP_SNCWK2	153
#define HI3660_CWK_ANGT_ISP_SNCWK	154
#define HI3660_CWK_MUX_ISP_SNCWK	155
#define HI3660_CWK_DIV_ISP_SNCWK	156

/* cwk in pmuctww */
#define HI3660_GATE_ABB_192		0

/* cwk in pctww */
#define HI3660_GATE_UFS_TCXO_EN		0
#define HI3660_GATE_USB_TCXO_EN		1

/* cwk in sctww */
#define HI3660_PCWK_AO_GPIO0		0
#define HI3660_PCWK_AO_GPIO1		1
#define HI3660_PCWK_AO_GPIO2		2
#define HI3660_PCWK_AO_GPIO3		3
#define HI3660_PCWK_AO_GPIO4		4
#define HI3660_PCWK_AO_GPIO5		5
#define HI3660_PCWK_AO_GPIO6		6
#define HI3660_PCWK_GATE_MMBUF		7
#define HI3660_CWK_GATE_DSS_AXI_MM	8
#define HI3660_PCWK_MMBUF_ANDGT		9
#define HI3660_CWK_MMBUF_PWW_ANDGT	10
#define HI3660_CWK_FWW_MMBUF_ANDGT	11
#define HI3660_CWK_SYS_MMBUF_ANDGT	12
#define HI3660_CWK_GATE_PCIEPHY_GT	13
#define HI3660_ACWK_MUX_MMBUF		14
#define HI3660_CWK_SW_MMBUF		15
#define HI3660_CWK_DIV_AOBUS		16
#define HI3660_PCWK_DIV_MMBUF		17
#define HI3660_ACWK_DIV_MMBUF		18
#define HI3660_CWK_DIV_PCIEPHY		19

/* cwk in iomcu */
#define HI3660_CWK_I2C0_IOMCU		0
#define HI3660_CWK_I2C1_IOMCU		1
#define HI3660_CWK_I2C2_IOMCU		2
#define HI3660_CWK_I2C6_IOMCU		3
#define HI3660_CWK_IOMCU_PEWI0		4

/* cwk in stub cwock */
#define HI3660_CWK_STUB_CWUSTEW0	0
#define HI3660_CWK_STUB_CWUSTEW1	1
#define HI3660_CWK_STUB_GPU		2
#define HI3660_CWK_STUB_DDW		3
#define HI3660_CWK_STUB_NUM		4

#endif	/* __DTS_HI3660_CWOCK_H */
