{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "first_nios2_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"first_nios2_system:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 0 1521071066548 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 0 1521071066548 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|Add8\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "Add8" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6553 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1521071068585 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1521071068585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6553 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1521071068702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"first_nios2_system:inst\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1521071068702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1521071068702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1521071068702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1521071068702 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6553 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1521071068702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1521071068796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1521071068796 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1521071069557 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 440 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 354 -1 0 } } { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_sdram.v" 304 -1 0 } } { "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 348 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4495 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4783 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" 270 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" 440 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" 765 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" 631 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_dma_0.v" 679 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4522 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 393 -1 0 } } { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 736 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4815 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6246 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1521071069692 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1521071069693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE VCC " "Pin \"oDRAM_CKE\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/am9215/DSD_tmp_2/hello_world.bdf" { { 296 248 424 312 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1521071072039 "|hello_world|oDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1521071072039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1521071072491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "355 " "355 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1521071074564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4107 " "Implemented 4107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3846 " "Implemented 3846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_RAMS" "164 " "Implemented 164 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1521071074617 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1521071074617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1521071074617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1521071074991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 23:44:34 2018 " "Processing ended: Wed Mar 14 23:44:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1521071074991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1521071074991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1521071074991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1521071074991 ""}
