Quartus Prime Archive log --	F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eindopdracht_systeem_3.qarlog

Archive:	F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eindopdracht_systeem_3.qar
Date:		Sun Jan 24 22:59:02 2021
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
D:/Desktop/HPS/CSC10_eindopdracht_hps.amp
D:/Desktop/HPS/DE1-SoC_bordje_CSC10.qprs
D:/Desktop/HPS/address_map_arm.h
D:/Desktop/HPS/makefile
D:/Desktop/HPS/sketcher.axf
D:/Desktop/HPS/sketcher.axf.objdump
D:/Desktop/HPS/sketcher.c
D:/Desktop/HPS/sketcher.c.o
D:/Desktop/HPS/sketcher.srec
D:/Downloads/DE1_SoC.qsf
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht.qpf
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht.qsf
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht.vhd
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design.qsys
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design.sopcinfo
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/eind_opdracht_design.cmp
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/eind_opdracht_design.debuginfo
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/eind_opdracht_design.qip
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/eind_opdracht_design.regmap
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/eind_opdracht_design.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/eind_opdracht_design_hps_0_hps.svd
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_avalon_sc_fifo.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_avalon_st_pipeline_base.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_default_burst_converter.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_incr_burst_converter.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_address_alignment.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_arbitrator.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_axi_master_ni.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_burst_adapter.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_burst_adapter_new.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_reorder_memory.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_slave_agent.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_slave_translator.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_merlin_traffic_limiter.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_reset_controller.sdc
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_reset_controller.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_reset_synchronizer.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/altera_wrap_burst_converter.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_hps_0.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_hps_0_fpga_interfaces.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_hps_0_hps_io.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_hps_0_hps_io_border.sdc
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_hps_0_hps_io_border.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_irq_mapper.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_irq_mapper_001.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_avalon_st_adapter.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_cmd_demux.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_cmd_mux.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_router.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_router_002.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_rsp_demux.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_mm_interconnect_0_rsp_mux.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_pio_hex.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_pio_keys.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/eind_opdracht_design_pio_leds.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps.pre.xml
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_AC_ROM.hex
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_inst_ROM.hex
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0.ppf
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0.sdc
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_acv_ldc.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_altdqdqs.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_generic_ddio.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_iss_probe.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_parameters.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_phy_csr.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_pin_map.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_report_timing.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_reset.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_reset_sync.v
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_p0_timing.tcl
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/hps_sdram_pll.sv
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/alt_types.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/emif.pre.xml
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sdram_io.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer.pre.c
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer_auto.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/sequencer_defines.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/system.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/tclrpt.pre.c
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eind_opdracht_design/synthesis/submodules/sequencer/tclrpt.pre.h
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/linux/soc_system.rbf
F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/linux/socfpga.dtb
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 106 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Sun Jan 24 22:59:39 2021
Source archive file:	F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eindopdracht_systeem_3.qar
Archive was extracted into	F:/Projects/EmbeddedSystems/ESE01/eind_opdracht/eindopdracht_systeem_3_restored/
		 - successfully.
