{"vcs1":{"timestamp_begin":1754452237.492620093, "rt":7.09, "ut":6.45, "st":0.28}}
{"vcselab":{"timestamp_begin":1754452244.695535654, "rt":0.32, "ut":0.15, "st":0.06}}
{"link":{"timestamp_begin":1754452245.084262669, "rt":0.59, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754452236.849893223}
{"VCS_COMP_START_TIME": 1754452236.849893223}
{"VCS_COMP_END_TIME": 1754452246.233808342}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -l compile.log -R -debug_access+all"}
{"vcs1": {"peak_mem": 441552}}
{"vcselab": {"peak_mem": 250568}}
