Running: B:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ben L/Ceng342Labs/HW4-2/gray_test_isim_beh.exe -prj C:/Users/Ben L/Ceng342Labs/HW4-2/gray_test_beh.prj work.gray_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/HW4-2/gray_code_1_bit.vhd" into library work
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/HW4-2/count_up_4_bits.vhd" into library work
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/HW4-2/gray_code_4_bit.vhd" into library work
Parsing VHDL file "C:/Users/Ben L/Ceng342Labs/HW4-2/gray_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity count_up_4_bits [count_up_4_bits_default]
Compiling architecture behavioral of entity gray_code_1_bit [gray_code_1_bit_default]
Compiling architecture behavioral of entity gray_code_4_bit [gray_code_4_bit_default]
Compiling architecture behavior of entity gray_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/Users/Ben L/Ceng342Labs/HW4-2/gray_test_isim_beh.exe
Fuse Memory Usage: 35132 KB
Fuse CPU Usage: 608 ms
