vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xpm
vlib questa_lib/msim/axi_datamover_v5_1_37
vlib questa_lib/msim/axi_sg_v4_1_21
vlib questa_lib/msim/axi_dma_v7_1_36
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xlconstant_v1_1_10
vlib questa_lib/msim/proc_sys_reset_v5_0_17
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_35
vlib questa_lib/msim/axi_vip_v1_1_21
vlib questa_lib/msim/generic_baseblocks_v2_1_2
vlib questa_lib/msim/fifo_generator_v13_2_13
vlib questa_lib/msim/axi_data_fifo_v2_1_35
vlib questa_lib/msim/axi_crossbar_v2_1_37
vlib questa_lib/msim/processing_system7_vip_v1_0_23
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/axi_timer_v2_0_37
vlib questa_lib/msim/xlconcat_v2_1_7
vlib questa_lib/msim/axi_protocol_converter_v2_1_36
vlib questa_lib/msim/axi_clock_converter_v2_1_34
vlib questa_lib/msim/blk_mem_gen_v8_4_11
vlib questa_lib/msim/axi_dwidth_converter_v2_1_36

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xpm questa_lib/msim/xpm
vmap axi_datamover_v5_1_37 questa_lib/msim/axi_datamover_v5_1_37
vmap axi_sg_v4_1_21 questa_lib/msim/axi_sg_v4_1_21
vmap axi_dma_v7_1_36 questa_lib/msim/axi_dma_v7_1_36
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xlconstant_v1_1_10 questa_lib/msim/xlconstant_v1_1_10
vmap proc_sys_reset_v5_0_17 questa_lib/msim/proc_sys_reset_v5_0_17
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_35 questa_lib/msim/axi_register_slice_v2_1_35
vmap axi_vip_v1_1_21 questa_lib/msim/axi_vip_v1_1_21
vmap generic_baseblocks_v2_1_2 questa_lib/msim/generic_baseblocks_v2_1_2
vmap fifo_generator_v13_2_13 questa_lib/msim/fifo_generator_v13_2_13
vmap axi_data_fifo_v2_1_35 questa_lib/msim/axi_data_fifo_v2_1_35
vmap axi_crossbar_v2_1_37 questa_lib/msim/axi_crossbar_v2_1_37
vmap processing_system7_vip_v1_0_23 questa_lib/msim/processing_system7_vip_v1_0_23
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap axi_timer_v2_0_37 questa_lib/msim/axi_timer_v2_0_37
vmap xlconcat_v2_1_7 questa_lib/msim/xlconcat_v2_1_7
vmap axi_protocol_converter_v2_1_36 questa_lib/msim/axi_protocol_converter_v2_1_36
vmap axi_clock_converter_v2_1_34 questa_lib/msim/axi_clock_converter_v2_1_34
vmap blk_mem_gen_v8_4_11 questa_lib/msim/blk_mem_gen_v8_4_11
vmap axi_dwidth_converter_v2_1_36 questa_lib/msim/axi_dwidth_converter_v2_1_36

vlog -work xilinx_vip -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93  \
"/opt/Xilinx/2025.1/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work axi_datamover_v5_1_37 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/d44a/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_21 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/b193/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_36 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/cb19/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/ip/image_filter_axi_dma_0_0/sim/image_filter_axi_dma_0_0.vhd" \

vlog -work xlconstant_v1_1_10 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_0/sim/bd_1755_one_0.v" \

vcom -work proc_sys_reset_v5_0_17 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_1/sim/bd_1755_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_2/sim/bd_1755_arinsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_3/sim/bd_1755_rinsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_4/sim/bd_1755_awinsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_5/sim/bd_1755_winsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_6/sim/bd_1755_binsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_7/sim/bd_1755_aroutsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_8/sim/bd_1755_routsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_9/sim/bd_1755_awoutsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_10/sim/bd_1755_woutsw_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_11/sim/bd_1755_boutsw_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_12/sim/bd_1755_arni_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_13/sim/bd_1755_rni_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_14/sim/bd_1755_awni_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_15/sim/bd_1755_wni_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_16/sim/bd_1755_bni_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/d800/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_17/sim/bd_1755_s00mmu_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_18/sim/bd_1755_s00tr_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/dce3/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_19/sim/bd_1755_s00sic_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_20/sim/bd_1755_s00a2s_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_21/sim/bd_1755_sarn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_22/sim/bd_1755_srn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_23/sim/bd_1755_sawn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_24/sim/bd_1755_swn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_25/sim/bd_1755_sbn_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_26/sim/bd_1755_m00s2a_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_27/sim/bd_1755_m00arn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_28/sim/bd_1755_m00rn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_29/sim/bd_1755_m00awn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_30/sim/bd_1755_m00wn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_31/sim/bd_1755_m00bn_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_32/sim/bd_1755_m00e_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_33/sim/bd_1755_m01s2a_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_34/sim/bd_1755_m01arn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_35/sim/bd_1755_m01rn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_36/sim/bd_1755_m01awn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_37/sim/bd_1755_m01wn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_38/sim/bd_1755_m01bn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_39/sim/bd_1755_m01e_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_40/sim/bd_1755_m02s2a_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_41/sim/bd_1755_m02arn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_42/sim/bd_1755_m02rn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_43/sim/bd_1755_m02awn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_44/sim/bd_1755_m02wn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_45/sim/bd_1755_m02bn_0.sv" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/ip/ip_46/sim/bd_1755_m02e_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/bd_0/sim/bd_1755.v" \

vlog -work axi_infrastructure_v1_1_0 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_35 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_21 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_smc_0/sim/image_filter_axi_smc_0.sv" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/ip/image_filter_rst_ps7_0_100M_0/sim/image_filter_rst_ps7_0_100M_0.vhd" \

vlog -work generic_baseblocks_v2_1_2 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_13 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/dc46/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_13 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_13 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_35 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_37 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_mem_intercon_imp_xbar_0/sim/image_filter_axi_mem_intercon_imp_xbar_0.v" \

vlog -work processing_system7_vip_v1_0_23 -64 -incr -mfcu  -sv -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_23 -L xilinx_vip "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_processing_system7_0_1/sim/image_filter_processing_system7_0_1.v" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/ip/image_filter_acc_image_filter_0_2/sim/image_filter_acc_image_filter_0_2.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_timer_v2_0_37 -64 -93  \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/05e8/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/ip/image_filter_axi_timer_0_0/sim/image_filter_axi_timer_0_0.vhd" \

vlog -work xlconcat_v2_1_7 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.srcs/sources_1/bd/image_filter/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_xlconcat_0_2/sim/image_filter_xlconcat_0_2.v" \

vlog -work axi_protocol_converter_v2_1_36 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_34 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/9a28/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_11 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a32c/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_36 -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/f0b6/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/a8e4/hdl/verilog" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/ec67/hdl" "+incdir+../../../../dvs25_projekat_g6.gen/sources_1/bd/image_filter/ipshared/6cfa/hdl" "+incdir+../../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" "+incdir+/opt/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../bd/image_filter/ip/image_filter_axi_mem_intercon_imp_auto_us_0/sim/image_filter_axi_mem_intercon_imp_auto_us_0.v" \
"../../../bd/image_filter/ip/image_filter_axi_mem_intercon_imp_auto_us_1/sim/image_filter_axi_mem_intercon_imp_auto_us_1.v" \
"../../../bd/image_filter/ip/image_filter_axi_mem_intercon_imp_auto_pc_0/sim/image_filter_axi_mem_intercon_imp_auto_pc_0.v" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/image_filter/sim/image_filter.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

