C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/Lab4_Example_2025_3/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARG
                    -E) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio/v
                    -5_workspace/Lab4_Example_2025_3/inc;/home/onachman/SimplicityStudio/v5_workspace/Lab4_Example_2025_3/inc/config;/home/on
                    -achman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/home/o
                    -nachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/graphi
                    -cs;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/
                    -inc/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/onachm
                    -an/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman/Simpl
                    -icityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/S
                    -implicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/d
                    -eveloper/sdks/8051/v4.3.1//kits/common/drivers/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/develo
                    -per/sdks/8051/v4.3.1//kits/common/drivers/efm8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sd
                    -ks/8051/v4.3.1//Device/EFM8UB2/peripheral_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJ
                    -ECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void enter_DefaultMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              // Save the SFRPAGE
  25   1              uint8_t SFRPAGE_save = SFRPAGE;
  26   1              PCA_0_enter_DefaultMode_from_RESET();
  27   1              PCACH_0_enter_DefaultMode_from_RESET();
  28   1              PCACH_1_enter_DefaultMode_from_RESET();
  29   1              PCACH_2_enter_DefaultMode_from_RESET();
  30   1              PORTS_0_enter_DefaultMode_from_RESET();
  31   1              PORTS_1_enter_DefaultMode_from_RESET();
  32   1              PORTS_2_enter_DefaultMode_from_RESET();
  33   1              PBCFG_0_enter_DefaultMode_from_RESET();
  34   1              HFOSC_0_enter_DefaultMode_from_RESET();
  35   1              CLOCK_0_enter_DefaultMode_from_RESET();
  36   1              TIMER01_0_enter_DefaultMode_from_RESET();
  37   1              TIMER16_3_enter_DefaultMode_from_RESET();
  38   1              SPI_0_enter_DefaultMode_from_RESET();
  39   1              INTERRUPT_0_enter_DefaultMode_from_RESET();
  40   1              // Restore the SFRPAGE
  41   1              SFRPAGE = SFRPAGE_save;
  42   1              // [Config Calls]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 2   

  43   1      
  44   1      }
  45          
  46          //================================================================================
  47          // PCA_0_enter_DefaultMode_from_RESET
  48          //================================================================================
  49          extern void PCA_0_enter_DefaultMode_from_RESET(void) {
  50   1              // $[PCA0MD - PCA Mode]
  51   1              /***********************************************************************
  52   1               - Disable Watchdog Timer
  53   1               - System clock divided by 12
  54   1               - PCA continues to function normally while the system controller is in
  55   1               Idle Mode
  56   1               - Disable the CF interrupt
  57   1               - Disable Watchdog Timer
  58   1               - Watchdog Timer Enable unlocked
  59   1               ***********************************************************************/
  60   1              SFRPAGE = 0x00;
  61   1              PCA0MD &= ~PCA0MD_WDTE__BMASK;
  62   1              PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  63   1                              | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  64   1                              | PCA0MD_WDLCK__UNLOCKED;
  65   1              // [PCA0MD - PCA Mode]$
  66   1      
  67   1              // $[PCA0H - PCA Counter/Timer High Byte]
  68   1              // [PCA0H - PCA Counter/Timer High Byte]$
  69   1      
  70   1              // $[PCA0L - PCA Counter/Timer Low Byte]
  71   1              // [PCA0L - PCA Counter/Timer Low Byte]$
  72   1      
  73   1              // $[PCA0CN0 - PCA Control 0]
  74   1              /***********************************************************************
  75   1               - Start the PCA Counter/Timer running
  76   1               ***********************************************************************/
  77   1              PCA0CN0 |= PCA0CN0_CR__RUN;
  78   1              // [PCA0CN0 - PCA Control 0]$
  79   1      
  80   1      }
  81          
  82          //================================================================================
  83          // PCACH_0_enter_DefaultMode_from_RESET
  84          //================================================================================
  85          extern void PCACH_0_enter_DefaultMode_from_RESET(void) {
  86   1              uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  87   1              PCA0CN0 |= PCA0CN0_CR_save;
  88   1      
  89   1              // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  90   1              /***********************************************************************
  91   1               - Disable negative edge capture
  92   1               - Disable CCF0 interrupts
  93   1               - Disable match function
  94   1               - 8-bit PWM selected
  95   1               - Disable positive edge capture
  96   1               - Enable comparator function
  97   1               - Enable PWM function
  98   1               - Disable toggle function
  99   1               ***********************************************************************/
 100   1              PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 101   1                              | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT
 102   1                              | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__ENABLED
 103   1                              | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 104   1              // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 105   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 3   

 106   1              // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 107   1              // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 108   1      
 109   1              // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 110   1              PCA0CPH0 = 0x00;
 111   1              // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 112   1      
 113   1              // $[PCA0 Start/Run restore]
 114   1              // [PCA0 Start/Run restore]$
 115   1      
 116   1      }
 117          
 118          //================================================================================
 119          // PCACH_1_enter_DefaultMode_from_RESET
 120          //================================================================================
 121          extern void PCACH_1_enter_DefaultMode_from_RESET(void) {
 122   1              uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 123   1              PCA0CN0 |= PCA0CN0_CR_save;
 124   1      
 125   1              // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 126   1              /***********************************************************************
 127   1               - Disable negative edge capture
 128   1               - Disable CCF1 interrupts
 129   1               - Disable match function
 130   1               - 8-bit PWM selected
 131   1               - Disable positive edge capture
 132   1               - Enable comparator function
 133   1               - Enable PWM function
 134   1               - Disable toggle function
 135   1               ***********************************************************************/
 136   1              PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 137   1                              | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT
 138   1                              | PCA0CPM1_CAPP__DISABLED | PCA0CPM1_ECOM__ENABLED
 139   1                              | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 140   1              // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 141   1      
 142   1              // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 143   1              // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 144   1      
 145   1              // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 146   1              PCA0CPH1 = 0x00;
 147   1              // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 148   1      
 149   1              // $[PCA0 Start/Run restore]
 150   1              // [PCA0 Start/Run restore]$
 151   1      
 152   1      }
 153          
 154          //================================================================================
 155          // PCACH_2_enter_DefaultMode_from_RESET
 156          //================================================================================
 157          extern void PCACH_2_enter_DefaultMode_from_RESET(void) {
 158   1              uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 159   1              PCA0CN0 |= PCA0CN0_CR_save;
 160   1      
 161   1              // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 162   1              /***********************************************************************
 163   1               - Disable negative edge capture
 164   1               - Disable CCF2 interrupts
 165   1               - Disable match function
 166   1               - 8-bit PWM selected
 167   1               - Disable positive edge capture
 168   1               - Enable comparator function
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 4   

 169   1               - Enable PWM function
 170   1               - Disable toggle function
 171   1               ***********************************************************************/
 172   1              PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 173   1                              | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT
 174   1                              | PCA0CPM2_CAPP__DISABLED | PCA0CPM2_ECOM__ENABLED
 175   1                              | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 176   1              // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 177   1      
 178   1              // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 179   1              // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 180   1      
 181   1              // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 182   1              PCA0CPH2 = 0x00;
 183   1              // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 184   1      
 185   1              // $[PCA0 Start/Run restore]
 186   1              // [PCA0 Start/Run restore]$
 187   1      
 188   1      }
 189          
 190          //================================================================================
 191          // PORTS_0_enter_DefaultMode_from_RESET
 192          //================================================================================
 193          extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
 194   1              // $[P0 - Port 0 Pin Latch]
 195   1              // [P0 - Port 0 Pin Latch]$
 196   1      
 197   1              // $[P0MDOUT - Port 0 Output Mode]
 198   1              /***********************************************************************
 199   1               - P0.0 output is open-drain
 200   1               - P0.1 output is push-pull
 201   1               - P0.2 output is open-drain
 202   1               - P0.3 output is open-drain
 203   1               - P0.4 output is open-drain
 204   1               - P0.5 output is open-drain
 205   1               - P0.6 output is push-pull
 206   1               - P0.7 output is open-drain
 207   1               ***********************************************************************/
 208   1              P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 209   1                              | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN
 210   1                              | P0MDOUT_B4__OPEN_DRAIN | P0MDOUT_B5__OPEN_DRAIN
 211   1                              | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__OPEN_DRAIN;
 212   1              // [P0MDOUT - Port 0 Output Mode]$
 213   1      
 214   1              // $[P0MDIN - Port 0 Input Mode]
 215   1              // [P0MDIN - Port 0 Input Mode]$
 216   1      
 217   1              // $[P0SKIP - Port 0 Skip]
 218   1              /***********************************************************************
 219   1               - P0.0 pin is skipped by the crossbar
 220   1               - P0.1 pin is skipped by the crossbar
 221   1               - P0.2 pin is skipped by the crossbar
 222   1               - P0.3 pin is skipped by the crossbar
 223   1               - P0.4 pin is skipped by the crossbar
 224   1               - P0.5 pin is skipped by the crossbar
 225   1               - P0.6 pin is not skipped by the crossbar
 226   1               - P0.7 pin is not skipped by the crossbar
 227   1               ***********************************************************************/
 228   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 229   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 230   1                              | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 231   1              // [P0SKIP - Port 0 Skip]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 5   

 232   1      
 233   1      }
 234          
 235          //================================================================================
 236          // PORTS_1_enter_DefaultMode_from_RESET
 237          //================================================================================
 238          extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
 239   1              // $[P1 - Port 1 Pin Latch]
 240   1              // [P1 - Port 1 Pin Latch]$
 241   1      
 242   1              // $[P1MDOUT - Port 1 Output Mode]
 243   1              /***********************************************************************
 244   1               - P1.0 output is push-pull
 245   1               - P1.1 output is open-drain
 246   1               - P1.2 output is open-drain
 247   1               - P1.3 output is open-drain
 248   1               - P1.4 output is push-pull
 249   1               - P1.5 output is open-drain
 250   1               - P1.6 output is open-drain
 251   1               - P1.7 output is open-drain
 252   1               ***********************************************************************/
 253   1              P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 254   1                              | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN
 255   1                              | P1MDOUT_B4__PUSH_PULL | P1MDOUT_B5__OPEN_DRAIN
 256   1                              | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 257   1              // [P1MDOUT - Port 1 Output Mode]$
 258   1      
 259   1              // $[P1MDIN - Port 1 Input Mode]
 260   1              /***********************************************************************
 261   1               - P1.0 pin is configured for digital mode
 262   1               - P1.1 pin is configured for digital mode
 263   1               - P1.2 pin is configured for digital mode
 264   1               - P1.3 pin is configured for digital mode
 265   1               - P1.4 pin is configured for digital mode
 266   1               - P1.5 pin is configured for analog mode
 267   1               - P1.6 pin is configured for digital mode
 268   1               - P1.7 pin is configured for digital mode
 269   1               ***********************************************************************/
 270   1              P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 271   1                              | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 272   1                              | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 273   1              // [P1MDIN - Port 1 Input Mode]$
 274   1      
 275   1              // $[P1SKIP - Port 1 Skip]
 276   1              /***********************************************************************
 277   1               - P1.0 pin is not skipped by the crossbar
 278   1               - P1.1 pin is skipped by the crossbar
 279   1               - P1.2 pin is skipped by the crossbar
 280   1               - P1.3 pin is skipped by the crossbar
 281   1               - P1.4 pin is skipped by the crossbar
 282   1               - P1.5 pin is skipped by the crossbar
 283   1               - P1.6 pin is not skipped by the crossbar
 284   1               - P1.7 pin is not skipped by the crossbar
 285   1               ***********************************************************************/
 286   1              P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 287   1                              | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 288   1                              | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 289   1              // [P1SKIP - Port 1 Skip]$
 290   1      
 291   1      }
 292          
 293          //================================================================================
 294          // PORTS_2_enter_DefaultMode_from_RESET
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 6   

 295          //================================================================================
 296          extern void PORTS_2_enter_DefaultMode_from_RESET(void) {
 297   1              // $[P2 - Port 2 Pin Latch]
 298   1              // [P2 - Port 2 Pin Latch]$
 299   1      
 300   1              // $[P2MDOUT - Port 2 Output Mode]
 301   1              // [P2MDOUT - Port 2 Output Mode]$
 302   1      
 303   1              // $[P2MDIN - Port 2 Input Mode]
 304   1              /***********************************************************************
 305   1               - P2.0 pin is configured for digital mode
 306   1               - P2.1 pin is configured for digital mode
 307   1               - P2.2 pin is configured for digital mode
 308   1               - P2.3 pin is configured for digital mode
 309   1               - P2.4 pin is configured for digital mode
 310   1               - P2.5 pin is configured for analog mode
 311   1               - P2.6 pin is configured for digital mode
 312   1               - P2.7 pin is configured for digital mode
 313   1               ***********************************************************************/
 314   1              P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 315   1                              | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 316   1                              | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 317   1              // [P2MDIN - Port 2 Input Mode]$
 318   1      
 319   1              // $[P2SKIP - Port 2 Skip]
 320   1              /***********************************************************************
 321   1               - P2.0 pin is not skipped by the crossbar
 322   1               - P2.1 pin is not skipped by the crossbar
 323   1               - P2.2 pin is not skipped by the crossbar
 324   1               - P2.3 pin is not skipped by the crossbar
 325   1               - P2.4 pin is not skipped by the crossbar
 326   1               - P2.5 pin is skipped by the crossbar
 327   1               - P2.6 pin is not skipped by the crossbar
 328   1               - P2.7 pin is not skipped by the crossbar
 329   1               ***********************************************************************/
 330   1              P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
 331   1                              | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__NOT_SKIPPED
 332   1                              | P2SKIP_B4__NOT_SKIPPED | P2SKIP_B5__SKIPPED
 333   1                              | P2SKIP_B6__NOT_SKIPPED | P2SKIP_B7__NOT_SKIPPED;
 334   1              // [P2SKIP - Port 2 Skip]$
 335   1      
 336   1      }
 337          
 338          //================================================================================
 339          // PBCFG_0_enter_DefaultMode_from_RESET
 340          //================================================================================
 341          extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
 342   1              // $[XBR1 - Port I/O Crossbar 1]
 343   1              /***********************************************************************
 344   1               - Weak Pullups enabled 
 345   1               - Crossbar enabled
 346   1               - All PCA I/O unavailable at Port pins
 347   1               - ECI unavailable at Port pin
 348   1               - T0 unavailable at Port pin
 349   1               - T1 unavailable at Port pin
 350   1               ***********************************************************************/
 351   1              XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 352   1                              | XBR1_PCA0ME__DISABLED | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 353   1                              | XBR1_T1E__DISABLED;
 354   1              // [XBR1 - Port I/O Crossbar 1]$
 355   1      
 356   1              // $[XBR0 - Port I/O Crossbar 0]
 357   1              /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 7   

 358   1               - UART0 I/O unavailable at Port pin
 359   1               - SPI I/O routed to Port pins
 360   1               - SMBus 0 I/O unavailable at Port pins
 361   1               - CP0 unavailable at Port pin
 362   1               - Asynchronous CP0 unavailable at Port pin
 363   1               - CP1 unavailable at Port pin
 364   1               - Asynchronous CP1 unavailable at Port pin
 365   1               - SYSCLK unavailable at Port pin
 366   1               ***********************************************************************/
 367   1              XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 368   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 369   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 370   1              // [XBR0 - Port I/O Crossbar 0]$
 371   1      
 372   1              // $[XBR2 - Port I/O Crossbar 2]
 373   1              // [XBR2 - Port I/O Crossbar 2]$
 374   1      
 375   1      }
 376          
 377          //================================================================================
 378          // HFOSC_0_enter_DefaultMode_from_RESET
 379          //================================================================================
 380          extern void HFOSC_0_enter_DefaultMode_from_RESET(void) {
 381   1              // $[HFO0CN - High Frequency Oscillator Control]
 382   1              /***********************************************************************
 383   1               - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 384   1               ***********************************************************************/
 385   1              HFO0CN &= ~HFO0CN_IFCN__FMASK;
 386   1              HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 387   1              // [HFO0CN - High Frequency Oscillator Control]$
 388   1      
 389   1      }
 390          
 391          //================================================================================
 392          // CLOCK_0_enter_DefaultMode_from_RESET
 393          //================================================================================
 394          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
 395   1              // $[CLKSEL - Clock Select]
 396   1              /***********************************************************************
 397   1               - Clock 
 398   1               - USB clock 
 399   1               - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 400   1               ***********************************************************************/
 401   1              CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 402   1              // [CLKSEL - Clock Select]$
 403   1      
 404   1      }
 405          /*
 406           //================================================================================
 407           // TIMER01_0_enter_DefaultMode_from_RESET
 408           //================================================================================
 409           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 410           // $[Timer Initialization]
 411           //Save Timer Configuration
 412           uint8_t TCON_save;
 413           TCON_save = TCON;
 414           //Stop Timers
 415           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 416          
 417           // [Timer Initialization]$
 418          
 419           // $[TH0 - Timer 0 High Byte]
 420           // [TH0 - Timer 0 High Byte]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 8   

 421          
 422           // $[TL0 - Timer 0 Low Byte]
 423           /***********************************************************************
 424           - Timer 0 Low Byte = 0x06
 425           ***********************************************************************/
 426          /*
 427           TL0 = (0x06 << TL0_TL0__SHIFT);
 428           // [TL0 - Timer 0 Low Byte]$
 429          
 430           // $[TH1 - Timer 1 High Byte]
 431           // [TH1 - Timer 1 High Byte]$
 432          
 433           // $[TL1 - Timer 1 Low Byte]
 434           // [TL1 - Timer 1 Low Byte]$
 435          
 436           // $[Timer Restoration]
 437           //Restore Timer Configuration
 438           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 439          
 440           // [Timer Restoration]$
 441          
 442           }
 443           */
 444          //================================================================================
 445          // TIMER16_3_enter_DefaultMode_from_RESET
 446          //================================================================================
 447          extern void TIMER16_3_enter_DefaultMode_from_RESET(void) {
 448   1              // $[Timer Initialization]
 449   1              // Save Timer Configuration
 450   1              uint8_t TMR3CN0_TR3_save;
 451   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 452   1              // Stop Timer
 453   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 454   1              // [Timer Initialization]$
 455   1      
 456   1              // $[TMR3CN0 - Timer 3 Control]
 457   1              // [TMR3CN0 - Timer 3 Control]$
 458   1      
 459   1              // $[TMR3H - Timer 3 High Byte]
 460   1              /***********************************************************************
 461   1               - Timer 3 High Byte = 0xF8
 462   1               ***********************************************************************/
 463   1              TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 464   1              // [TMR3H - Timer 3 High Byte]$
 465   1      
 466   1              // $[TMR3L - Timer 3 Low Byte]
 467   1              /***********************************************************************
 468   1               - Timer 3 Low Byte = 0x30
 469   1               ***********************************************************************/
 470   1              TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 471   1              // [TMR3L - Timer 3 Low Byte]$
 472   1      
 473   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 474   1              /***********************************************************************
 475   1               - Timer 3 Reload High Byte = 0xF0
 476   1               ***********************************************************************/
 477   1              TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 478   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 479   1      
 480   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 481   1              /***********************************************************************
 482   1               - Timer 3 Reload Low Byte = 0x60
 483   1               ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 9   

 484   1              TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 485   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 486   1      
 487   1              // $[TMR3CN0]
 488   1              /***********************************************************************
 489   1               - Start Timer 3 running
 490   1               ***********************************************************************/
 491   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 492   1              // [TMR3CN0]$
 493   1      
 494   1              // $[Timer Restoration]
 495   1              // Restore Timer Configuration
 496   1              TMR3CN0 |= TMR3CN0_TR3_save;
 497   1              // [Timer Restoration]$
 498   1      
 499   1      }
 500          
 501          //================================================================================
 502          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 503          //================================================================================
 504          extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void) {
 505   1              // $[CKCON0 - Clock Control 0]
 506   1              /***********************************************************************
 507   1               - System clock divided by 48
 508   1               - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 509   1               - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 510   1               - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 511   1               - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 512   1               - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 513   1               - Timer 1 uses the clock defined by the prescale field, SCA
 514   1               ***********************************************************************/
 515   1              CKCON0 = CKCON0_SCA__SYSCLK_DIV_48 | CKCON0_T0M__PRESCALE
 516   1                              | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 517   1                              | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 518   1                              | CKCON0_T1M__PRESCALE;
 519   1              // [CKCON0 - Clock Control 0]$
 520   1      
 521   1              // $[CKCON1 - Clock Control 1]
 522   1              // [CKCON1 - Clock Control 1]$
 523   1      
 524   1              // $[TMOD - Timer 0/1 Mode]
 525   1              /***********************************************************************
 526   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 527   1               - Mode 0, 13-bit Counter/Timer
 528   1               - Timer Mode
 529   1               - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 530   1               - Timer Mode
 531   1               - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 532   1               ***********************************************************************/
 533   1              TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE0 | TMOD_CT0__TIMER
 534   1                              | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 535   1              // [TMOD - Timer 0/1 Mode]$
 536   1      
 537   1              // $[TCON - Timer 0/1 Control]
 538   1              /***********************************************************************
 539   1               - Start Timer 0 running
 540   1               ***********************************************************************/
 541   1              TCON |= TCON_TR0__RUN;
 542   1              // [TCON - Timer 0/1 Control]$
 543   1      
 544   1      }
 545          
 546          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 10  

 547          // SPI_0_enter_DefaultMode_from_RESET
 548          //================================================================================
 549          extern void SPI_0_enter_DefaultMode_from_RESET(void) {
 550   1              // $[SPI0CKR - SPI0 Clock Rate]
 551   1              /***********************************************************************
 552   1               - SPI0 Clock Rate = 0x17
 553   1               ***********************************************************************/
 554   1              SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 555   1              // [SPI0CKR - SPI0 Clock Rate]$
 556   1      
 557   1              // $[SPI0CFG - SPI0 Configuration]
 558   1              /***********************************************************************
 559   1               - Enable master mode. Operate as a master
 560   1               ***********************************************************************/
 561   1              SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 562   1              // [SPI0CFG - SPI0 Configuration]$
 563   1      
 564   1              // $[SPI0CN0 - SPI0 Control]
 565   1              /***********************************************************************
 566   1               - Enable the SPI module
 567   1               - 3-Wire Slave or 3-Wire Master Mode
 568   1               ***********************************************************************/
 569   1              SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 570   1              SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 571   1              // [SPI0CN0 - SPI0 Control]$
 572   1      
 573   1      }
 574          
 575          //================================================================================
 576          // INTERRUPT_0_enter_DefaultMode_from_RESET
 577          //================================================================================
 578          extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
 579   1              // $[EIE1 - Extended Interrupt Enable 1]
 580   1              /***********************************************************************
 581   1               - Disable ADC0 Conversion Complete interrupt
 582   1               - Disable ADC0 Window Comparison interrupt
 583   1               - Disable CP0 interrupts
 584   1               - Disable CP1 interrupts
 585   1               - Disable all PCA0 interrupts
 586   1               - Disable all SMB0 interrupts
 587   1               - Enable interrupt requests generated by the TF3L or TF3H flags
 588   1               - Disable all USB0 interrupts
 589   1               ***********************************************************************/
 590   1              EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 591   1                              | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 592   1                              | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 593   1              // [EIE1 - Extended Interrupt Enable 1]$
 594   1      
 595   1              // $[EIP1 - Extended Interrupt Priority 1]
 596   1              // [EIP1 - Extended Interrupt Priority 1]$
 597   1      
 598   1              // $[IE - Interrupt Enable]
 599   1              /***********************************************************************
 600   1               - Disable all interrupt sources
 601   1               - Disable external interrupt 0
 602   1               - Disable external interrupt 1
 603   1               - Enable interrupt requests generated by SPI0
 604   1               - Disable all Timer 0 interrupt
 605   1               - Disable all Timer 1 interrupt
 606   1               - Enable interrupt requests generated by the TF2L or TF2H flags
 607   1               - Disable UART0 interrupt
 608   1               ***********************************************************************/
 609   1              IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 11  

 610   1                              | IE_ESPI0__ENABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
 611   1                              | IE_ET2__ENABLED | IE_ES0__DISABLED;
 612   1              // [IE - Interrupt Enable]$
 613   1      
 614   1              // $[IP - Interrupt Priority]
 615   1              // [IP - Interrupt Priority]$
 616   1      
 617   1              // $[EIE2 - Extended Interrupt Enable 2]
 618   1              // [EIE2 - Extended Interrupt Enable 2]$
 619   1      
 620   1              // $[EIP2 - Extended Interrupt Priority 2]
 621   1              // [EIP2 - Extended Interrupt Priority 2]$
 622   1      
 623   1      }
 624          
 625          extern void CIP51_0_enter_DefaultMode_from_RESET(void) {
 626   1      
 627   1      }
 628          
 629          extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 630   1              // $[Timer Initialization]
 631   1              //Save Timer Configuration
 632   1              uint8_t TCON_save;
 633   1              TCON_save = TCON;
 634   1              //Stop Timers
 635   1              TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 636   1      
 637   1              // [Timer Initialization]$
 638   1      
 639   1              // $[TH0 - Timer 0 High Byte]
 640   1              // [TH0 - Timer 0 High Byte]$
 641   1      
 642   1              // $[TL0 - Timer 0 Low Byte]
 643   1              // [TL0 - Timer 0 Low Byte]$
 644   1      
 645   1              // $[TH1 - Timer 1 High Byte]
 646   1              // [TH1 - Timer 1 High Byte]$
 647   1      
 648   1              // $[TL1 - Timer 1 Low Byte]
 649   1              // [TL1 - Timer 1 Low Byte]$
 650   1      
 651   1              // $[Timer Restoration]
 652   1              //Restore Timer Configuration
 653   1              TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 654   1      
 655   1              // [Timer Restoration]$
 656   1      
 657   1      }
 658          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    214    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:37:39 PAGE 12  

END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
