;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #3, 10
	CMP @-0, @2
	JMN -650, #0
	CMP #182, -102
	SPL <-127, 106
	SUB @-207, <-621
	JMN 0, <805
	SUB #3, 90
	SUB @230, <801
	MOV -207, <-120
	SUB 820, 22
	SPL <0, <802
	SUB @-127, 106
	SLT 820, 22
	CMP @121, 106
	SUB -0, 1
	SUB 210, 360
	CMP @121, 106
	MOV -207, <-120
	SUB @-127, 106
	SUB @-127, 106
	JMN -657, #1
	SPL 300, -95
	SUB @-127, 106
	SPL <300, 90
	JMP 30, 9
	ADD -207, <-120
	DJN 0, #440
	ADD -207, <-120
	SLT @230, <801
	SUB @-127, 106
	SUB #0, -80
	CMP @-127, 100
	CMP @-0, @2
	MOV -36, -20
	MOV -1, <-20
	SPL 0, <802
	MOV -16, <-20
	SPL 0, <802
	JMN -47, @-120
	SPL 0, <802
	JMN -47, @-120
	SPL 0, <802
	CMP -207, <-120
	SUB @-127, 100
