Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed May 10 23:59:51 2023
| Host              : LAPTOP-M73RD0KN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file standard_planar_code_3d_no_fast_channel_synthesizable_top_timing_summary_routed.rpt -pb standard_planar_code_3d_no_fast_channel_synthesizable_top_timing_summary_routed.pb -rpx standard_planar_code_3d_no_fast_channel_synthesizable_top_timing_summary_routed.rpx -warn_on_violation
| Design            : standard_planar_code_3d_no_fast_channel_synthesizable_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15798)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67913)
5. checking no_input_delay (102)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15798)
----------------------------
 There are 15798 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67913)
----------------------------------------------------
 There are 67913 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (102)
--------------------------------
 There are 102 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                67955          inf        0.000                      0                67955           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         67955 Endpoints
Min Delay         67955 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 1.161ns (11.131%)  route 9.272ns (88.869%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.847    10.433    top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X94Y321        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 1.161ns (11.131%)  route 9.272ns (88.869%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.847    10.433    top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X94Y321        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 1.161ns (11.294%)  route 9.122ns (88.706%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.697    10.283    top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X98Y321        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[2].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 1.161ns (11.656%)  route 8.803ns (88.345%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.378     9.964    top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/SR[0]
    SLICE_X100Y321       FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 1.161ns (11.656%)  route 8.803ns (88.345%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.378     9.964    top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/SR[0]
    SLICE_X100Y321       FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 1.161ns (11.657%)  route 8.802ns (88.343%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.377     9.963    top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/SR[0]
    SLICE_X100Y321       FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 1.161ns (11.657%)  route 8.802ns (88.343%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.377     9.963    top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/SR[0]
    SLICE_X100Y321       FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[3].neighbor_j[2].blocking_channel_left/temp_fifo/tail_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 1.161ns (11.780%)  route 8.697ns (88.220%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.272     9.858    top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X83Y333        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 1.161ns (11.780%)  route 8.697ns (88.220%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.272     9.858    top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X83Y333        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 1.161ns (11.780%)  route 8.697ns (88.220%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    reset_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2087, routed)        4.425     5.487    top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/reset_IBUF
    SLICE_X55Y296        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.586 r  top_module/decoder/pu_k[3].pu_i[2].pu_j[2].u_processing_unit/tail[3]_i_1__107/O
                         net (fo=1432, routed)        4.272     9.858    top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/SR[0]
    SLICE_X83Y333        FDRE                                         r  top_module/decoder/neighbor_k[0].neighbor_i[1].neighbor_j[3].blocking_channel_top/temp_fifo/head_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAME/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAME/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMF/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMF/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMG/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMG/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMH/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y308        FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/C
    SLICE_X70Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X70Y307        RAMD64E                                      r  top_module/decoder/neighbor_k[2].neighbor_i[4].neighbor_j[3].blocking_channel_top/temp_fifo/fifo_reg_0_63_0_6/RAMH/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y299       FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/C
    SLICE_X104Y299       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X104Y298       RAMD64E                                      r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.075ns  (logic 0.038ns (50.358%)  route 0.037ns (49.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y299       FDRE                         0.000     0.000 r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/C
    SLICE_X104Y299       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/tail_reg[5]/Q
                         net (fo=40, routed)          0.037     0.075    top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/ADDRH5
    SLICE_X104Y298       RAMD64E                                      r  top_module/decoder/neighbor_k[4].neighbor_i[4].neighbor_j[0].blocking_channel_down/temp_fifo/fifo_reg_0_63_0_6/RAMB/WADR5
  -------------------------------------------------------------------    -------------------





