
Stepper_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005028  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000028  1ffe8800  0c005028  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00007f98  1ffe8828  0c005050  00010828  2**2
                  ALLOC
  4 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 00000378  00000000  00000000  00010828  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006296  00000000  00000000  00010ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ed2  00000000  00000000  00016e36  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001e73  00000000  00000000  00017d08  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c4c  00000000  00000000  00019b7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001d6f  00000000  00000000  0001a7c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010f0  00000000  00000000  0001c537  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000278  00000000  00000000  0001d627  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 000005e5  00000000  00000000  0001d89f  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 29 07 00 08 99 02 00 08     ........).......
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 95 18 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 f1 19 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
    ldr r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
    ldr r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
    cmp r4, r5
 800020c:	42ac      	cmp	r4, r5
    bge .L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
    ldr r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
    ldr r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
    ldr r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
    subs    r3, #4
 8000216:	3b04      	subs	r3, #4
    ittt    ge
 8000218:	bfa2      	ittt	ge
    ldrge   r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
    strge   r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
    bge .L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

    adds    r4, #12
 8000220:	340c      	adds	r4, #12
    b   .L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
    ldr r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
    ldr r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
    cmp r3, r4
 8000228:	42a3      	cmp	r3, r4
    bge .L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
    ldr r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
    ldr r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
    movs    r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
    subs    r2, #4
 8000232:	3a04      	subs	r2, #4
    itt ge
 8000234:	bfa4      	itt	ge
    strge   r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
    bge .L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

    adds    r3, #8
 800023a:	3308      	adds	r3, #8
    b   .L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c005028 	.word	0x0c005028
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000028 	.word	0x00000028
 8000254:	0c005028 	.word	0x0c005028
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8828 	.word	0x1ffe8828
 8000264:	00007f98 	.word	0x00007f98
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	080002c5 	.word	0x080002c5
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
    ldr r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
    ldr r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
    ldr r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
    ldr r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
    b   .L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08004c09 	.word	0x08004c09
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08001a09 	.word	0x08001a09

08000298 <BusFault_Handler>:
    .align  1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 800029c:	b480      	push	{r7}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	e003      	b.n	80002b2 <delay+0x16>
  {
    __NOP();
 80002aa:	bf00      	nop
 *******************************************************************************/
static void delay(uint32_t cycles)
{
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	3301      	adds	r3, #1
 80002b0:	60fb      	str	r3, [r7, #12]
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d3f7      	bcc.n	80002aa <delay+0xe>
  {
    __NOP();
  }
}
 80002ba:	3714      	adds	r7, #20
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr

080002c4 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80002c4:	b598      	push	{r3, r4, r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002c8:	4a05      	ldr	r2, [pc, #20]	; (80002e0 <SystemInit+0x1c>)
 80002ca:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002ce:	4614      	mov	r4, r2
 80002d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002d6:	f000 f805 	bl	80002e4 <SystemCoreSetup>
  SystemCoreClockSetup();
 80002da:	f000 f83b 	bl	8000354 <SystemCoreClockSetup>
}
 80002de:	bd98      	pop	{r3, r4, r7, pc}
 80002e0:	2003ffc4 	.word	0x2003ffc4

080002e4 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ea:	b672      	cpsid	i
  uint32_t temp;

  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 80002ec:	4b16      	ldr	r3, [pc, #88]	; (8000348 <SystemCoreSetup+0x64>)
 80002ee:	4a17      	ldr	r2, [pc, #92]	; (800034c <SystemCoreSetup+0x68>)
 80002f0:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80002f2:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80002f6:	b662      	cpsie	i
  /* __FPU_USED value depends on compiler/linker options. */
  /* __FPU_USED = 0 if -mfloat-abi=soft is selected */
  /* __FPU_USED = 1 if -mfloat-abi=softfp or â€“mfloat-abi=hard */

#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80002f8:	4a13      	ldr	r2, [pc, #76]	; (8000348 <SystemCoreSetup+0x64>)
 80002fa:	4b13      	ldr	r3, [pc, #76]	; (8000348 <SystemCoreSetup+0x64>)
 80002fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#else
  SCB->CPACR = 0;
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000308:	4a0f      	ldr	r2, [pc, #60]	; (8000348 <SystemCoreSetup+0x64>)
 800030a:	4b0f      	ldr	r3, [pc, #60]	; (8000348 <SystemCoreSetup+0x64>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f023 0308 	bic.w	r3, r3, #8
 8000312:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 8000314:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <SystemCoreSetup+0x6c>)
 8000316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800031a:	3314      	adds	r3, #20
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f023 030f 	bic.w	r3, r3, #15
 8000326:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f043 0304 	orr.w	r3, r3, #4
 800032e:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <SystemCoreSetup+0x6c>)
 8000332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000336:	3314      	adds	r3, #20
 8000338:	687a      	ldr	r2, [r7, #4]
 800033a:	601a      	str	r2, [r3, #0]
}
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00
 800034c:	08000000 	.word	0x08000000
 8000350:	58001000 	.word	0x58001000

08000354 <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000358:	4ba4      	ldr	r3, [pc, #656]	; (80005ec <SystemCoreClockSetup+0x298>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f003 0301 	and.w	r3, r3, #1
 8000360:	2b00      	cmp	r3, #0
 8000362:	d10c      	bne.n	800037e <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8000364:	4aa1      	ldr	r2, [pc, #644]	; (80005ec <SystemCoreClockSetup+0x298>)
 8000366:	4ba1      	ldr	r3, [pc, #644]	; (80005ec <SystemCoreClockSetup+0x298>)
 8000368:	685b      	ldr	r3, [r3, #4]
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8000370:	bf00      	nop
 8000372:	4b9e      	ldr	r3, [pc, #632]	; (80005ec <SystemCoreClockSetup+0x298>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f003 0301 	and.w	r3, r3, #1
 800037a:	2b00      	cmp	r3, #0
 800037c:	d0f9      	beq.n	8000372 <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 800037e:	4b9c      	ldr	r3, [pc, #624]	; (80005f0 <SystemCoreClockSetup+0x29c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000386:	2b00      	cmp	r3, #0
 8000388:	d009      	beq.n	800039e <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 800038a:	4a99      	ldr	r2, [pc, #612]	; (80005f0 <SystemCoreClockSetup+0x29c>)
 800038c:	4b98      	ldr	r3, [pc, #608]	; (80005f0 <SystemCoreClockSetup+0x29c>)
 800038e:	689b      	ldr	r3, [r3, #8]
 8000390:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000394:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8000396:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800039a:	f7ff ff7f 	bl	800029c <delay>
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 800039e:	4a95      	ldr	r2, [pc, #596]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003a0:	4b94      	ldr	r3, [pc, #592]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003a8:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 80003aa:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80003ae:	f7ff ff75 	bl	800029c <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80003b2:	4a90      	ldr	r2, [pc, #576]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003b4:	4b8f      	ldr	r3, [pc, #572]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003b6:	685b      	ldr	r3, [r3, #4]
 80003b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003bc:	f023 0302 	bic.w	r3, r3, #2
 80003c0:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 80003c2:	4b8d      	ldr	r3, [pc, #564]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d029      	beq.n	8000422 <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 80003ce:	4a8a      	ldr	r2, [pc, #552]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 80003d0:	4b89      	ldr	r3, [pc, #548]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80003d8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80003dc:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 80003de:	f000 f993 	bl	8000708 <OSCHP_GetFrequency>
 80003e2:	4602      	mov	r2, r0
 80003e4:	4b85      	ldr	r3, [pc, #532]	; (80005fc <SystemCoreClockSetup+0x2a8>)
 80003e6:	fba3 2302 	umull	r2, r3, r3, r2
 80003ea:	0d1b      	lsrs	r3, r3, #20
 80003ec:	3b01      	subs	r3, #1
 80003ee:	041b      	lsls	r3, r3, #16
 80003f0:	4981      	ldr	r1, [pc, #516]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 80003f2:	4a81      	ldr	r2, [pc, #516]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 80003f4:	6852      	ldr	r2, [r2, #4]
 80003f6:	4313      	orrs	r3, r2
 80003f8:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 80003fa:	4a7e      	ldr	r2, [pc, #504]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003fc:	4b7d      	ldr	r3, [pc, #500]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	f023 0301 	bic.w	r3, r3, #1
 8000404:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000406:	4a7b      	ldr	r2, [pc, #492]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000408:	4b7a      	ldr	r3, [pc, #488]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800040a:	685b      	ldr	r3, [r3, #4]
 800040c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000410:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8000412:	bf00      	nop
 8000414:	4b77      	ldr	r3, [pc, #476]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800041c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000420:	d1f8      	bne.n	8000414 <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000422:	4a74      	ldr	r2, [pc, #464]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000424:	4b73      	ldr	r3, [pc, #460]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000426:	685b      	ldr	r3, [r3, #4]
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 800042e:	4a71      	ldr	r2, [pc, #452]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000430:	4b70      	ldr	r3, [pc, #448]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000432:	685b      	ldr	r3, [r3, #4]
 8000434:	f043 0310 	orr.w	r3, r3, #16
 8000438:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 800043a:	4b6e      	ldr	r3, [pc, #440]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800043c:	4a70      	ldr	r2, [pc, #448]	; (8000600 <SystemCoreClockSetup+0x2ac>)
 800043e:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000440:	4a6c      	ldr	r2, [pc, #432]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000442:	4b6c      	ldr	r3, [pc, #432]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000444:	685b      	ldr	r3, [r3, #4]
 8000446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800044a:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800044c:	4a69      	ldr	r2, [pc, #420]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800044e:	4b69      	ldr	r3, [pc, #420]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	f023 0310 	bic.w	r3, r3, #16
 8000456:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000458:	4a66      	ldr	r2, [pc, #408]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800045a:	4b66      	ldr	r3, [pc, #408]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000462:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000464:	bf00      	nop
 8000466:	4b63      	ldr	r3, [pc, #396]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f003 0304 	and.w	r3, r3, #4
 800046e:	2b00      	cmp	r3, #0
 8000470:	d0f9      	beq.n	8000466 <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock at 24MHz*/
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000472:	4a60      	ldr	r2, [pc, #384]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000474:	4b5f      	ldr	r3, [pc, #380]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	f023 0301 	bic.w	r3, r3, #1
 800047c:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 800047e:	bf00      	nop
 8000480:	4b5c      	ldr	r3, [pc, #368]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f003 0301 	and.w	r3, r3, #1
 8000488:	2b00      	cmp	r3, #0
 800048a:	d1f9      	bne.n	8000480 <SystemCoreClockSetup+0x12c>
  }

#endif /* ENABLE_PLL */

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->SYSCLKCR = __SYSCLKCR;
 800048c:	4b5d      	ldr	r3, [pc, #372]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 800048e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8000492:	60da      	str	r2, [r3, #12]
  SCU_CLK->PBCLKCR = __PBCLKCR;
 8000494:	4b5b      	ldr	r3, [pc, #364]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 8000496:	2200      	movs	r2, #0
 8000498:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = __CPUCLKCR;
 800049a:	4b5a      	ldr	r3, [pc, #360]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 800049c:	2200      	movs	r2, #0
 800049e:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = __CCUCLKCR;
 80004a0:	4b58      	ldr	r3, [pc, #352]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = __WDTCLKCR;
 80004a6:	4b57      	ldr	r3, [pc, #348]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = __EBUCLKCR;
 80004ac:	4b55      	ldr	r3, [pc, #340]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004ae:	2203      	movs	r2, #3
 80004b0:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = __USBCLKCR;
 80004b2:	4b54      	ldr	r3, [pc, #336]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004b4:	4a54      	ldr	r2, [pc, #336]	; (8000608 <SystemCoreClockSetup+0x2b4>)
 80004b6:	619a      	str	r2, [r3, #24]
  SCU_CLK->ECATCLKCR = __ECATCLKCR;
 80004b8:	4b52      	ldr	r3, [pc, #328]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004ba:	2201      	movs	r2, #1
 80004bc:	639a      	str	r2, [r3, #56]	; 0x38
  SCU_CLK->EXTCLKCR = __EXTCLKCR;
 80004be:	4b51      	ldr	r3, [pc, #324]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80004c0:	4a52      	ldr	r2, [pc, #328]	; (800060c <SystemCoreClockSetup+0x2b8>)
 80004c2:	629a      	str	r2, [r3, #40]	; 0x28

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80004c4:	4a4b      	ldr	r2, [pc, #300]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004c6:	4b4b      	ldr	r3, [pc, #300]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004c8:	685b      	ldr	r3, [r3, #4]
 80004ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004ce:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004d0:	4b48      	ldr	r3, [pc, #288]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004d2:	4a4f      	ldr	r2, [pc, #316]	; (8000610 <SystemCoreClockSetup+0x2bc>)
 80004d4:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  delay(DELAY_CNT_50US_48MHZ);
 80004d6:	f44f 6016 	mov.w	r0, #2400	; 0x960
 80004da:	f7ff fedf 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004de:	4b45      	ldr	r3, [pc, #276]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004e0:	4a4c      	ldr	r2, [pc, #304]	; (8000614 <SystemCoreClockSetup+0x2c0>)
 80004e2:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  delay(DELAY_CNT_50US_72MHZ);
 80004e4:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 80004e8:	f7ff fed8 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004ec:	4b41      	ldr	r3, [pc, #260]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004ee:	4a4a      	ldr	r2, [pc, #296]	; (8000618 <SystemCoreClockSetup+0x2c4>)
 80004f0:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  delay(DELAY_CNT_50US_96MHZ);
 80004f2:	f44f 5096 	mov.w	r0, #4800	; 0x12c0
 80004f6:	f7ff fed1 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80004fa:	4b3e      	ldr	r3, [pc, #248]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80004fc:	4a47      	ldr	r2, [pc, #284]	; (800061c <SystemCoreClockSetup+0x2c8>)
 80004fe:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  delay(DELAY_CNT_50US_120MHZ);
 8000500:	f241 7070 	movw	r0, #6000	; 0x1770
 8000504:	f7ff feca 	bl	800029c <delay>

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000508:	4b3a      	ldr	r3, [pc, #232]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800050a:	4a45      	ldr	r2, [pc, #276]	; (8000620 <SystemCoreClockSetup+0x2cc>)
 800050c:	609a      	str	r2, [r3, #8]
	                  (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  delay(DELAY_CNT_50US_144MHZ);
 800050e:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
 8000512:	f7ff fec3 	bl	800029c <delay>

#endif /* ENABLE_PLL */

#if ENABLE_USBPLL
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000516:	4a37      	ldr	r2, [pc, #220]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000518:	4b36      	ldr	r3, [pc, #216]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000520:	f023 0302 	bic.w	r3, r3, #2
 8000524:	6153      	str	r3, [r2, #20]

  /* USB PLL uses as clock input the OSC_HP */
  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8000526:	4b34      	ldr	r3, [pc, #208]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d031      	beq.n	8000596 <SystemCoreClockSetup+0x242>
  {
    /* check if Main PLL is switched on for OSC WDG*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 8000532:	4b30      	ldr	r3, [pc, #192]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000534:	685a      	ldr	r2, [r3, #4]
 8000536:	4b3b      	ldr	r3, [pc, #236]	; (8000624 <SystemCoreClockSetup+0x2d0>)
 8000538:	4013      	ands	r3, r2
 800053a:	2b00      	cmp	r3, #0
 800053c:	d007      	beq.n	800054e <SystemCoreClockSetup+0x1fa>
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800053e:	4a2d      	ldr	r2, [pc, #180]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000540:	4b2c      	ldr	r3, [pc, #176]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000548:	f023 0302 	bic.w	r3, r3, #2
 800054c:	6053      	str	r3, [r2, #4]
    }

    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 800054e:	4a2a      	ldr	r2, [pc, #168]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000550:	4b29      	ldr	r3, [pc, #164]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000558:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800055c:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 800055e:	f000 f8d3 	bl	8000708 <OSCHP_GetFrequency>
 8000562:	4602      	mov	r2, r0
 8000564:	4b25      	ldr	r3, [pc, #148]	; (80005fc <SystemCoreClockSetup+0x2a8>)
 8000566:	fba3 2302 	umull	r2, r3, r3, r2
 800056a:	0d1b      	lsrs	r3, r3, #20
 800056c:	3b01      	subs	r3, #1
 800056e:	041b      	lsls	r3, r3, #16
 8000570:	4921      	ldr	r1, [pc, #132]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000572:	4a21      	ldr	r2, [pc, #132]	; (80005f8 <SystemCoreClockSetup+0x2a4>)
 8000574:	6852      	ldr	r2, [r2, #4]
 8000576:	4313      	orrs	r3, r2
 8000578:	604b      	str	r3, [r1, #4]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 800057a:	4a1e      	ldr	r2, [pc, #120]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800057c:	4b1d      	ldr	r3, [pc, #116]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800057e:	685b      	ldr	r3, [r3, #4]
 8000580:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000584:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8000586:	bf00      	nop
 8000588:	4b1a      	ldr	r3, [pc, #104]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000590:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000594:	d1f8      	bne.n	8000588 <SystemCoreClockSetup+0x234>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000596:	4a17      	ldr	r2, [pc, #92]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 8000598:	4b16      	ldr	r3, [pc, #88]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 800059a:	695b      	ldr	r3, [r3, #20]
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 80005a2:	4a14      	ldr	r2, [pc, #80]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005a4:	4b13      	ldr	r3, [pc, #76]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005a6:	695b      	ldr	r3, [r3, #20]
 80005a8:	f043 0310 	orr.w	r3, r3, #16
 80005ac:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005b0:	4a1d      	ldr	r2, [pc, #116]	; (8000628 <SystemCoreClockSetup+0x2d4>)
 80005b2:	615a      	str	r2, [r3, #20]
                        (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80005b4:	4a0f      	ldr	r2, [pc, #60]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005b6:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005be:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 80005c0:	4a0c      	ldr	r2, [pc, #48]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005c2:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f023 0310 	bic.w	r3, r3, #16
 80005ca:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 80005cc:	4a09      	ldr	r2, [pc, #36]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005ce:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005d6:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 80005d8:	bf00      	nop
 80005da:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <SystemCoreClockSetup+0x2a0>)
 80005dc:	691b      	ldr	r3, [r3, #16]
 80005de:	f003 0304 	and.w	r3, r3, #4
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <SystemCoreClockSetup+0x286>
    /* wait for PLL Lock */
  }
#endif

  /* Enable selected clocks */
  SCU_CLK->CLKSET = __CLKSET;
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <SystemCoreClockSetup+0x2b0>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	e01f      	b.n	800062c <SystemCoreClockSetup+0x2d8>
 80005ec:	50004200 	.word	0x50004200
 80005f0:	50004400 	.word	0x50004400
 80005f4:	50004710 	.word	0x50004710
 80005f8:	50004700 	.word	0x50004700
 80005fc:	6b5fca6b 	.word	0x6b5fca6b
 8000600:	010b2f00 	.word	0x010b2f00
 8000604:	50004600 	.word	0x50004600
 8000608:	00010005 	.word	0x00010005
 800060c:	01200003 	.word	0x01200003
 8000610:	01052f00 	.word	0x01052f00
 8000614:	01032f00 	.word	0x01032f00
 8000618:	01022f00 	.word	0x01022f00
 800061c:	01012f00 	.word	0x01012f00
 8000620:	01002f00 	.word	0x01002f00
 8000624:	00010002 	.word	0x00010002
 8000628:	02006300 	.word	0x02006300
 800062c:	605a      	str	r2, [r3, #4]
  PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif
#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 800062e:	f000 f801 	bl	8000634 <SystemCoreClockUpdate>
}
 8000632:	bd80      	pop	{r7, pc}

08000634 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 800063a:	4b2f      	ldr	r3, [pc, #188]	; (80006f8 <SystemCoreClockUpdate+0xc4>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000642:	2b00      	cmp	r3, #0
 8000644:	d03e      	beq.n	80006c4 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8000646:	4b2d      	ldr	r3, [pc, #180]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 8000648:	68db      	ldr	r3, [r3, #12]
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	2b00      	cmp	r3, #0
 8000650:	d002      	beq.n	8000658 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8000652:	4b2b      	ldr	r3, [pc, #172]	; (8000700 <SystemCoreClockUpdate+0xcc>)
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	e002      	b.n	800065e <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000658:	f000 f856 	bl	8000708 <OSCHP_GetFrequency>
 800065c:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800065e:	4b27      	ldr	r3, [pc, #156]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0304 	and.w	r3, r3, #4
 8000666:	2b00      	cmp	r3, #0
 8000668:	d020      	beq.n	80006ac <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800066a:	4b24      	ldr	r3, [pc, #144]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000672:	0e1b      	lsrs	r3, r3, #24
 8000674:	3301      	adds	r3, #1
 8000676:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000678:	4b20      	ldr	r3, [pc, #128]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000680:	0a1b      	lsrs	r3, r3, #8
 8000682:	3301      	adds	r3, #1
 8000684:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000686:	4b1d      	ldr	r3, [pc, #116]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800068e:	0c1b      	lsrs	r3, r3, #16
 8000690:	3301      	adds	r3, #1
 8000692:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	683a      	ldr	r2, [r7, #0]
 8000698:	fb02 f303 	mul.w	r3, r2, r3
 800069c:	68fa      	ldr	r2, [r7, #12]
 800069e:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	fb02 f303 	mul.w	r3, r2, r3
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	e00d      	b.n	80006c8 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80006ac:	4b13      	ldr	r3, [pc, #76]	; (80006fc <SystemCoreClockUpdate+0xc8>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80006b4:	3301      	adds	r3, #1
 80006b6:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	e001      	b.n	80006c8 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 80006c4:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <SystemCoreClockUpdate+0xcc>)
 80006c6:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80006c8:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <SystemCoreClockUpdate+0xc4>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	3301      	adds	r3, #1
 80006d0:	68fa      	ldr	r2, [r7, #12]
 80006d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d6:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80006d8:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <SystemCoreClockUpdate+0xc4>)
 80006da:	691b      	ldr	r3, [r3, #16]
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	3301      	adds	r3, #1
 80006e2:	68fa      	ldr	r2, [r7, #12]
 80006e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e8:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80006ea:	4a06      	ldr	r2, [pc, #24]	; (8000704 <SystemCoreClockUpdate+0xd0>)
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	50004600 	.word	0x50004600
 80006fc:	50004710 	.word	0x50004710
 8000700:	016e3600 	.word	0x016e3600
 8000704:	2003ffc0 	.word	0x2003ffc0

08000708 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 800070c:	4b02      	ldr	r3, [pc, #8]	; (8000718 <OSCHP_GetFrequency+0x10>)
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	00b71b00 	.word	0x00b71b00

0800071c <_init>:
  }
}

/* Init */
void _init(void)
{}
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <ERU0_0_IRQHandler>:
#include "stdlib.h"
#include "transform.h"
#include "io.h"

/*Interrupt function for Eru0 used with ENCZ component of encoder -- NOT USED*/
void ERU0_0_IRQHandler(void) {}
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <encoder_init>:

/*
 * Initialize CCU40 and POSIF0
 */
void encoder_init(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
	/*
	 * Pin set up
	 */
	/*Digital Pad activated*/
	PORT14->PDISC &= ~(PORTS_PDISC_5_MSK);
 8000738:	4a68      	ldr	r2, [pc, #416]	; (80008dc <encoder_init+0x1a8>)
 800073a:	4b68      	ldr	r3, [pc, #416]	; (80008dc <encoder_init+0x1a8>)
 800073c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800073e:	f023 0320 	bic.w	r3, r3, #32
 8000742:	6613      	str	r3, [r2, #96]	; 0x60
	PORT14->PDISC &= ~(PORTS_PDISC_6_MSK);
 8000744:	4a65      	ldr	r2, [pc, #404]	; (80008dc <encoder_init+0x1a8>)
 8000746:	4b65      	ldr	r3, [pc, #404]	; (80008dc <encoder_init+0x1a8>)
 8000748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800074a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800074e:	6613      	str	r3, [r2, #96]	; 0x60
	PORT14->PDISC &= ~(PORTS_PDISC_7_MSK);
 8000750:	4a62      	ldr	r2, [pc, #392]	; (80008dc <encoder_init+0x1a8>)
 8000752:	4b62      	ldr	r3, [pc, #392]	; (80008dc <encoder_init+0x1a8>)
 8000754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000756:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800075a:	6613      	str	r3, [r2, #96]	; 0x60

	/*POSIF Pins*/
	PORT14->IOCR4 |= (INPUT_PULL_UP_MSK << PORT14_IOCR4_PC5_POS); // P14.5 ENCZ
 800075c:	4a5f      	ldr	r2, [pc, #380]	; (80008dc <encoder_init+0x1a8>)
 800075e:	4b5f      	ldr	r3, [pc, #380]	; (80008dc <encoder_init+0x1a8>)
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000766:	6153      	str	r3, [r2, #20]
	PORT14->IOCR4 |= (INPUT_PULL_UP_MSK << PORT14_IOCR4_PC6_POS); // P14.6	ENCB
 8000768:	4a5c      	ldr	r2, [pc, #368]	; (80008dc <encoder_init+0x1a8>)
 800076a:	4b5c      	ldr	r3, [pc, #368]	; (80008dc <encoder_init+0x1a8>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000772:	6153      	str	r3, [r2, #20]
	PORT14->IOCR4 |= (INPUT_PULL_UP_MSK << PORT14_IOCR4_PC7_POS); // P14.7	ENCA
 8000774:	4a59      	ldr	r2, [pc, #356]	; (80008dc <encoder_init+0x1a8>)
 8000776:	4b59      	ldr	r3, [pc, #356]	; (80008dc <encoder_init+0x1a8>)
 8000778:	695b      	ldr	r3, [r3, #20]
 800077a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800077e:	6153      	str	r3, [r2, #20]

	/*
	 * Configure CCU40
	 */
	/* Reset CCU40*/
	SCU_RESET->PRSET0 |= (SCU_PRESET0_CCU40RS_MSK);
 8000780:	4a57      	ldr	r2, [pc, #348]	; (80008e0 <encoder_init+0x1ac>)
 8000782:	4b57      	ldr	r3, [pc, #348]	; (80008e0 <encoder_init+0x1ac>)
 8000784:	691b      	ldr	r3, [r3, #16]
 8000786:	f043 0304 	orr.w	r3, r3, #4
 800078a:	6113      	str	r3, [r2, #16]

	/* Clear reset of CCU40 */
	SCU_RESET->PRCLR0 |= (SCU_PRCLR0_CCU40RS_MSK);
 800078c:	4a54      	ldr	r2, [pc, #336]	; (80008e0 <encoder_init+0x1ac>)
 800078e:	4b54      	ldr	r3, [pc, #336]	; (80008e0 <encoder_init+0x1ac>)
 8000790:	695b      	ldr	r3, [r3, #20]
 8000792:	f043 0304 	orr.w	r3, r3, #4
 8000796:	6153      	str	r3, [r2, #20]

	/* Enable CCU4 via clkset */
	SCU_CLK->CLKSET |= SCU_CLKSET_CCUCEN_MSK;
 8000798:	4a52      	ldr	r2, [pc, #328]	; (80008e4 <encoder_init+0x1b0>)
 800079a:	4b52      	ldr	r3, [pc, #328]	; (80008e4 <encoder_init+0x1b0>)
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	f043 0310 	orr.w	r3, r3, #16
 80007a2:	6053      	str	r3, [r2, #4]

	/* Enable prescaler */
	CCU40->GIDLC |= CCU4_GIDLC_SPRB_MSK;
 80007a4:	4a50      	ldr	r2, [pc, #320]	; (80008e8 <encoder_init+0x1b4>)
 80007a6:	4b50      	ldr	r3, [pc, #320]	; (80008e8 <encoder_init+0x1b4>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007ae:	60d3      	str	r3, [r2, #12]

	/*Set clock as Module Clock*/
	CCU40->GCTRL &= ~(CCU4_GCTRL_PCIS_MOD_CLK_MSK << CCU4_GCTRL_PCIS_POS);
 80007b0:	4a4d      	ldr	r2, [pc, #308]	; (80008e8 <encoder_init+0x1b4>)
 80007b2:	4b4d      	ldr	r3, [pc, #308]	; (80008e8 <encoder_init+0x1b4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80007ba:	6013      	str	r3, [r2, #0]

	/*Set Counting Mode - Edge Aligned*/
	CCU40_CC40->TC &= ~(CCU4_TC_TCM_EDGE_MSK);
 80007bc:	4a4b      	ldr	r2, [pc, #300]	; (80008ec <encoder_init+0x1b8>)
 80007be:	4b4b      	ldr	r3, [pc, #300]	; (80008ec <encoder_init+0x1b8>)
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	f023 0301 	bic.w	r3, r3, #1
 80007c6:	6153      	str	r3, [r2, #20]

	/*Period Value*/
	CCU40_CC40->PRS |= (CCU4_CC4_PRS_VALUE);
 80007c8:	4a48      	ldr	r2, [pc, #288]	; (80008ec <encoder_init+0x1b8>)
 80007ca:	4b48      	ldr	r3, [pc, #288]	; (80008ec <encoder_init+0x1b8>)
 80007cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ce:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 80007d2:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 80007d6:	6353      	str	r3, [r2, #52]	; 0x34

	/*Shadow transfer for PR*/
	CCU40->GCSS |= (CCU4_GCSS_S0SE_MSK);
 80007d8:	4a43      	ldr	r2, [pc, #268]	; (80008e8 <encoder_init+0x1b4>)
 80007da:	4b43      	ldr	r3, [pc, #268]	; (80008e8 <encoder_init+0x1b4>)
 80007dc:	691b      	ldr	r3, [r3, #16]
 80007de:	f043 0301 	orr.w	r3, r3, #1
 80007e2:	6113      	str	r3, [r2, #16]

	/*
	 * Configure POSIF0
	 */
	/* Reset POSIF0*/
	SCU_RESET->PRSET0 |= (SCU_PRESET0_POSIF0RS_MSK);
 80007e4:	4a3e      	ldr	r2, [pc, #248]	; (80008e0 <encoder_init+0x1ac>)
 80007e6:	4b3e      	ldr	r3, [pc, #248]	; (80008e0 <encoder_init+0x1ac>)
 80007e8:	691b      	ldr	r3, [r3, #16]
 80007ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007ee:	6113      	str	r3, [r2, #16]

	/* Clear reset of POSIF0*/
	SCU_RESET->PRCLR0 |= (SCU_PRCLR0_POSIF0RS_MSK);
 80007f0:	4a3b      	ldr	r2, [pc, #236]	; (80008e0 <encoder_init+0x1ac>)
 80007f2:	4b3b      	ldr	r3, [pc, #236]	; (80008e0 <encoder_init+0x1ac>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007fa:	6153      	str	r3, [r2, #20]

	/*Quadrature Decoder Mode enabled*/
	POSIF0->PCONF |= POSIF_PCONF_FSEL_QUAD_MSK;
 80007fc:	4a3c      	ldr	r2, [pc, #240]	; (80008f0 <encoder_init+0x1bc>)
 80007fe:	4b3c      	ldr	r3, [pc, #240]	; (80008f0 <encoder_init+0x1bc>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f043 0301 	orr.w	r3, r3, #1
 8000806:	6013      	str	r3, [r2, #0]

	/*Phase/Hal selector as INxB for the used pins*/
	POSIF0->PCONF |= (POSIF_IN_B_MSK << POSIF_PCONF_INSEL0_POS);
 8000808:	4a39      	ldr	r2, [pc, #228]	; (80008f0 <encoder_init+0x1bc>)
 800080a:	4b39      	ldr	r3, [pc, #228]	; (80008f0 <encoder_init+0x1bc>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000812:	6013      	str	r3, [r2, #0]
	POSIF0->PCONF |= (POSIF_IN_B_MSK << POSIF_PCONF_INSEL1_POS);
 8000814:	4a36      	ldr	r2, [pc, #216]	; (80008f0 <encoder_init+0x1bc>)
 8000816:	4b36      	ldr	r3, [pc, #216]	; (80008f0 <encoder_init+0x1bc>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800081e:	6013      	str	r3, [r2, #0]
	POSIF0->PCONF |= (POSIF_IN_B_MSK << POSIF_PCONF_INSEL2_POS);
 8000820:	4a33      	ldr	r2, [pc, #204]	; (80008f0 <encoder_init+0x1bc>)
 8000822:	4b33      	ldr	r3, [pc, #204]	; (80008f0 <encoder_init+0x1bc>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800082a:	6013      	str	r3, [r2, #0]

	/*Low Pass filter configuration - 4 clock cycles*/
	POSIF0->PCONF |= (POSIF_LOW_PASS_4 << POSIF_PCONF_LPC_POS);
 800082c:	4a30      	ldr	r2, [pc, #192]	; (80008f0 <encoder_init+0x1bc>)
 800082e:	4b30      	ldr	r3, [pc, #192]	; (80008f0 <encoder_init+0x1bc>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000836:	6013      	str	r3, [r2, #0]

	/*
	 * POSIF to CC40
	 */
	/*Input selector configuration*/
	CCU40_CC40->INS |= (CCU4_IN_E_MSK << CCU4_INS_EV0IS_POS); // Event 0 for Out0 on rising edge
 8000838:	4a2c      	ldr	r2, [pc, #176]	; (80008ec <encoder_init+0x1b8>)
 800083a:	4b2c      	ldr	r3, [pc, #176]	; (80008ec <encoder_init+0x1b8>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f043 0304 	orr.w	r3, r3, #4
 8000842:	6013      	str	r3, [r2, #0]
	CCU40_CC40->INS |= (RISING_EDGE_ENC << CCU4_INS_EV0EM_POS);
 8000844:	4a29      	ldr	r2, [pc, #164]	; (80008ec <encoder_init+0x1b8>)
 8000846:	4b29      	ldr	r3, [pc, #164]	; (80008ec <encoder_init+0x1b8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800084e:	6013      	str	r3, [r2, #0]
	CCU40_CC40->INS |= (CCU4_IN_F_MSK << CCU4_INS_EV1IS_POS); // Event 1 for Out1 on low level
 8000850:	4a26      	ldr	r2, [pc, #152]	; (80008ec <encoder_init+0x1b8>)
 8000852:	4b26      	ldr	r3, [pc, #152]	; (80008ec <encoder_init+0x1b8>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800085a:	6013      	str	r3, [r2, #0]
	//	CCU40_CC40->INS |= (RISING_EDGE_ENC << CCU4_INS_EV1EM_POS);
	CCU40_CC40->INS |= (0x1UL << CCU4_CC4_INS_EV1LM_Pos);
 800085c:	4a23      	ldr	r2, [pc, #140]	; (80008ec <encoder_init+0x1b8>)
 800085e:	4b23      	ldr	r3, [pc, #140]	; (80008ec <encoder_init+0x1b8>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000866:	6013      	str	r3, [r2, #0]

	/*Connection Matrix Control*/
	CCU40_CC40->CMC |= (CCU4_EVENT_0_MSK << CCU4_CMC_CNTS_POS); // Event0 set up for Counting
 8000868:	4a20      	ldr	r2, [pc, #128]	; (80008ec <encoder_init+0x1b8>)
 800086a:	4b20      	ldr	r3, [pc, #128]	; (80008ec <encoder_init+0x1b8>)
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000872:	6053      	str	r3, [r2, #4]
	CCU40_CC40->CMC |= (CCU4_EVENT_1_MSK << CCU4_CMC_UDS_POS);	// Event1 set up for Direction
 8000874:	4a1d      	ldr	r2, [pc, #116]	; (80008ec <encoder_init+0x1b8>)
 8000876:	4b1d      	ldr	r3, [pc, #116]	; (80008ec <encoder_init+0x1b8>)
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800087e:	6053      	str	r3, [r2, #4]
	/*
	 * Stop and Start POSIF/CC40
	 */
	/*Stop and reset the state machine of the quadrature decoder and the current status of the Hall sensor - POSIF*/
	POSIF0->PRUNC |= POSIF_PRUNC_CRB_MSK; // Stops POSIF
 8000880:	4a1b      	ldr	r2, [pc, #108]	; (80008f0 <encoder_init+0x1bc>)
 8000882:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <encoder_init+0x1bc>)
 8000884:	68db      	ldr	r3, [r3, #12]
 8000886:	f043 0301 	orr.w	r3, r3, #1
 800088a:	60d3      	str	r3, [r2, #12]
	POSIF0->PRUNC |= POSIF_PRUNC_CSM_MSK; // Resets POSIF
 800088c:	4a18      	ldr	r2, [pc, #96]	; (80008f0 <encoder_init+0x1bc>)
 800088e:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <encoder_init+0x1bc>)
 8000890:	68db      	ldr	r3, [r3, #12]
 8000892:	f043 0302 	orr.w	r3, r3, #2
 8000896:	60d3      	str	r3, [r2, #12]

	/*Exit Idle CC40*/
	CCU40->GIDLC |= (CCU4_GIDLC_CS0I_MSK);
 8000898:	4a13      	ldr	r2, [pc, #76]	; (80008e8 <encoder_init+0x1b4>)
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <encoder_init+0x1b4>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	60d3      	str	r3, [r2, #12]

	/*Stop and clear timer*/
	CCU40_CC40->TCCLR |= (uint32_t)(CCU4_CC4_TCCLR_TRBC_Msk);
 80008a4:	4a11      	ldr	r2, [pc, #68]	; (80008ec <encoder_init+0x1b8>)
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <encoder_init+0x1b8>)
 80008a8:	691b      	ldr	r3, [r3, #16]
 80008aa:	f043 0301 	orr.w	r3, r3, #1
 80008ae:	6113      	str	r3, [r2, #16]
	CCU40_CC40->TCCLR |= (uint32_t)(CCU4_CC4_TCCLR_TCC_Msk);
 80008b0:	4a0e      	ldr	r2, [pc, #56]	; (80008ec <encoder_init+0x1b8>)
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <encoder_init+0x1b8>)
 80008b4:	691b      	ldr	r3, [r3, #16]
 80008b6:	f043 0302 	orr.w	r3, r3, #2
 80008ba:	6113      	str	r3, [r2, #16]

	/*Start CCU40*/
	CCU40_CC40->TCSET |= (CCU4_TCSET_TRBS_MSK);
 80008bc:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <encoder_init+0x1b8>)
 80008be:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <encoder_init+0x1b8>)
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	f043 0301 	orr.w	r3, r3, #1
 80008c6:	60d3      	str	r3, [r2, #12]

	/*Start POSIF0*/
	POSIF0->PRUNS |= (POSIF_PRUNS_SRB_MSK);
 80008c8:	4a09      	ldr	r2, [pc, #36]	; (80008f0 <encoder_init+0x1bc>)
 80008ca:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <encoder_init+0x1bc>)
 80008cc:	689b      	ldr	r3, [r3, #8]
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	6093      	str	r3, [r2, #8]

	/*Saves the first value of the timer*/
	//	timer_value_old = CCU40_CC40->TIMER;
	//	timer_value_old_fast = CCU40_CC40->TIMER;
}
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	48028e00 	.word	0x48028e00
 80008e0:	50004400 	.word	0x50004400
 80008e4:	50004600 	.word	0x50004600
 80008e8:	4000c000 	.word	0x4000c000
 80008ec:	4000c100 	.word	0x4000c100
 80008f0:	40028000 	.word	0x40028000

080008f4 <current_filter>:
/*
 *	y = k*(x - y_last) + y_last
 *	First order signal filter
 */
void current_filter(float filter_input)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	filter_output = k * (filter_input - filter_output_old) + filter_output_old;
 80008fc:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <current_filter+0x44>)
 80008fe:	edd3 7a00 	vldr	s15, [r3]
 8000902:	ed97 7a01 	vldr	s14, [r7, #4]
 8000906:	ee37 7a67 	vsub.f32	s14, s14, s15
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <current_filter+0x48>)
 800090c:	edd3 7a00 	vldr	s15, [r3]
 8000910:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <current_filter+0x44>)
 8000916:	edd3 7a00 	vldr	s15, [r3]
 800091a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <current_filter+0x4c>)
 8000920:	edc3 7a00 	vstr	s15, [r3]
	filter_output_old = filter_output;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <current_filter+0x4c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a03      	ldr	r2, [pc, #12]	; (8000938 <current_filter+0x44>)
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	1ffe882c 	.word	0x1ffe882c
 800093c:	1ffe8804 	.word	0x1ffe8804
 8000940:	1ffe8828 	.word	0x1ffe8828

08000944 <current_protection>:

/*
 *	Stops current output if above i_prot for TIME_TRIGGER_FAIL time
 */
void current_protection(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	current_filter((i_alpha * i_alpha) + (i_beta * i_beta));
 8000948:	4b26      	ldr	r3, [pc, #152]	; (80009e4 <current_protection+0xa0>)
 800094a:	ed93 7a00 	vldr	s14, [r3]
 800094e:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <current_protection+0xa0>)
 8000950:	edd3 7a00 	vldr	s15, [r3]
 8000954:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <current_protection+0xa4>)
 800095a:	edd3 6a00 	vldr	s13, [r3]
 800095e:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <current_protection+0xa4>)
 8000960:	edd3 7a00 	vldr	s15, [r3]
 8000964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800096c:	ee17 0a90 	vmov	r0, s15
 8000970:	f7ff ffc0 	bl	80008f4 <current_filter>
	if (filter_output > (i_prot * i_prot))
 8000974:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <current_protection+0xa8>)
 8000976:	ed93 7a00 	vldr	s14, [r3]
 800097a:	4b1c      	ldr	r3, [pc, #112]	; (80009ec <current_protection+0xa8>)
 800097c:	edd3 7a00 	vldr	s15, [r3]
 8000980:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000984:	4b1a      	ldr	r3, [pc, #104]	; (80009f0 <current_protection+0xac>)
 8000986:	edd3 7a00 	vldr	s15, [r3]
 800098a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800098e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000992:	d522      	bpl.n	80009da <current_protection+0x96>
	{
		counter_timer_prot++;
 8000994:	4b17      	ldr	r3, [pc, #92]	; (80009f4 <current_protection+0xb0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	3301      	adds	r3, #1
 800099a:	4a16      	ldr	r2, [pc, #88]	; (80009f4 <current_protection+0xb0>)
 800099c:	6013      	str	r3, [r2, #0]

		if (counter_timer_prot > TIME_TRIGGER_FAIL)
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <current_protection+0xb0>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009a6:	d91b      	bls.n	80009e0 <current_protection+0x9c>
		{
			drive_disabled();
 80009a8:	f002 fcde 	bl	8003368 <drive_disabled>
			drive_status |= DRIVE_STATUS_PROT_MSK; // set current_prot_flag
 80009ac:	4b12      	ldr	r3, [pc, #72]	; (80009f8 <current_protection+0xb4>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80009b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <current_protection+0xb4>)
 80009bc:	801a      	strh	r2, [r3, #0]
			drive_status &= CLEAR_DRIVE_STATUS;	   // set STATUS bits to 0 -> go to state 0
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <current_protection+0xb4>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	f023 030f 	bic.w	r3, r3, #15
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <current_protection+0xb4>)
 80009ca:	801a      	strh	r2, [r3, #0]
			counter_timer_prot = 0;
 80009cc:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <current_protection+0xb0>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
			drive_command_old = 0; // reset old status of drive_command
 80009d2:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <current_protection+0xb8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	801a      	strh	r2, [r3, #0]
 80009d8:	e002      	b.n	80009e0 <current_protection+0x9c>
		}
	}
	else
	{
		counter_timer_prot = 0;
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <current_protection+0xb0>)
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
	}
}
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	1fff07a0 	.word	0x1fff07a0
 80009e8:	1fff07b8 	.word	0x1fff07b8
 80009ec:	1ffe8800 	.word	0x1ffe8800
 80009f0:	1ffe8828 	.word	0x1ffe8828
 80009f4:	1ffe8830 	.word	0x1ffe8830
 80009f8:	1fff064e 	.word	0x1fff064e
 80009fc:	1fff0650 	.word	0x1fff0650

08000a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	db0b      	blt.n	8000a2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a12:	4908      	ldr	r1, [pc, #32]	; (8000a34 <__NVIC_EnableIRQ+0x34>)
 8000a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a18:	095b      	lsrs	r3, r3, #5
 8000a1a:	79fa      	ldrb	r2, [r7, #7]
 8000a1c:	f002 021f 	and.w	r2, r2, #31
 8000a20:	2001      	movs	r0, #1
 8000a22:	fa00 f202 	lsl.w	r2, r0, r2
 8000a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	e000e100 	.word	0xe000e100

08000a38 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	db0c      	blt.n	8000a64 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a4a:	4909      	ldr	r1, [pc, #36]	; (8000a70 <__NVIC_ClearPendingIRQ+0x38>)
 8000a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a50:	095b      	lsrs	r3, r3, #5
 8000a52:	79fa      	ldrb	r2, [r7, #7]
 8000a54:	f002 021f 	and.w	r2, r2, #31
 8000a58:	2001      	movs	r0, #1
 8000a5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a5e:	3360      	adds	r3, #96	; 0x60
 8000a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000e100 	.word	0xe000e100

08000a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	6039      	str	r1, [r7, #0]
 8000a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	db0a      	blt.n	8000a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a88:	490d      	ldr	r1, [pc, #52]	; (8000ac0 <__NVIC_SetPriority+0x4c>)
 8000a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8e:	683a      	ldr	r2, [r7, #0]
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	0092      	lsls	r2, r2, #2
 8000a94:	b2d2      	uxtb	r2, r2
 8000a96:	440b      	add	r3, r1
 8000a98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8000a9c:	e00a      	b.n	8000ab4 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9e:	4909      	ldr	r1, [pc, #36]	; (8000ac4 <__NVIC_SetPriority+0x50>)
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	f003 030f 	and.w	r3, r3, #15
 8000aa6:	3b04      	subs	r3, #4
 8000aa8:	683a      	ldr	r2, [r7, #0]
 8000aaa:	b2d2      	uxtb	r2, r2
 8000aac:	0092      	lsls	r2, r2, #2
 8000aae:	b2d2      	uxtb	r2, r2
 8000ab0:	440b      	add	r3, r1
 8000ab2:	761a      	strb	r2, [r3, #24]
  }
}
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000e100 	.word	0xe000e100
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <adc_init>:

/*
	Initialize VADC unit
*/
void adc_init(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
	/*Pin setup - P14.0 P14.3 P14.4*/
	PORT14->IOCR0 |= (INPUT_PULL_UP_MSK << PORT14_IOCR0_PC0_POS); // P14.0 - G0CH0				-A
 8000acc:	4ac8      	ldr	r2, [pc, #800]	; (8000df0 <adc_init+0x328>)
 8000ace:	4bc8      	ldr	r3, [pc, #800]	; (8000df0 <adc_init+0x328>)
 8000ad0:	691b      	ldr	r3, [r3, #16]
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6113      	str	r3, [r2, #16]
	PORT14->IOCR0 |= (INPUT_PULL_UP_MSK << PORT14_IOCR0_PC3_POS); // P14.3 - G1CH3(ALIAS CH0)	-B
 8000ad8:	4ac5      	ldr	r2, [pc, #788]	; (8000df0 <adc_init+0x328>)
 8000ada:	4bc5      	ldr	r3, [pc, #788]	; (8000df0 <adc_init+0x328>)
 8000adc:	691b      	ldr	r3, [r3, #16]
 8000ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae2:	6113      	str	r3, [r2, #16]
	PORT14->IOCR4 |= (INPUT_PULL_UP_MSK << PORT14_IOCR4_PC4_POS); // P14.4 - G2CH0				-C
 8000ae4:	4ac2      	ldr	r2, [pc, #776]	; (8000df0 <adc_init+0x328>)
 8000ae6:	4bc2      	ldr	r3, [pc, #776]	; (8000df0 <adc_init+0x328>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	f043 0310 	orr.w	r3, r3, #16
 8000aee:	6153      	str	r3, [r2, #20]

	/*Disable Gating - enables the clock for VADC */
	SCU_CLK->CGATCLR0 |= SCU_CGATCLR0_VADC_MSK;
 8000af0:	4ac0      	ldr	r2, [pc, #768]	; (8000df4 <adc_init+0x32c>)
 8000af2:	4bc0      	ldr	r3, [pc, #768]	; (8000df4 <adc_init+0x32c>)
 8000af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000af6:	f043 0301 	orr.w	r3, r3, #1
 8000afa:	6493      	str	r3, [r2, #72]	; 0x48

	/*Clear reset*/
	//	SCU_RESET->PRSET0 |= SCU_PRCLR0_VADCRS_MSK
	SCU_RESET->PRCLR0 |= SCU_PRCLR0_VADCRS_MSK;
 8000afc:	4abe      	ldr	r2, [pc, #760]	; (8000df8 <adc_init+0x330>)
 8000afe:	4bbe      	ldr	r3, [pc, #760]	; (8000df8 <adc_init+0x330>)
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6153      	str	r3, [r2, #20]

	/*Enable Module Clock - write 0 to enable*/
	VADC->CLC &= ~VADC_CLC_DISR_MSK;
 8000b08:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8000b0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f023 0301 	bic.w	r3, r3, #1
 8000b16:	6013      	str	r3, [r2, #0]

	/*Set Frequency to 36MHz by dividing the F_ADC/4 -> 144/4=36 --- NEED TO ALSO WRITE INTO ENABLE BIT*/
	//	VADC->GLOBCFG = (uint32_t)((VADC_GLOBCGF_DIVA_4_MSK << VADC_GLOBCGF_DIVA_POS) | (VADC_GLOBCFG_DIVWC));

	/*Configure Conversion resolution - 12BITS  --- GLOBAL*/
	VADC->GLOBICLASS[0] &= ~(VADC_GLOBICLASS0_CMS_12_MSK << VADC_GLOBICLASS0_CMS_POS);
 8000b18:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8000b1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000b24:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b28:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

	/*Configure Sample and hold time - 5clocks --- GLOBAL*/
	VADC->GLOBICLASS[0] |= (VADC_GLOBICLASS0_STCS_5_MSK << VADC_GLOBICLASS0_STCS_POS);
 8000b2c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8000b30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000b38:	f043 0305 	orr.w	r3, r3, #5
 8000b3c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

	/*Power Up VADC G0/G1/G2 for calibration*/
	/*Enable all Analog Converters*/
	VADC_G0->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 8000b40:	4aae      	ldr	r2, [pc, #696]	; (8000dfc <adc_init+0x334>)
 8000b42:	4bae      	ldr	r3, [pc, #696]	; (8000dfc <adc_init+0x334>)
 8000b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b48:	f043 0303 	orr.w	r3, r3, #3
 8000b4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	VADC_G1->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 8000b50:	4aab      	ldr	r2, [pc, #684]	; (8000e00 <adc_init+0x338>)
 8000b52:	4bab      	ldr	r3, [pc, #684]	; (8000e00 <adc_init+0x338>)
 8000b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b58:	f043 0303 	orr.w	r3, r3, #3
 8000b5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	VADC_G2->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 8000b60:	4aa8      	ldr	r2, [pc, #672]	; (8000e04 <adc_init+0x33c>)
 8000b62:	4ba8      	ldr	r3, [pc, #672]	; (8000e04 <adc_init+0x33c>)
 8000b64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b68:	f043 0303 	orr.w	r3, r3, #3
 8000b6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/*StartUp Calibration*/
	VADC->GLOBCFG |= ENABLE << VADC_GLOBCFG_SUCAL_POS;
 8000b70:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8000b74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/*Wait for calibration to finish*/
	while ((VADC_G0->ARBCFG & VADC_ARBCFG_CAL_MSK) && (VADC_G1->ARBCFG & VADC_ARBCFG_CAL_MSK) && (VADC_G2->ARBCFG & VADC_ARBCFG_CAL_MSK))
 8000b84:	bf00      	nop
 8000b86:	4b9d      	ldr	r3, [pc, #628]	; (8000dfc <adc_init+0x334>)
 8000b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00d      	beq.n	8000bb0 <adc_init+0xe8>
 8000b94:	4b9a      	ldr	r3, [pc, #616]	; (8000e00 <adc_init+0x338>)
 8000b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d006      	beq.n	8000bb0 <adc_init+0xe8>
 8000ba2:	4b98      	ldr	r3, [pc, #608]	; (8000e04 <adc_init+0x33c>)
 8000ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1ea      	bne.n	8000b86 <adc_init+0xbe>

	/*Configure the conversion kernel*/

	/*Slave SetUp - G1/G2*/
	/*Disable arbitration*/
	VADC_G1->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 8000bb0:	4a93      	ldr	r2, [pc, #588]	; (8000e00 <adc_init+0x338>)
 8000bb2:	4b93      	ldr	r3, [pc, #588]	; (8000e00 <adc_init+0x338>)
 8000bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000bb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000bbc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	VADC_G2->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 8000bc0:	4a90      	ldr	r2, [pc, #576]	; (8000e04 <adc_init+0x33c>)
 8000bc2:	4b90      	ldr	r3, [pc, #576]	; (8000e04 <adc_init+0x33c>)
 8000bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000bc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000bcc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Set maximum priority */
	VADC_G1->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 8000bd0:	4a8b      	ldr	r2, [pc, #556]	; (8000e00 <adc_init+0x338>)
 8000bd2:	4b8b      	ldr	r3, [pc, #556]	; (8000e00 <adc_init+0x338>)
 8000bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000bd8:	f043 0303 	orr.w	r3, r3, #3
 8000bdc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	VADC_G2->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 8000be0:	4a88      	ldr	r2, [pc, #544]	; (8000e04 <adc_init+0x33c>)
 8000be2:	4b88      	ldr	r3, [pc, #544]	; (8000e04 <adc_init+0x33c>)
 8000be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000be8:	f043 0303 	orr.w	r3, r3, #3
 8000bec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	//	/*External Trigger Input Selection - Trigger on Input J (CCU80.SR3)*/
	//	VADC_G1->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XTSEL_POS);
	//	VADC_G2->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XTSEL_POS);

	/*Enable interruption of other running conversions*/
	VADC_G1->ARBPR |= VADC_ARBPR_CSM0_MSK;
 8000bf0:	4a83      	ldr	r2, [pc, #524]	; (8000e00 <adc_init+0x338>)
 8000bf2:	4b83      	ldr	r3, [pc, #524]	; (8000e00 <adc_init+0x338>)
 8000bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	VADC_G2->ARBPR |= VADC_ARBPR_CSM0_MSK;
 8000c00:	4a80      	ldr	r2, [pc, #512]	; (8000e04 <adc_init+0x33c>)
 8000c02:	4b80      	ldr	r3, [pc, #512]	; (8000e04 <adc_init+0x33c>)
 8000c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Enable arbitration*/
	VADC_G1->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 8000c10:	4a7b      	ldr	r2, [pc, #492]	; (8000e00 <adc_init+0x338>)
 8000c12:	4b7b      	ldr	r3, [pc, #492]	; (8000e00 <adc_init+0x338>)
 8000c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c1c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	VADC_G2->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 8000c20:	4a78      	ldr	r2, [pc, #480]	; (8000e04 <adc_init+0x33c>)
 8000c22:	4b78      	ldr	r3, [pc, #480]	; (8000e04 <adc_init+0x33c>)
 8000c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c2c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Master SetUp - G0*/
	/*Disable arbitration*/
	VADC_G0->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 8000c30:	4a72      	ldr	r2, [pc, #456]	; (8000dfc <adc_init+0x334>)
 8000c32:	4b72      	ldr	r3, [pc, #456]	; (8000dfc <adc_init+0x334>)
 8000c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c3c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Set maximum priority */
	VADC_G0->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 8000c40:	4a6e      	ldr	r2, [pc, #440]	; (8000dfc <adc_init+0x334>)
 8000c42:	4b6e      	ldr	r3, [pc, #440]	; (8000dfc <adc_init+0x334>)
 8000c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c48:	f043 0303 	orr.w	r3, r3, #3
 8000c4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Enable writing in TMEN - Timer mode for equidistant sampling enabled*/
	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_TMWC_POS) | (ENABLE << VADC_QCTRL0_TMEN_POS);
 8000c50:	4a6a      	ldr	r2, [pc, #424]	; (8000dfc <adc_init+0x334>)
 8000c52:	4b6a      	ldr	r3, [pc, #424]	; (8000dfc <adc_init+0x334>)
 8000c54:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000c58:	f043 4310 	orr.w	r3, r3, #2415919104	; 0x90000000
 8000c5c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	/*Enable writing in XTMODE and XTSEL */
	/*Trigger Operating Mode - Trigger event upon any edge*/
	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTMODE_ANY_MSK << VADC_QCTRL0_XTMODE_POS);
 8000c60:	4a66      	ldr	r2, [pc, #408]	; (8000dfc <adc_init+0x334>)
 8000c62:	4b66      	ldr	r3, [pc, #408]	; (8000dfc <adc_init+0x334>)
 8000c64:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000c68:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000c6c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	/*External Trigger Input Selection - Trigger on Input J (CCU80.SR3)*/
	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XTSEL_POS);
 8000c70:	4a62      	ldr	r2, [pc, #392]	; (8000dfc <adc_init+0x334>)
 8000c72:	4b62      	ldr	r3, [pc, #392]	; (8000dfc <adc_init+0x334>)
 8000c74:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8000c78:	f443 4309 	orr.w	r3, r3, #35072	; 0x8900
 8000c7c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	/*Configure the Queue Mode*/
	/*Enable Gate - Conversion requests are issued if a valid conversion request is pending in the queue 0 register or in the backup register*/
	VADC_G0->QMR0 |= VADC_QMR0_ENGT_MSK;
 8000c80:	4a5e      	ldr	r2, [pc, #376]	; (8000dfc <adc_init+0x334>)
 8000c82:	4b5e      	ldr	r3, [pc, #376]	; (8000dfc <adc_init+0x334>)
 8000c84:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

	/*Enable External Trigger - The selected edge at the selected trigger input signal REQTR generates the trigger event*/
	VADC_G0->QMR0 |= VADC_QMR0_ENTR_MSK;
 8000c90:	4a5a      	ldr	r2, [pc, #360]	; (8000dfc <adc_init+0x334>)
 8000c92:	4b5a      	ldr	r3, [pc, #360]	; (8000dfc <adc_init+0x334>)
 8000c94:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8000c98:	f043 0304 	orr.w	r3, r3, #4
 8000c9c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

	/*Enable arbitration*/
	VADC_G0->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 8000ca0:	4a56      	ldr	r2, [pc, #344]	; (8000dfc <adc_init+0x334>)
 8000ca2:	4b56      	ldr	r3, [pc, #344]	; (8000dfc <adc_init+0x334>)
 8000ca4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000ca8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000cac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Channel configuration*/
	/*Set Channel 0 as priority channel*/
	VADC_G0->CHASS |= VADC_CHASS_ASSCH0_MSK;
 8000cb0:	4a52      	ldr	r2, [pc, #328]	; (8000dfc <adc_init+0x334>)
 8000cb2:	4b52      	ldr	r3, [pc, #328]	; (8000dfc <adc_init+0x334>)
 8000cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	VADC_G1->CHASS |= VADC_CHASS_ASSCH0_MSK;
 8000cc0:	4a4f      	ldr	r2, [pc, #316]	; (8000e00 <adc_init+0x338>)
 8000cc2:	4b4f      	ldr	r3, [pc, #316]	; (8000e00 <adc_init+0x338>)
 8000cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	VADC_G2->CHASS |= VADC_CHASS_ASSCH0_MSK;
 8000cd0:	4a4c      	ldr	r2, [pc, #304]	; (8000e04 <adc_init+0x33c>)
 8000cd2:	4b4c      	ldr	r3, [pc, #304]	; (8000e04 <adc_init+0x33c>)
 8000cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/*Convert G1CH3 into CH0 with ALIAS*/
	VADC_G1->ALIAS |= 3U << VADC_ALIAS_ALIAS0_POS;
 8000ce0:	4a47      	ldr	r2, [pc, #284]	; (8000e00 <adc_init+0x338>)
 8000ce2:	4b47      	ldr	r3, [pc, #284]	; (8000e00 <adc_init+0x338>)
 8000ce4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000ce8:	f043 0303 	orr.w	r3, r3, #3
 8000cec:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

	/*Channel Control - Request a synchronized conversion of this channel (only taken into account for a master)*/
	VADC_G0->CHCTR[0] |= VADC_CHCTR_SYNC_MSK;
 8000cf0:	4a42      	ldr	r2, [pc, #264]	; (8000dfc <adc_init+0x334>)
 8000cf2:	4b42      	ldr	r3, [pc, #264]	; (8000dfc <adc_init+0x334>)
 8000cf4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000cf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cfc:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	/*Use GLOBAL class0 configuration*/
	VADC_G0->CHCTR[0] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 8000d00:	4a3e      	ldr	r2, [pc, #248]	; (8000dfc <adc_init+0x334>)
 8000d02:	4b3e      	ldr	r3, [pc, #248]	; (8000dfc <adc_init+0x334>)
 8000d04:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	/*Register used to store results 0-15*/
	VADC_G0->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 8000d10:	4a3a      	ldr	r2, [pc, #232]	; (8000dfc <adc_init+0x334>)
 8000d12:	4b3a      	ldr	r3, [pc, #232]	; (8000dfc <adc_init+0x334>)
 8000d14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d1c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	VADC_G1->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 8000d20:	4a37      	ldr	r2, [pc, #220]	; (8000e00 <adc_init+0x338>)
 8000d22:	4b37      	ldr	r3, [pc, #220]	; (8000e00 <adc_init+0x338>)
 8000d24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d2c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	VADC_G2->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 8000d30:	4a34      	ldr	r2, [pc, #208]	; (8000e04 <adc_init+0x33c>)
 8000d32:	4b34      	ldr	r3, [pc, #208]	; (8000e04 <adc_init+0x33c>)
 8000d34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d3c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	/*----Channel to be converted									*/
	/*Enable Source Interrupt - (x << VADC_G_QINR0_REQCHNR_Pos)		*/
	/*External Trigger - VADC_QINR0_EXTR_MSK						*/
	/*Automatic refill - VADC_QINR0_RF_MSK							*/
	/*End of conversion trigger - VADC_QINR0_ENSI_MSK				*/
	VADC_G0->QINR0 |= (0U << VADC_G_QINR0_REQCHNR_Pos) | VADC_QINR0_RF_MSK | VADC_QINR0_EXTR_MSK | VADC_QINR0_ENSI_MSK;
 8000d40:	4a2e      	ldr	r2, [pc, #184]	; (8000dfc <adc_init+0x334>)
 8000d42:	4b2e      	ldr	r3, [pc, #184]	; (8000dfc <adc_init+0x334>)
 8000d44:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8000d48:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8000d4c:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
	;

	/*Configure master and slave channels*/
	/*Power down the VADC */
	VADC_G0->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 8000d50:	4a2a      	ldr	r2, [pc, #168]	; (8000dfc <adc_init+0x334>)
 8000d52:	4b2a      	ldr	r3, [pc, #168]	; (8000dfc <adc_init+0x334>)
 8000d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d58:	f023 0303 	bic.w	r3, r3, #3
 8000d5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	VADC_G1->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 8000d60:	4a27      	ldr	r2, [pc, #156]	; (8000e00 <adc_init+0x338>)
 8000d62:	4b27      	ldr	r3, [pc, #156]	; (8000e00 <adc_init+0x338>)
 8000d64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d68:	f023 0303 	bic.w	r3, r3, #3
 8000d6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	VADC_G2->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 8000d70:	4a24      	ldr	r2, [pc, #144]	; (8000e04 <adc_init+0x33c>)
 8000d72:	4b24      	ldr	r3, [pc, #144]	; (8000e04 <adc_init+0x33c>)
 8000d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d78:	f023 0303 	bic.w	r3, r3, #3
 8000d7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/*G0 â€“ master; G1, G2 â€“ slaves */
	VADC_G1->SYNCTR |= VADC_SYNCTR_STSEL_CL1_MSK;
 8000d80:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <adc_init+0x338>)
 8000d82:	4b1f      	ldr	r3, [pc, #124]	; (8000e00 <adc_init+0x338>)
 8000d84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	VADC_G2->SYNCTR |= VADC_SYNCTR_STSEL_CL1_MSK;
 8000d90:	4a1c      	ldr	r2, [pc, #112]	; (8000e04 <adc_init+0x33c>)
 8000d92:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <adc_init+0x33c>)
 8000d94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

	/*Evaluate Ready Input Rx - EVALR1*/
	VADC_G0->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 8000da0:	4a16      	ldr	r2, [pc, #88]	; (8000dfc <adc_init+0x334>)
 8000da2:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <adc_init+0x334>)
 8000da4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000da8:	f043 0310 	orr.w	r3, r3, #16
 8000dac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	VADC_G1->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 8000db0:	4a13      	ldr	r2, [pc, #76]	; (8000e00 <adc_init+0x338>)
 8000db2:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <adc_init+0x338>)
 8000db4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000db8:	f043 0310 	orr.w	r3, r3, #16
 8000dbc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	VADC_G2->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 8000dc0:	4a10      	ldr	r2, [pc, #64]	; (8000e04 <adc_init+0x33c>)
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <adc_init+0x33c>)
 8000dc4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000dc8:	f043 0310 	orr.w	r3, r3, #16
 8000dcc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

	/*Power on the VADC*/
	VADC_G0->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 8000dd0:	4a0a      	ldr	r2, [pc, #40]	; (8000dfc <adc_init+0x334>)
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <adc_init+0x334>)
 8000dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dd8:	f043 0303 	orr.w	r3, r3, #3
 8000ddc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/*Result Register - Service Request Generation Enable*/
	VADC_G0->RCR[1] = VADC_GxRCRy_SRGEN_MSK;
 8000de0:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <adc_init+0x334>)
 8000de2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000de6:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284

	/*Routes the corresponding event trigger from RESULT group to G0_CH2*/
	VADC_G0->REVNP0 |= (VADC_REVNP0_REV0NP_L2G0_MSK << 4U);
 8000dea:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <adc_init+0x334>)
 8000dec:	e00c      	b.n	8000e08 <adc_init+0x340>
 8000dee:	bf00      	nop
 8000df0:	48028e00 	.word	0x48028e00
 8000df4:	50004600 	.word	0x50004600
 8000df8:	50004400 	.word	0x50004400
 8000dfc:	40004400 	.word	0x40004400
 8000e00:	40004800 	.word	0x40004800
 8000e04:	40004c00 	.word	0x40004c00
 8000e08:	4b35      	ldr	r3, [pc, #212]	; (8000ee0 <adc_init+0x418>)
 8000e0a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000e0e:	f043 0320 	orr.w	r3, r3, #32
 8000e12:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0

	/*AutoScan for V_mot & V_log*/

	/*Pin Set up*/
	PORT15->IOCR4 |= (INPUT_PULL_UP_MSK << PORT15_IOCR4_PC6_Pos);	 // P15.6 - G2CH6				-Vmot
 8000e16:	4a33      	ldr	r2, [pc, #204]	; (8000ee4 <adc_init+0x41c>)
 8000e18:	4b32      	ldr	r3, [pc, #200]	; (8000ee4 <adc_init+0x41c>)
 8000e1a:	695b      	ldr	r3, [r3, #20]
 8000e1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e20:	6153      	str	r3, [r2, #20]
	PORT14->IOCR12 |= (INPUT_PULL_UP_MSK << PORT14_IOCR12_PC14_Pos); // P14.14- G1CH6				-Vlog
 8000e22:	4a31      	ldr	r2, [pc, #196]	; (8000ee8 <adc_init+0x420>)
 8000e24:	4b30      	ldr	r3, [pc, #192]	; (8000ee8 <adc_init+0x420>)
 8000e26:	69db      	ldr	r3, [r3, #28]
 8000e28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e2c:	61d3      	str	r3, [r2, #28]

	/*Channel Select*/
	VADC_G1->ASSEL |= (ENABLE << VADC_ASSEL_CHSEL6_POS);
 8000e2e:	4a2f      	ldr	r2, [pc, #188]	; (8000eec <adc_init+0x424>)
 8000e30:	4b2e      	ldr	r3, [pc, #184]	; (8000eec <adc_init+0x424>)
 8000e32:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e3a:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
	VADC_G2->ASSEL |= (ENABLE << VADC_ASSEL_CHSEL6_POS);
 8000e3e:	4a2c      	ldr	r2, [pc, #176]	; (8000ef0 <adc_init+0x428>)
 8000e40:	4b2b      	ldr	r3, [pc, #172]	; (8000ef0 <adc_init+0x428>)
 8000e42:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e4a:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128

	/*Define load event*/
	VADC_G1->ASMR |= VADC_ASMR_SCAN_MSK | VADC_ASMR_ENGT_MSK | VADC_ASMR_LDEV_MSK;
 8000e4e:	4a27      	ldr	r2, [pc, #156]	; (8000eec <adc_init+0x424>)
 8000e50:	4b26      	ldr	r3, [pc, #152]	; (8000eec <adc_init+0x424>)
 8000e52:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000e56:	f443 7304 	orr.w	r3, r3, #528	; 0x210
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
	VADC_G2->ASMR |= VADC_ASMR_SCAN_MSK | VADC_ASMR_ENGT_MSK | VADC_ASMR_LDEV_MSK;
 8000e62:	4a23      	ldr	r2, [pc, #140]	; (8000ef0 <adc_init+0x428>)
 8000e64:	4b22      	ldr	r3, [pc, #136]	; (8000ef0 <adc_init+0x428>)
 8000e66:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8000e6a:	f443 7304 	orr.w	r3, r3, #528	; 0x210
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

	/*Conversion configuration to use global 0 settings*/
	VADC_G1->CHCTR[6] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 8000e76:	4a1d      	ldr	r2, [pc, #116]	; (8000eec <adc_init+0x424>)
 8000e78:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <adc_init+0x424>)
 8000e7a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000e7e:	f043 0302 	orr.w	r3, r3, #2
 8000e82:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
	VADC_G2->CHCTR[6] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 8000e86:	4a1a      	ldr	r2, [pc, #104]	; (8000ef0 <adc_init+0x428>)
 8000e88:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <adc_init+0x428>)
 8000e8a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218

	/*Enable Arbitration*/
	VADC_G1->ARBPR |= (ENABLE << VADC_ARBPR_ASEN1_POS);
 8000e96:	4a15      	ldr	r2, [pc, #84]	; (8000eec <adc_init+0x424>)
 8000e98:	4b14      	ldr	r3, [pc, #80]	; (8000eec <adc_init+0x424>)
 8000e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000e9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ea2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	VADC_G2->ARBPR |= (ENABLE << VADC_ARBPR_ASEN1_POS);
 8000ea6:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <adc_init+0x428>)
 8000ea8:	4b11      	ldr	r3, [pc, #68]	; (8000ef0 <adc_init+0x428>)
 8000eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000eae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eb2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	/*Registers to store results 0-15*/
	VADC_G1->CHCTR[6] |= (14U << VADC_G_CHCTR_RESREG_Pos);
 8000eb6:	4a0d      	ldr	r2, [pc, #52]	; (8000eec <adc_init+0x424>)
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <adc_init+0x424>)
 8000eba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000ebe:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000ec2:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
	VADC_G2->CHCTR[6] |= (14U << VADC_G_CHCTR_RESREG_Pos);
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <adc_init+0x428>)
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <adc_init+0x428>)
 8000eca:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000ece:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000ed2:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
}
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40004400 	.word	0x40004400
 8000ee4:	48028f00 	.word	0x48028f00
 8000ee8:	48028e00 	.word	0x48028e00
 8000eec:	40004800 	.word	0x40004800
 8000ef0:	40004c00 	.word	0x40004c00

08000ef4 <interrupt_vadc_init>:

void interrupt_vadc_init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	/*  Reset CCU80 */
	SCU_RESET->PRSET0 |= SCU_RESET_PRSET0_CCU80RS_Msk;
 8000ef8:	4a3d      	ldr	r2, [pc, #244]	; (8000ff0 <interrupt_vadc_init+0xfc>)
 8000efa:	4b3d      	ldr	r3, [pc, #244]	; (8000ff0 <interrupt_vadc_init+0xfc>)
 8000efc:	691b      	ldr	r3, [r3, #16]
 8000efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f02:	6113      	str	r3, [r2, #16]

	/* Clear reset of CCU80 */
	SCU_RESET->PRCLR0 |= SCU_RESET_PRCLR0_CCU80RS_Msk;
 8000f04:	4a3a      	ldr	r2, [pc, #232]	; (8000ff0 <interrupt_vadc_init+0xfc>)
 8000f06:	4b3a      	ldr	r3, [pc, #232]	; (8000ff0 <interrupt_vadc_init+0xfc>)
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f0e:	6153      	str	r3, [r2, #20]

	/* Enable CCU8 via clkset */
	SCU_CLK->CLKSET |= SCU_CLK_CLKSET_CCUCEN_Msk;
 8000f10:	4a38      	ldr	r2, [pc, #224]	; (8000ff4 <interrupt_vadc_init+0x100>)
 8000f12:	4b38      	ldr	r3, [pc, #224]	; (8000ff4 <interrupt_vadc_init+0x100>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f043 0310 	orr.w	r3, r3, #16
 8000f1a:	6053      	str	r3, [r2, #4]

	/* Enable prescaler */
	CCU80->GIDLC |= CCU8_GIDLC_SPRB_Msk;
 8000f1c:	4a36      	ldr	r2, [pc, #216]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f1e:	4b36      	ldr	r3, [pc, #216]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f26:	60d3      	str	r3, [r2, #12]

	/*Set timer to center aligned mode */
	CCU80_CC83->TC |= (uint32_t)(CCU8_CC8_TC_TCM_Msk);
 8000f28:	4a34      	ldr	r2, [pc, #208]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f2a:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6153      	str	r3, [r2, #20]

	/*SHADOW:Define the period value of Compare Channel 1 */
	CCU80_CC83->PRS |= (uint32_t)(CCU8_CC8_PRS_PR_Value << CCU8_CC8_PR_PR_Pos);
 8000f34:	4a31      	ldr	r2, [pc, #196]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f36:	4b31      	ldr	r3, [pc, #196]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f3a:	f443 6361 	orr.w	r3, r3, #3600	; 0xe10
 8000f3e:	6353      	str	r3, [r2, #52]	; 0x34

	/*SHADOW:Define the compare value of Compare Channel 1 */
	CCU80_CC83->CR1S |= (uint32_t)(CCU80_CC83_CR_Value << CCU8_CC8_CR1_CR1_Pos);
 8000f40:	4a2e      	ldr	r2, [pc, #184]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f42:	4b2e      	ldr	r3, [pc, #184]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f46:	f043 0332 	orr.w	r3, r3, #50	; 0x32
 8000f4a:	63d3      	str	r3, [r2, #60]	; 0x3c

	/*Request shadow transfer  */
	CCU80->GCSS |= (CCU8_GCSS_S3SE_Msk);
 8000f4c:	4a2a      	ldr	r2, [pc, #168]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f4e:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f50:	691b      	ldr	r3, [r3, #16]
 8000f52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f56:	6113      	str	r3, [r2, #16]

	/*Enable CC80*/
	CCU80->GIDLC |= (CCU8_GIDLC_CS3I_Msk);
 8000f58:	4a27      	ldr	r2, [pc, #156]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f5a:	4b27      	ldr	r3, [pc, #156]	; (8000ff8 <interrupt_vadc_init+0x104>)
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	f043 0308 	orr.w	r3, r3, #8
 8000f62:	60d3      	str	r3, [r2, #12]

	/*Clear the timer run bit(TRBC) and timer (TCC) */
	CCU80_CC83->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_Msk);
 8000f64:	4a25      	ldr	r2, [pc, #148]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f66:	4b25      	ldr	r3, [pc, #148]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	f043 0301 	orr.w	r3, r3, #1
 8000f6e:	6113      	str	r3, [r2, #16]
	CCU80_CC83->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_Msk);
 8000f70:	4a22      	ldr	r2, [pc, #136]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f72:	4b22      	ldr	r3, [pc, #136]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	f043 0302 	orr.w	r3, r3, #2
 8000f7a:	6113      	str	r3, [r2, #16]

	/* Use IN_H for Event 0 on Rising edge
	 * Set start on EVENT 0 on Rising edge
	 */
	CCU80_CC83->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_Pos;
 8000f7c:	4a1f      	ldr	r2, [pc, #124]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f7e:	4b1f      	ldr	r3, [pc, #124]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f043 0307 	orr.w	r3, r3, #7
 8000f86:	6013      	str	r3, [r2, #0]
	CCU80_CC83->INS |= ACTIVE_ON_RISING_EDGE << CCU8_CC8_INS_EV0EM_Pos;
 8000f88:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f8a:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f92:	6013      	str	r3, [r2, #0]
	CCU80_CC83->CMC |= ENABLE << CCU8_CC8_CMC_STRTS_Pos;
 8000f94:	4a19      	ldr	r2, [pc, #100]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f96:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6053      	str	r3, [r2, #4]
	//	CCU80_CC83->INS  |=  15 << CCU8_CC8_INS_EV2IS_Pos;   		//which input is used -> input CC80.IN3P
	//	CCU80_CC83->INS  &=  ~CCU8_CC8_INS_EV2EM_Msk;	 			// clear event active on rising edge
	//	CCU80_CC83->INS  |=  ENABLE  << CCU8_CC8_INS_EV2EM_Pos;	 	// set event active on rising edge

	/*Enables the Channel 1 compare match while counting down interrupt*/
	CCU80_CC83->INTE |= ENABLE << CCU8_CC8_INTE_CMD1E_Pos;
 8000fa0:	4a16      	ldr	r2, [pc, #88]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000fa2:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000fa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000fa8:	f043 0308 	orr.w	r3, r3, #8
 8000fac:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4

	/*The interrupt generated by compare match of channel 1 is forwarded to CC8ySR3*/
	CCU80_CC83->SRS |= CCU8_SRS_CM1SR_SR3_MSK << CCU8_SRS_CM1SR_POS;
 8000fb0:	4a12      	ldr	r2, [pc, #72]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000fb2:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <interrupt_vadc_init+0x108>)
 8000fb4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000fb8:	f043 030c 	orr.w	r3, r3, #12
 8000fbc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

	/*Enable the VADC G0 Line 2 interrupt*/
	NVIC_ClearPendingIRQ(VADC0_G0_2_IRQn);
 8000fc0:	2014      	movs	r0, #20
 8000fc2:	f7ff fd39 	bl	8000a38 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(VADC0_G0_2_IRQn);
 8000fc6:	2014      	movs	r0, #20
 8000fc8:	f7ff fd1a 	bl	8000a00 <__NVIC_EnableIRQ>

	/*Set priority level for VADC to 1(second highest)*/
	NVIC_SetPriority(VADC0_G0_2_IRQn, 1U);
 8000fcc:	2014      	movs	r0, #20
 8000fce:	2101      	movs	r1, #1
 8000fd0:	f7ff fd50 	bl	8000a74 <__NVIC_SetPriority>
	//	NVIC_EnableIRQ(VADC0_G2_2_IRQn);
	//
	//	/*Set priority level for VADC to 1(second highest)*/
	//	NVIC_SetPriority(VADC0_G2_2_IRQn, 10U);

	SCU_GENERAL->CCUCON |= SCU_GENERAL_CCUCON_GSC80_Msk;
 8000fd4:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <interrupt_vadc_init+0x10c>)
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <interrupt_vadc_init+0x10c>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fde:	64d3      	str	r3, [r2, #76]	; 0x4c
	SCU_GENERAL->CCUCON &= ~SCU_GENERAL_CCUCON_GSC80_Msk;
 8000fe0:	4a07      	ldr	r2, [pc, #28]	; (8001000 <interrupt_vadc_init+0x10c>)
 8000fe2:	4b07      	ldr	r3, [pc, #28]	; (8001000 <interrupt_vadc_init+0x10c>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fea:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	50004400 	.word	0x50004400
 8000ff4:	50004600 	.word	0x50004600
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40020400 	.word	0x40020400
 8001000:	50004000 	.word	0x50004000

08001004 <read_currents>:
	Read currents from VADC
	abc RES[1] | u_mot u_log RES[14]
	'a' is too noisy => computed form 'bc'
*/
void read_currents(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
	ia = (VADC_G0->RES[1] & 0xFFFF) * 16 - offset_ia; // 16 bit value -- INVERTED
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <read_currents+0x78>)
 800100a:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 800100e:	b29b      	uxth	r3, r3
 8001010:	011b      	lsls	r3, r3, #4
 8001012:	b29a      	uxth	r2, r3
 8001014:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <read_currents+0x7c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	b29b      	uxth	r3, r3
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	b29b      	uxth	r3, r3
 800101e:	b29a      	uxth	r2, r3
 8001020:	4b18      	ldr	r3, [pc, #96]	; (8001084 <read_currents+0x80>)
 8001022:	801a      	strh	r2, [r3, #0]
	ib = (VADC_G1->RES[1] & 0xFFFF) * 16 - offset_ib; // 16 bit value
 8001024:	4b18      	ldr	r3, [pc, #96]	; (8001088 <read_currents+0x84>)
 8001026:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 800102a:	b29b      	uxth	r3, r3
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	b29a      	uxth	r2, r3
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <read_currents+0x88>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	b29b      	uxth	r3, r3
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	b29b      	uxth	r3, r3
 800103a:	b29a      	uxth	r2, r3
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <read_currents+0x8c>)
 800103e:	801a      	strh	r2, [r3, #0]
	ic = (VADC_G2->RES[1] & 0xFFFF) * 16 - offset_ic; // 16 bit value
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <read_currents+0x90>)
 8001042:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8001046:	b29b      	uxth	r3, r3
 8001048:	011b      	lsls	r3, r3, #4
 800104a:	b29a      	uxth	r2, r3
 800104c:	4b12      	ldr	r3, [pc, #72]	; (8001098 <read_currents+0x94>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	b29b      	uxth	r3, r3
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	b29b      	uxth	r3, r3
 8001056:	b29a      	uxth	r2, r3
 8001058:	4b10      	ldr	r3, [pc, #64]	; (800109c <read_currents+0x98>)
 800105a:	801a      	strh	r2, [r3, #0]
//	ia = (-ib - ic);								  // TOO NOISY

	u_mot_dig = (VADC_G2->RES[14] & 0xFFFF); // 12 bit value
 800105c:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <read_currents+0x90>)
 800105e:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8001062:	b29b      	uxth	r3, r3
 8001064:	4a0e      	ldr	r2, [pc, #56]	; (80010a0 <read_currents+0x9c>)
 8001066:	6013      	str	r3, [r2, #0]
	u_log_dig = (VADC_G1->RES[14] & 0xFFFF); // 12 bit value
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <read_currents+0x84>)
 800106a:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800106e:	b29b      	uxth	r3, r3
 8001070:	4a0c      	ldr	r2, [pc, #48]	; (80010a4 <read_currents+0xa0>)
 8001072:	6013      	str	r3, [r2, #0]

	// ia_32 = ia;
	// ib_32 = ib;
	// ic_32 = ic;
}
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40004400 	.word	0x40004400
 8001080:	1fff06a0 	.word	0x1fff06a0
 8001084:	1fff0684 	.word	0x1fff0684
 8001088:	40004800 	.word	0x40004800
 800108c:	1fff0670 	.word	0x1fff0670
 8001090:	1fff067c 	.word	0x1fff067c
 8001094:	40004c00 	.word	0x40004c00
 8001098:	1fff0678 	.word	0x1fff0678
 800109c:	1fff06a4 	.word	0x1fff06a4
 80010a0:	1fff0698 	.word	0x1fff0698
 80010a4:	1fff0680 	.word	0x1fff0680

080010a8 <compute_u_mot>:
 * For Micrium display
 * Compute 12bit value of u_mot into volts
 * u_mot_max = 100V
 */
void compute_u_mot(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	u_mot = u_mot_dig * 0.0245;
 80010ac:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <compute_u_mot+0x40>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f003 fae1 	bl	8004678 <__aeabi_i2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	a308      	add	r3, pc, #32	; (adr r3, 80010e0 <compute_u_mot+0x38>)
 80010c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c4:	f003 fb3e 	bl	8004744 <__aeabi_dmul>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4610      	mov	r0, r2
 80010ce:	4619      	mov	r1, r3
 80010d0:	f003 fd4a 	bl	8004b68 <__aeabi_d2f>
 80010d4:	4602      	mov	r2, r0
 80010d6:	4b05      	ldr	r3, [pc, #20]	; (80010ec <compute_u_mot+0x44>)
 80010d8:	601a      	str	r2, [r3, #0]
}
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	f3af 8000 	nop.w
 80010e0:	2b020c4a 	.word	0x2b020c4a
 80010e4:	3f991687 	.word	0x3f991687
 80010e8:	1fff0698 	.word	0x1fff0698
 80010ec:	1fff0694 	.word	0x1fff0694

080010f0 <compute_u_log>:
 * For Micrium display
 * Compute the 12bit value of u_log into volts
 * u_log_max = 50V
 */
void compute_u_log(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	u_log = u_log_dig * 0.01327;
 80010f4:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <compute_u_log+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f003 fabd 	bl	8004678 <__aeabi_i2d>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	a308      	add	r3, pc, #32	; (adr r3, 8001128 <compute_u_log+0x38>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f003 fb1a 	bl	8004744 <__aeabi_dmul>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f003 fd26 	bl	8004b68 <__aeabi_d2f>
 800111c:	4602      	mov	r2, r0
 800111e:	4b05      	ldr	r3, [pc, #20]	; (8001134 <compute_u_log+0x44>)
 8001120:	601a      	str	r2, [r3, #0]
}
 8001122:	bd80      	pop	{r7, pc}
 8001124:	f3af 8000 	nop.w
 8001128:	4024b33e 	.word	0x4024b33e
 800112c:	3f8b2d4d 	.word	0x3f8b2d4d
 8001130:	1fff0680 	.word	0x1fff0680
 8001134:	1fff0674 	.word	0x1fff0674

08001138 <compute_currents>:
/*
 * For Micrium read
 * I_pos = 40A | I_neg = -40A
 */
void compute_currents(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
	ia_a = (float_t)(ia + 32768) / 65535.0 * 80.0 - 40.0;
 800113c:	4b64      	ldr	r3, [pc, #400]	; (80012d0 <compute_currents+0x198>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	b21b      	sxth	r3, r3
 8001142:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114e:	ee17 0a90 	vmov	r0, s15
 8001152:	f003 faa3 	bl	800469c <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	4610      	mov	r0, r2
 800115c:	4619      	mov	r1, r3
 800115e:	a35a      	add	r3, pc, #360	; (adr r3, 80012c8 <compute_currents+0x190>)
 8001160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001164:	f003 fc18 	bl	8004998 <__aeabi_ddiv>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4610      	mov	r0, r2
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b57      	ldr	r3, [pc, #348]	; (80012d4 <compute_currents+0x19c>)
 8001176:	f003 fae5 	bl	8004744 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b54      	ldr	r3, [pc, #336]	; (80012d8 <compute_currents+0x1a0>)
 8001188:	f003 f928 	bl	80043dc <__aeabi_dsub>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f003 fce8 	bl	8004b68 <__aeabi_d2f>
 8001198:	4602      	mov	r2, r0
 800119a:	4b50      	ldr	r3, [pc, #320]	; (80012dc <compute_currents+0x1a4>)
 800119c:	601a      	str	r2, [r3, #0]
	ib_a = (float_t)(ib + 32768) / 65535.0 * 80.0 - 40.0;
 800119e:	4b50      	ldr	r3, [pc, #320]	; (80012e0 <compute_currents+0x1a8>)
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b0:	ee17 0a90 	vmov	r0, s15
 80011b4:	f003 fa72 	bl	800469c <__aeabi_f2d>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	a341      	add	r3, pc, #260	; (adr r3, 80012c8 <compute_currents+0x190>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f003 fbe7 	bl	8004998 <__aeabi_ddiv>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4610      	mov	r0, r2
 80011d0:	4619      	mov	r1, r3
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	4b3f      	ldr	r3, [pc, #252]	; (80012d4 <compute_currents+0x19c>)
 80011d8:	f003 fab4 	bl	8004744 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4610      	mov	r0, r2
 80011e2:	4619      	mov	r1, r3
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4b3b      	ldr	r3, [pc, #236]	; (80012d8 <compute_currents+0x1a0>)
 80011ea:	f003 f8f7 	bl	80043dc <__aeabi_dsub>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f003 fcb7 	bl	8004b68 <__aeabi_d2f>
 80011fa:	4602      	mov	r2, r0
 80011fc:	4b39      	ldr	r3, [pc, #228]	; (80012e4 <compute_currents+0x1ac>)
 80011fe:	601a      	str	r2, [r3, #0]
	ic_a = (float_t)(ic + 32768) / 65535.0 * 80.0 - 40.0;
 8001200:	4b39      	ldr	r3, [pc, #228]	; (80012e8 <compute_currents+0x1b0>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	b21b      	sxth	r3, r3
 8001206:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800120a:	ee07 3a90 	vmov	s15, r3
 800120e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001212:	ee17 0a90 	vmov	r0, s15
 8001216:	f003 fa41 	bl	800469c <__aeabi_f2d>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	a329      	add	r3, pc, #164	; (adr r3, 80012c8 <compute_currents+0x190>)
 8001224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001228:	f003 fbb6 	bl	8004998 <__aeabi_ddiv>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4610      	mov	r0, r2
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	4b26      	ldr	r3, [pc, #152]	; (80012d4 <compute_currents+0x19c>)
 800123a:	f003 fa83 	bl	8004744 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4610      	mov	r0, r2
 8001244:	4619      	mov	r1, r3
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	4b23      	ldr	r3, [pc, #140]	; (80012d8 <compute_currents+0x1a0>)
 800124c:	f003 f8c6 	bl	80043dc <__aeabi_dsub>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	f003 fc86 	bl	8004b68 <__aeabi_d2f>
 800125c:	4602      	mov	r2, r0
 800125e:	4b23      	ldr	r3, [pc, #140]	; (80012ec <compute_currents+0x1b4>)
 8001260:	601a      	str	r2, [r3, #0]
	iq_a = (float_t)(i_q + 32768) / 65535.0 * 80.0 - 40.0;
 8001262:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <compute_currents+0x1b8>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80012f4 <compute_currents+0x1bc>
 800126c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001270:	ee17 0a90 	vmov	r0, s15
 8001274:	f003 fa12 	bl	800469c <__aeabi_f2d>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	a311      	add	r3, pc, #68	; (adr r3, 80012c8 <compute_currents+0x190>)
 8001282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001286:	f003 fb87 	bl	8004998 <__aeabi_ddiv>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <compute_currents+0x19c>)
 8001298:	f003 fa54 	bl	8004744 <__aeabi_dmul>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <compute_currents+0x1a0>)
 80012aa:	f003 f897 	bl	80043dc <__aeabi_dsub>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f003 fc57 	bl	8004b68 <__aeabi_d2f>
 80012ba:	4602      	mov	r2, r0
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <compute_currents+0x1c0>)
 80012be:	601a      	str	r2, [r3, #0]
}
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	f3af 8000 	nop.w
 80012c8:	00000000 	.word	0x00000000
 80012cc:	40efffe0 	.word	0x40efffe0
 80012d0:	1fff0684 	.word	0x1fff0684
 80012d4:	40540000 	.word	0x40540000
 80012d8:	40440000 	.word	0x40440000
 80012dc:	1fff0690 	.word	0x1fff0690
 80012e0:	1fff067c 	.word	0x1fff067c
 80012e4:	1fff069c 	.word	0x1fff069c
 80012e8:	1fff06a4 	.word	0x1fff06a4
 80012ec:	1fff068c 	.word	0x1fff068c
 80012f0:	1fff07a4 	.word	0x1fff07a4
 80012f4:	47000000 	.word	0x47000000
 80012f8:	1fff0688 	.word	0x1fff0688
 80012fc:	f3af 8000 	nop.w

08001300 <pwm_init>:

/*
	Initialize PWM unit
*/
void pwm_init(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
	///*
	// * PWM pins configuration CCU80 - as alter function 3 - CCU80 OUTxy
	// */
	PORT5->IOCR8 |= (GPIO_OUTPUT_ALTER_3 << PORT5_PC11_POS); 			// A_HIGH 	- P5.11 - OUT00 -CCU80
 8001304:	4a98      	ldr	r2, [pc, #608]	; (8001568 <pwm_init+0x268>)
 8001306:	4b98      	ldr	r3, [pc, #608]	; (8001568 <pwm_init+0x268>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	f043 4318 	orr.w	r3, r3, #2550136832	; 0x98000000
 800130e:	6193      	str	r3, [r2, #24]
	PORT5->IOCR8 |= (GPIO_OUTPUT_ALTER_3 << PORT5_PC8_POS);				// A_LOW 	- P5.8  - OUT01 -CCU80
 8001310:	4a95      	ldr	r2, [pc, #596]	; (8001568 <pwm_init+0x268>)
 8001312:	4b95      	ldr	r3, [pc, #596]	; (8001568 <pwm_init+0x268>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	f043 0398 	orr.w	r3, r3, #152	; 0x98
 800131a:	6193      	str	r3, [r2, #24]

	PORT0->IOCR4 |= (GPIO_OUTPUT_ALTER_3 << PORT0_IOCR4_PC4_Pos);		// B_HIGH 	- P5.10 - OUT10 P0.4 alternative -CCU80
 800131c:	4a93      	ldr	r2, [pc, #588]	; (800156c <pwm_init+0x26c>)
 800131e:	4b93      	ldr	r3, [pc, #588]	; (800156c <pwm_init+0x26c>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	f043 0398 	orr.w	r3, r3, #152	; 0x98
 8001326:	6153      	str	r3, [r2, #20]
	PORT2->IOCR12 |=(GPIO_OUTPUT_ALTER_3 << PORT2_PC15_POS);			// B_LOW 	- P2.15 - OUT11 -CCU80
 8001328:	4a91      	ldr	r2, [pc, #580]	; (8001570 <pwm_init+0x270>)
 800132a:	4b91      	ldr	r3, [pc, #580]	; (8001570 <pwm_init+0x270>)
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	f043 4318 	orr.w	r3, r3, #2550136832	; 0x98000000
 8001332:	61d3      	str	r3, [r2, #28]

	PORT5->IOCR8 |= (GPIO_OUTPUT_ALTER_3 << PORT5_PC9_POS);				// C_HIGH 	- P5.9	- OUT20 -CCU80
 8001334:	4a8c      	ldr	r2, [pc, #560]	; (8001568 <pwm_init+0x268>)
 8001336:	4b8c      	ldr	r3, [pc, #560]	; (8001568 <pwm_init+0x268>)
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	f443 4318 	orr.w	r3, r3, #38912	; 0x9800
 800133e:	6193      	str	r3, [r2, #24]
	PORT2->IOCR12 |=(GPIO_OUTPUT_ALTER_3 << PORT2_PC14_POS);			// C_LOW 	- P2.14	- OUT21 -CCU80
 8001340:	4a8b      	ldr	r2, [pc, #556]	; (8001570 <pwm_init+0x270>)
 8001342:	4b8b      	ldr	r3, [pc, #556]	; (8001570 <pwm_init+0x270>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	f443 0318 	orr.w	r3, r3, #9961472	; 0x980000
 800134a:	61d3      	str	r3, [r2, #28]

	PORT1->IOCR12 |= (GPIO_OUTPUT_ALTER_3 << PORT1_IOCR12_PC14_Pos);	//D_HIGH	-P1.14	- OUT10 -CCU81
 800134c:	4a89      	ldr	r2, [pc, #548]	; (8001574 <pwm_init+0x274>)
 800134e:	4b89      	ldr	r3, [pc, #548]	; (8001574 <pwm_init+0x274>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f443 0318 	orr.w	r3, r3, #9961472	; 0x980000
 8001356:	61d3      	str	r3, [r2, #28]
	PORT1->IOCR8 |= (GPIO_OUTPUT_ALTER_3 << PORT1_IOCR8_PC11_Pos);		//D_LOW		-P1.11	- OUT11 -CCU81
 8001358:	4a86      	ldr	r2, [pc, #536]	; (8001574 <pwm_init+0x274>)
 800135a:	4b86      	ldr	r3, [pc, #536]	; (8001574 <pwm_init+0x274>)
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	f043 4318 	orr.w	r3, r3, #2550136832	; 0x98000000
 8001362:	6193      	str	r3, [r2, #24]

	/*
	 * CCU81 Set Up
	 */
	/*  Reset CCU81*/
	SCU_RESET->PRSET0 |= SCU_RESET_PRSET0_CCU81RS_Msk;
 8001364:	4a84      	ldr	r2, [pc, #528]	; (8001578 <pwm_init+0x278>)
 8001366:	4b84      	ldr	r3, [pc, #528]	; (8001578 <pwm_init+0x278>)
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800136e:	6113      	str	r3, [r2, #16]

	/* Clear reset of CCU81 */
	SCU_RESET->PRCLR0 |= SCU_RESET_PRCLR0_CCU81RS_Msk;
 8001370:	4a81      	ldr	r2, [pc, #516]	; (8001578 <pwm_init+0x278>)
 8001372:	4b81      	ldr	r3, [pc, #516]	; (8001578 <pwm_init+0x278>)
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800137a:	6153      	str	r3, [r2, #20]

	/* Enable CCU8 via clkset */
	SCU_CLK->CLKSET |= SCU_CLKSET_CCUCEN_MSK;
 800137c:	4a7f      	ldr	r2, [pc, #508]	; (800157c <pwm_init+0x27c>)
 800137e:	4b7f      	ldr	r3, [pc, #508]	; (800157c <pwm_init+0x27c>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f043 0310 	orr.w	r3, r3, #16
 8001386:	6053      	str	r3, [r2, #4]

	/* Enable prescaler */
	CCU81->GIDLC |= CCU8_GIDLC_SPRB_Msk;
 8001388:	4a7d      	ldr	r2, [pc, #500]	; (8001580 <pwm_init+0x280>)
 800138a:	4b7d      	ldr	r3, [pc, #500]	; (8001580 <pwm_init+0x280>)
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001392:	60d3      	str	r3, [r2, #12]

	/*
	 * Counting Mode - center aligned(0->max->0)
	 */
	CCU80_CC80->TC |= (uint32_t)(CCU8_CC8_TC_TCM_MSK);
 8001394:	4a7b      	ldr	r2, [pc, #492]	; (8001584 <pwm_init+0x284>)
 8001396:	4b7b      	ldr	r3, [pc, #492]	; (8001584 <pwm_init+0x284>)
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6153      	str	r3, [r2, #20]
	CCU80_CC81->TC |= (uint32_t)(CCU8_CC8_TC_TCM_MSK);
 80013a0:	4a79      	ldr	r2, [pc, #484]	; (8001588 <pwm_init+0x288>)
 80013a2:	4b79      	ldr	r3, [pc, #484]	; (8001588 <pwm_init+0x288>)
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	6153      	str	r3, [r2, #20]
	CCU80_CC82->TC |= (uint32_t)(CCU8_CC8_TC_TCM_MSK);
 80013ac:	4a77      	ldr	r2, [pc, #476]	; (800158c <pwm_init+0x28c>)
 80013ae:	4b77      	ldr	r3, [pc, #476]	; (800158c <pwm_init+0x28c>)
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	6153      	str	r3, [r2, #20]
	CCU81_CC81->TC |= (uint32_t)(CCU8_CC8_TC_TCM_MSK);
 80013b8:	4a75      	ldr	r2, [pc, #468]	; (8001590 <pwm_init+0x290>)
 80013ba:	4b75      	ldr	r3, [pc, #468]	; (8001590 <pwm_init+0x290>)
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	6153      	str	r3, [r2, #20]

	/*
	 * Period&Compare channel 1 values configuration
	 */
	CCU80_CC80->PRS |= (uint32_t)(CCU8_CC8_PRS_PR_VALUE);	// Shadow value to timer period PR
 80013c4:	4a6f      	ldr	r2, [pc, #444]	; (8001584 <pwm_init+0x284>)
 80013c6:	4b6f      	ldr	r3, [pc, #444]	; (8001584 <pwm_init+0x284>)
 80013c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ca:	f443 6361 	orr.w	r3, r3, #3600	; 0xe10
 80013ce:	6353      	str	r3, [r2, #52]	; 0x34
	CCU80_CC80->CR1S |= (uint32_t)(CCU8_CC8_CR1_CR1_VALUE); // Shadow value to compare channel 1
 80013d0:	4a6c      	ldr	r2, [pc, #432]	; (8001584 <pwm_init+0x284>)
 80013d2:	4b6c      	ldr	r3, [pc, #432]	; (8001584 <pwm_init+0x284>)
 80013d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d6:	f443 63e1 	orr.w	r3, r3, #1800	; 0x708
 80013da:	63d3      	str	r3, [r2, #60]	; 0x3c

	CCU80_CC81->PRS |= (uint32_t)(CCU8_CC8_PRS_PR_VALUE);
 80013dc:	4a6a      	ldr	r2, [pc, #424]	; (8001588 <pwm_init+0x288>)
 80013de:	4b6a      	ldr	r3, [pc, #424]	; (8001588 <pwm_init+0x288>)
 80013e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e2:	f443 6361 	orr.w	r3, r3, #3600	; 0xe10
 80013e6:	6353      	str	r3, [r2, #52]	; 0x34
	CCU80_CC81->CR1S |= (uint32_t)(CCU8_CC8_CR1_CR1_VALUE);
 80013e8:	4a67      	ldr	r2, [pc, #412]	; (8001588 <pwm_init+0x288>)
 80013ea:	4b67      	ldr	r3, [pc, #412]	; (8001588 <pwm_init+0x288>)
 80013ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ee:	f443 63e1 	orr.w	r3, r3, #1800	; 0x708
 80013f2:	63d3      	str	r3, [r2, #60]	; 0x3c

	CCU80_CC82->PRS |= (uint32_t)(CCU8_CC8_PRS_PR_VALUE);
 80013f4:	4a65      	ldr	r2, [pc, #404]	; (800158c <pwm_init+0x28c>)
 80013f6:	4b65      	ldr	r3, [pc, #404]	; (800158c <pwm_init+0x28c>)
 80013f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fa:	f443 6361 	orr.w	r3, r3, #3600	; 0xe10
 80013fe:	6353      	str	r3, [r2, #52]	; 0x34
	CCU80_CC82->CR1S |= (uint32_t)(CCU8_CC8_CR1_CR1_VALUE);
 8001400:	4a62      	ldr	r2, [pc, #392]	; (800158c <pwm_init+0x28c>)
 8001402:	4b62      	ldr	r3, [pc, #392]	; (800158c <pwm_init+0x28c>)
 8001404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001406:	f443 63e1 	orr.w	r3, r3, #1800	; 0x708
 800140a:	63d3      	str	r3, [r2, #60]	; 0x3c

	CCU81_CC81->PRS |= (uint32_t)(CCU8_CC8_PRS_PR_VALUE);
 800140c:	4a60      	ldr	r2, [pc, #384]	; (8001590 <pwm_init+0x290>)
 800140e:	4b60      	ldr	r3, [pc, #384]	; (8001590 <pwm_init+0x290>)
 8001410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001412:	f443 6361 	orr.w	r3, r3, #3600	; 0xe10
 8001416:	6353      	str	r3, [r2, #52]	; 0x34
	CCU81_CC81->CR1S |= (uint32_t)(CCU8_CC8_CR1_CR1_VALUE);
 8001418:	4a5d      	ldr	r2, [pc, #372]	; (8001590 <pwm_init+0x290>)
 800141a:	4b5d      	ldr	r3, [pc, #372]	; (8001590 <pwm_init+0x290>)
 800141c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800141e:	f443 63e1 	orr.w	r3, r3, #1800	; 0x708
 8001422:	63d3      	str	r3, [r2, #60]	; 0x3c

	/*
	 *  Shadow transfer enable for CCU80_80/81/82    Request shadow transfer
	 */
	CCU80->GCSS |= (CCU8_GCSS_S0SE_MSK | CCU8_GCSS_S1SE_MSK | CCU8_GCSS_S2SE_MSK);
 8001424:	4a5b      	ldr	r2, [pc, #364]	; (8001594 <pwm_init+0x294>)
 8001426:	4b5b      	ldr	r3, [pc, #364]	; (8001594 <pwm_init+0x294>)
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	f443 7388 	orr.w	r3, r3, #272	; 0x110
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	6113      	str	r3, [r2, #16]
	CCU81->GCSS |= (CCU8_GCSS_S1SE_MSK);
 8001434:	4a52      	ldr	r2, [pc, #328]	; (8001580 <pwm_init+0x280>)
 8001436:	4b52      	ldr	r3, [pc, #328]	; (8001580 <pwm_init+0x280>)
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	f043 0310 	orr.w	r3, r3, #16
 800143e:	6113      	str	r3, [r2, #16]
	 * Configure timers
	 */
	/*
	 * Remove from IDLE 80-82
	 */
	CCU80->GIDLC |= (CCU8_GIDLC_CS0I_MSK | CCU8_GIDLC_CS1I_MSK | CCU8_GIDLC_CS2I_MSK);
 8001440:	4a54      	ldr	r2, [pc, #336]	; (8001594 <pwm_init+0x294>)
 8001442:	4b54      	ldr	r3, [pc, #336]	; (8001594 <pwm_init+0x294>)
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	f043 0307 	orr.w	r3, r3, #7
 800144a:	60d3      	str	r3, [r2, #12]
	CCU81->GIDLC |= (CCU8_GIDLC_CS1I_MSK);
 800144c:	4a4c      	ldr	r2, [pc, #304]	; (8001580 <pwm_init+0x280>)
 800144e:	4b4c      	ldr	r3, [pc, #304]	; (8001580 <pwm_init+0x280>)
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	f043 0302 	orr.w	r3, r3, #2
 8001456:	60d3      	str	r3, [r2, #12]

	/*   Clear the timer run bit(TRBC) and timer (TCC) */
	CCU80_CC80->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_MSK);
 8001458:	4a4a      	ldr	r2, [pc, #296]	; (8001584 <pwm_init+0x284>)
 800145a:	4b4a      	ldr	r3, [pc, #296]	; (8001584 <pwm_init+0x284>)
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	6113      	str	r3, [r2, #16]
	CCU80_CC80->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_MSK);
 8001464:	4a47      	ldr	r2, [pc, #284]	; (8001584 <pwm_init+0x284>)
 8001466:	4b47      	ldr	r3, [pc, #284]	; (8001584 <pwm_init+0x284>)
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	f043 0302 	orr.w	r3, r3, #2
 800146e:	6113      	str	r3, [r2, #16]

	CCU80_CC81->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_MSK);
 8001470:	4a45      	ldr	r2, [pc, #276]	; (8001588 <pwm_init+0x288>)
 8001472:	4b45      	ldr	r3, [pc, #276]	; (8001588 <pwm_init+0x288>)
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6113      	str	r3, [r2, #16]
	CCU80_CC81->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_MSK);
 800147c:	4a42      	ldr	r2, [pc, #264]	; (8001588 <pwm_init+0x288>)
 800147e:	4b42      	ldr	r3, [pc, #264]	; (8001588 <pwm_init+0x288>)
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	f043 0302 	orr.w	r3, r3, #2
 8001486:	6113      	str	r3, [r2, #16]

	CCU80_CC82->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_MSK);
 8001488:	4a40      	ldr	r2, [pc, #256]	; (800158c <pwm_init+0x28c>)
 800148a:	4b40      	ldr	r3, [pc, #256]	; (800158c <pwm_init+0x28c>)
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6113      	str	r3, [r2, #16]
	CCU80_CC82->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_MSK);
 8001494:	4a3d      	ldr	r2, [pc, #244]	; (800158c <pwm_init+0x28c>)
 8001496:	4b3d      	ldr	r3, [pc, #244]	; (800158c <pwm_init+0x28c>)
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	f043 0302 	orr.w	r3, r3, #2
 800149e:	6113      	str	r3, [r2, #16]

	CCU81_CC81->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_MSK);
 80014a0:	4a3b      	ldr	r2, [pc, #236]	; (8001590 <pwm_init+0x290>)
 80014a2:	4b3b      	ldr	r3, [pc, #236]	; (8001590 <pwm_init+0x290>)
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6113      	str	r3, [r2, #16]
	CCU81_CC81->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_MSK);
 80014ac:	4a38      	ldr	r2, [pc, #224]	; (8001590 <pwm_init+0x290>)
 80014ae:	4b38      	ldr	r3, [pc, #224]	; (8001590 <pwm_init+0x290>)
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	f043 0302 	orr.w	r3, r3, #2
 80014b6:	6113      	str	r3, [r2, #16]

	/*
	 * Deadband config - enable for channel 1 and ST1
	 */
	CCU80_CC80->DTC |= CCU8_CC8_DTC_DTE1_MSK | CCU8_CC8_DTC_DCEN1_MSK;
 80014b8:	4a32      	ldr	r2, [pc, #200]	; (8001584 <pwm_init+0x284>)
 80014ba:	4b32      	ldr	r3, [pc, #200]	; (8001584 <pwm_init+0x284>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014be:	f043 0305 	orr.w	r3, r3, #5
 80014c2:	64d3      	str	r3, [r2, #76]	; 0x4c
	CCU80_CC81->DTC |= CCU8_CC8_DTC_DTE1_MSK | CCU8_CC8_DTC_DCEN1_MSK;
 80014c4:	4a30      	ldr	r2, [pc, #192]	; (8001588 <pwm_init+0x288>)
 80014c6:	4b30      	ldr	r3, [pc, #192]	; (8001588 <pwm_init+0x288>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ca:	f043 0305 	orr.w	r3, r3, #5
 80014ce:	64d3      	str	r3, [r2, #76]	; 0x4c
	CCU80_CC82->DTC |= CCU8_CC8_DTC_DTE1_MSK | CCU8_CC8_DTC_DCEN1_MSK;
 80014d0:	4a2e      	ldr	r2, [pc, #184]	; (800158c <pwm_init+0x28c>)
 80014d2:	4b2e      	ldr	r3, [pc, #184]	; (800158c <pwm_init+0x28c>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	f043 0305 	orr.w	r3, r3, #5
 80014da:	64d3      	str	r3, [r2, #76]	; 0x4c
	CCU81_CC81->DTC |= CCU8_CC8_DTC_DTE1_MSK | CCU8_CC8_DTC_DCEN1_MSK;
 80014dc:	4a2c      	ldr	r2, [pc, #176]	; (8001590 <pwm_init+0x290>)
 80014de:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <pwm_init+0x290>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	f043 0305 	orr.w	r3, r3, #5
 80014e6:	64d3      	str	r3, [r2, #76]	; 0x4c


	/*
	 * Deadband value rising config - rising 50ns
	 */
	CCU80_CC80->DC1R |= CCU8_CC8_DC1R_Value << CCU8_CC8_DC1R_DT1R_POS;
 80014e8:	4a26      	ldr	r2, [pc, #152]	; (8001584 <pwm_init+0x284>)
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <pwm_init+0x284>)
 80014ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014ee:	f043 030e 	orr.w	r3, r3, #14
 80014f2:	6513      	str	r3, [r2, #80]	; 0x50
	CCU80_CC81->DC1R |= CCU8_CC8_DC1R_Value << CCU8_CC8_DC1R_DT1R_POS;
 80014f4:	4a24      	ldr	r2, [pc, #144]	; (8001588 <pwm_init+0x288>)
 80014f6:	4b24      	ldr	r3, [pc, #144]	; (8001588 <pwm_init+0x288>)
 80014f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014fa:	f043 030e 	orr.w	r3, r3, #14
 80014fe:	6513      	str	r3, [r2, #80]	; 0x50
	CCU80_CC82->DC1R |= CCU8_CC8_DC1R_Value << CCU8_CC8_DC1R_DT1R_POS;
 8001500:	4a22      	ldr	r2, [pc, #136]	; (800158c <pwm_init+0x28c>)
 8001502:	4b22      	ldr	r3, [pc, #136]	; (800158c <pwm_init+0x28c>)
 8001504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001506:	f043 030e 	orr.w	r3, r3, #14
 800150a:	6513      	str	r3, [r2, #80]	; 0x50
	CCU81_CC81->DC1R |= CCU8_CC8_DC1R_Value << CCU8_CC8_DC1R_DT1R_POS;
 800150c:	4a20      	ldr	r2, [pc, #128]	; (8001590 <pwm_init+0x290>)
 800150e:	4b20      	ldr	r3, [pc, #128]	; (8001590 <pwm_init+0x290>)
 8001510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001512:	f043 030e 	orr.w	r3, r3, #14
 8001516:	6513      	str	r3, [r2, #80]	; 0x50
	 * Input selector & matrix
	 * Use IN_H for Event 0 on Rising edge
	 * Set start on EVENT 0 on Rising edge
	 * Set stop on Event 1 on Falling edge
	 */
	CCU80_CC80->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_POS; // Set Event 0(system control) as rising edge
 8001518:	4a1a      	ldr	r2, [pc, #104]	; (8001584 <pwm_init+0x284>)
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <pwm_init+0x284>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f043 0307 	orr.w	r3, r3, #7
 8001522:	6013      	str	r3, [r2, #0]
	CCU80_CC80->INS |= RISING_EDGE << CCU8_CC8_INS_EV0EM_POS;
 8001524:	4a17      	ldr	r2, [pc, #92]	; (8001584 <pwm_init+0x284>)
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <pwm_init+0x284>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152e:	6013      	str	r3, [r2, #0]
	CCU80_CC80->INS |= CCU8_IN_H << CCU8_CC8_INS_EV1IS_POS; // Set Event 1(system control) as falling edge
 8001530:	4a14      	ldr	r2, [pc, #80]	; (8001584 <pwm_init+0x284>)
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <pwm_init+0x284>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800153a:	6013      	str	r3, [r2, #0]
	CCU80_CC80->INS |= FALLING_EDGE << CCU8_CC8_INS_EV1EM_POS;
 800153c:	4a11      	ldr	r2, [pc, #68]	; (8001584 <pwm_init+0x284>)
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <pwm_init+0x284>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001546:	6013      	str	r3, [r2, #0]

	CCU80_CC81->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_POS;
 8001548:	4a0f      	ldr	r2, [pc, #60]	; (8001588 <pwm_init+0x288>)
 800154a:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <pwm_init+0x288>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f043 0307 	orr.w	r3, r3, #7
 8001552:	6013      	str	r3, [r2, #0]
	CCU80_CC81->INS |= RISING_EDGE << CCU8_CC8_INS_EV0EM_POS;
 8001554:	4a0c      	ldr	r2, [pc, #48]	; (8001588 <pwm_init+0x288>)
 8001556:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <pwm_init+0x288>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155e:	6013      	str	r3, [r2, #0]
	CCU80_CC81->INS |= CCU8_IN_H << CCU8_CC8_INS_EV1IS_POS;
 8001560:	4a09      	ldr	r2, [pc, #36]	; (8001588 <pwm_init+0x288>)
 8001562:	4b09      	ldr	r3, [pc, #36]	; (8001588 <pwm_init+0x288>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	e017      	b.n	8001598 <pwm_init+0x298>
 8001568:	48028500 	.word	0x48028500
 800156c:	48028000 	.word	0x48028000
 8001570:	48028200 	.word	0x48028200
 8001574:	48028100 	.word	0x48028100
 8001578:	50004400 	.word	0x50004400
 800157c:	50004600 	.word	0x50004600
 8001580:	40024000 	.word	0x40024000
 8001584:	40020100 	.word	0x40020100
 8001588:	40020200 	.word	0x40020200
 800158c:	40020300 	.word	0x40020300
 8001590:	40024200 	.word	0x40024200
 8001594:	40020000 	.word	0x40020000
 8001598:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800159c:	6013      	str	r3, [r2, #0]
	CCU80_CC81->INS |= FALLING_EDGE << CCU8_CC8_INS_EV1EM_POS;
 800159e:	4a38      	ldr	r2, [pc, #224]	; (8001680 <pwm_init+0x380>)
 80015a0:	4b37      	ldr	r3, [pc, #220]	; (8001680 <pwm_init+0x380>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015a8:	6013      	str	r3, [r2, #0]

	CCU80_CC82->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_POS;
 80015aa:	4a36      	ldr	r2, [pc, #216]	; (8001684 <pwm_init+0x384>)
 80015ac:	4b35      	ldr	r3, [pc, #212]	; (8001684 <pwm_init+0x384>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f043 0307 	orr.w	r3, r3, #7
 80015b4:	6013      	str	r3, [r2, #0]
	CCU80_CC82->INS |= RISING_EDGE << CCU8_CC8_INS_EV0EM_POS;
 80015b6:	4a33      	ldr	r2, [pc, #204]	; (8001684 <pwm_init+0x384>)
 80015b8:	4b32      	ldr	r3, [pc, #200]	; (8001684 <pwm_init+0x384>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c0:	6013      	str	r3, [r2, #0]
	CCU80_CC82->INS |= CCU8_IN_H << CCU8_CC8_INS_EV1IS_POS;
 80015c2:	4a30      	ldr	r2, [pc, #192]	; (8001684 <pwm_init+0x384>)
 80015c4:	4b2f      	ldr	r3, [pc, #188]	; (8001684 <pwm_init+0x384>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80015cc:	6013      	str	r3, [r2, #0]
	CCU80_CC82->INS |= FALLING_EDGE << CCU8_CC8_INS_EV1EM_POS;
 80015ce:	4a2d      	ldr	r2, [pc, #180]	; (8001684 <pwm_init+0x384>)
 80015d0:	4b2c      	ldr	r3, [pc, #176]	; (8001684 <pwm_init+0x384>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015d8:	6013      	str	r3, [r2, #0]

	CCU81_CC81->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_POS;
 80015da:	4a2b      	ldr	r2, [pc, #172]	; (8001688 <pwm_init+0x388>)
 80015dc:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <pwm_init+0x388>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f043 0307 	orr.w	r3, r3, #7
 80015e4:	6013      	str	r3, [r2, #0]
	CCU81_CC81->INS |= RISING_EDGE << CCU8_CC8_INS_EV0EM_POS;
 80015e6:	4a28      	ldr	r2, [pc, #160]	; (8001688 <pwm_init+0x388>)
 80015e8:	4b27      	ldr	r3, [pc, #156]	; (8001688 <pwm_init+0x388>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f0:	6013      	str	r3, [r2, #0]
	CCU81_CC81->INS |= CCU8_IN_H << CCU8_CC8_INS_EV1IS_POS;
 80015f2:	4a25      	ldr	r2, [pc, #148]	; (8001688 <pwm_init+0x388>)
 80015f4:	4b24      	ldr	r3, [pc, #144]	; (8001688 <pwm_init+0x388>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80015fc:	6013      	str	r3, [r2, #0]
	CCU81_CC81->INS |= FALLING_EDGE << CCU8_CC8_INS_EV1EM_POS;
 80015fe:	4a22      	ldr	r2, [pc, #136]	; (8001688 <pwm_init+0x388>)
 8001600:	4b21      	ldr	r3, [pc, #132]	; (8001688 <pwm_init+0x388>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001608:	6013      	str	r3, [r2, #0]

	CCU80_CC80->CMC |= CCU8_CC8_CMC_STRTS_EV0_MSK << CCU8_CC8_CMC_STRTS_POS; // Set Event 0 for start
 800160a:	4a20      	ldr	r2, [pc, #128]	; (800168c <pwm_init+0x38c>)
 800160c:	4b1f      	ldr	r3, [pc, #124]	; (800168c <pwm_init+0x38c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6053      	str	r3, [r2, #4]
	CCU80_CC81->CMC |= CCU8_CC8_CMC_STRTS_EV0_MSK << CCU8_CC8_CMC_STRTS_POS;
 8001616:	4a1a      	ldr	r2, [pc, #104]	; (8001680 <pwm_init+0x380>)
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <pwm_init+0x380>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6053      	str	r3, [r2, #4]
	CCU80_CC82->CMC |= CCU8_CC8_CMC_STRTS_EV0_MSK << CCU8_CC8_CMC_STRTS_POS;
 8001622:	4a18      	ldr	r2, [pc, #96]	; (8001684 <pwm_init+0x384>)
 8001624:	4b17      	ldr	r3, [pc, #92]	; (8001684 <pwm_init+0x384>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6053      	str	r3, [r2, #4]
	CCU81_CC81->CMC |= CCU8_CC8_CMC_STRTS_EV0_MSK << CCU8_CC8_CMC_STRTS_POS;
 800162e:	4a16      	ldr	r2, [pc, #88]	; (8001688 <pwm_init+0x388>)
 8001630:	4b15      	ldr	r3, [pc, #84]	; (8001688 <pwm_init+0x388>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6053      	str	r3, [r2, #4]

	CCU80_CC80->CMC |= CCU8_CC8_CMC_ENDS_EV1_MSK << CCU8_CC8_CMC_ENDS_POS; // Set Event 1 for end
 800163a:	4a14      	ldr	r2, [pc, #80]	; (800168c <pwm_init+0x38c>)
 800163c:	4b13      	ldr	r3, [pc, #76]	; (800168c <pwm_init+0x38c>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f043 0308 	orr.w	r3, r3, #8
 8001644:	6053      	str	r3, [r2, #4]
	CCU80_CC81->CMC |= CCU8_CC8_CMC_ENDS_EV1_MSK << CCU8_CC8_CMC_ENDS_POS;
 8001646:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <pwm_init+0x380>)
 8001648:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <pwm_init+0x380>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	6053      	str	r3, [r2, #4]
	CCU80_CC82->CMC |= CCU8_CC8_CMC_ENDS_EV1_MSK << CCU8_CC8_CMC_ENDS_POS;
 8001652:	4a0c      	ldr	r2, [pc, #48]	; (8001684 <pwm_init+0x384>)
 8001654:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <pwm_init+0x384>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f043 0308 	orr.w	r3, r3, #8
 800165c:	6053      	str	r3, [r2, #4]
	CCU81_CC81->CMC |= CCU8_CC8_CMC_ENDS_EV1_MSK << CCU8_CC8_CMC_ENDS_POS;
 800165e:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <pwm_init+0x388>)
 8001660:	4b09      	ldr	r3, [pc, #36]	; (8001688 <pwm_init+0x388>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f043 0308 	orr.w	r3, r3, #8
 8001668:	6053      	str	r3, [r2, #4]

	/*
	 * Enable CCUCON Module
	 */
	SCU_GENERAL->CCUCON |= SCU_GENERAL_CCUCON_GSC80_GSC81_MSK;
 800166a:	4a09      	ldr	r2, [pc, #36]	; (8001690 <pwm_init+0x390>)
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <pwm_init+0x390>)
 800166e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001670:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001674:	64d3      	str	r3, [r2, #76]	; 0x4c
	//	SCU_GENERAL->CCUCON &= ~SCU_GENERAL_CCUCON_GSC80_MSK; 		//Reset back to 0 if it needs to be re-enabled later
}
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40020200 	.word	0x40020200
 8001684:	40020300 	.word	0x40020300
 8001688:	40024200 	.word	0x40024200
 800168c:	40020100 	.word	0x40020100
 8001690:	50004000 	.word	0x50004000

08001694 <pwm_update>:
/*
 * Update compare values for PWM
 * Input type: int16_t
 */
void pwm_update(int16_t uaref, int16_t ubref)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	460a      	mov	r2, r1
 800169e:	80fb      	strh	r3, [r7, #6]
 80016a0:	4613      	mov	r3, r2
 80016a2:	80bb      	strh	r3, [r7, #4]
	/*
	 * Keeps the voltage values between max/min saturation
	 * Resulted PWM shouldn't be 0 or MAX
	 */
	if (uaref > sat_pwm)
 80016a4:	4b53      	ldr	r3, [pc, #332]	; (80017f4 <pwm_update+0x160>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dd03      	ble.n	80016ba <pwm_update+0x26>
	{
		uaref = sat_pwm;
 80016b2:	4b50      	ldr	r3, [pc, #320]	; (80017f4 <pwm_update+0x160>)
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	80fb      	strh	r3, [r7, #6]
 80016b8:	e00d      	b.n	80016d6 <pwm_update+0x42>
	}
	else if (uaref < -sat_pwm)
 80016ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016be:	4b4d      	ldr	r3, [pc, #308]	; (80017f4 <pwm_update+0x160>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	425b      	negs	r3, r3
 80016c6:	429a      	cmp	r2, r3
 80016c8:	da05      	bge.n	80016d6 <pwm_update+0x42>
	{
		uaref = -sat_pwm;
 80016ca:	4b4a      	ldr	r3, [pc, #296]	; (80017f4 <pwm_update+0x160>)
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	425b      	negs	r3, r3
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	80fb      	strh	r3, [r7, #6]
	}

	if (ubref > sat_pwm)
 80016d6:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <pwm_update+0x160>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	429a      	cmp	r2, r3
 80016e2:	dd03      	ble.n	80016ec <pwm_update+0x58>
	{
		ubref = sat_pwm;
 80016e4:	4b43      	ldr	r3, [pc, #268]	; (80017f4 <pwm_update+0x160>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	80bb      	strh	r3, [r7, #4]
 80016ea:	e00d      	b.n	8001708 <pwm_update+0x74>
	}
	else if (ubref < -sat_pwm)
 80016ec:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016f0:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <pwm_update+0x160>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	425b      	negs	r3, r3
 80016f8:	429a      	cmp	r2, r3
 80016fa:	da05      	bge.n	8001708 <pwm_update+0x74>
	{
		ubref = -sat_pwm;
 80016fc:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <pwm_update+0x160>)
 80016fe:	881b      	ldrh	r3, [r3, #0]
 8001700:	b29b      	uxth	r3, r3
 8001702:	425b      	negs	r3, r3
 8001704:	b29b      	uxth	r3, r3
 8001706:	80bb      	strh	r3, [r7, #4]
	}


	// New compare value
	CCU80_CC80->CR1S = (pwm_value / 2 - pwm_value * uaref / 65535);	//A - A1
 8001708:	483b      	ldr	r0, [pc, #236]	; (80017f8 <pwm_update+0x164>)
 800170a:	4b3c      	ldr	r3, [pc, #240]	; (80017fc <pwm_update+0x168>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	b21b      	sxth	r3, r3
 8001710:	0fda      	lsrs	r2, r3, #31
 8001712:	4413      	add	r3, r2
 8001714:	105b      	asrs	r3, r3, #1
 8001716:	b29b      	uxth	r3, r3
 8001718:	b21a      	sxth	r2, r3
 800171a:	4b38      	ldr	r3, [pc, #224]	; (80017fc <pwm_update+0x168>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	b21b      	sxth	r3, r3
 8001720:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001724:	fb01 f303 	mul.w	r3, r1, r3
 8001728:	4935      	ldr	r1, [pc, #212]	; (8001800 <pwm_update+0x16c>)
 800172a:	fb81 e103 	smull	lr, r1, r1, r3
 800172e:	4419      	add	r1, r3
 8001730:	13c9      	asrs	r1, r1, #15
 8001732:	17db      	asrs	r3, r3, #31
 8001734:	1acb      	subs	r3, r1, r3
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	63c3      	str	r3, [r0, #60]	; 0x3c
	CCU80_CC81->CR1S = (pwm_value / 2 + pwm_value * uaref / 65535); //B - A2
 800173a:	4832      	ldr	r0, [pc, #200]	; (8001804 <pwm_update+0x170>)
 800173c:	4b2f      	ldr	r3, [pc, #188]	; (80017fc <pwm_update+0x168>)
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	b21b      	sxth	r3, r3
 8001742:	0fda      	lsrs	r2, r3, #31
 8001744:	4413      	add	r3, r2
 8001746:	105b      	asrs	r3, r3, #1
 8001748:	b29b      	uxth	r3, r3
 800174a:	b21a      	sxth	r2, r3
 800174c:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <pwm_update+0x168>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	b21b      	sxth	r3, r3
 8001752:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001756:	fb01 f303 	mul.w	r3, r1, r3
 800175a:	4929      	ldr	r1, [pc, #164]	; (8001800 <pwm_update+0x16c>)
 800175c:	fb81 e103 	smull	lr, r1, r1, r3
 8001760:	4419      	add	r1, r3
 8001762:	13c9      	asrs	r1, r1, #15
 8001764:	17db      	asrs	r3, r3, #31
 8001766:	1acb      	subs	r3, r1, r3
 8001768:	4413      	add	r3, r2
 800176a:	63c3      	str	r3, [r0, #60]	; 0x3c
	
	CCU80_CC82->CR1S = (pwm_value / 2 - pwm_value * ubref / 65535); //C - B1
 800176c:	4826      	ldr	r0, [pc, #152]	; (8001808 <pwm_update+0x174>)
 800176e:	4b23      	ldr	r3, [pc, #140]	; (80017fc <pwm_update+0x168>)
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	b21b      	sxth	r3, r3
 8001774:	0fda      	lsrs	r2, r3, #31
 8001776:	4413      	add	r3, r2
 8001778:	105b      	asrs	r3, r3, #1
 800177a:	b29b      	uxth	r3, r3
 800177c:	b21a      	sxth	r2, r3
 800177e:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <pwm_update+0x168>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	b21b      	sxth	r3, r3
 8001784:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	491c      	ldr	r1, [pc, #112]	; (8001800 <pwm_update+0x16c>)
 800178e:	fb81 e103 	smull	lr, r1, r1, r3
 8001792:	4419      	add	r1, r3
 8001794:	13c9      	asrs	r1, r1, #15
 8001796:	17db      	asrs	r3, r3, #31
 8001798:	1acb      	subs	r3, r1, r3
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	63c3      	str	r3, [r0, #60]	; 0x3c
	CCU81_CC81->CR1S = (pwm_value / 2 + pwm_value * ubref / 65535); //D - B2
 800179e:	481b      	ldr	r0, [pc, #108]	; (800180c <pwm_update+0x178>)
 80017a0:	4b16      	ldr	r3, [pc, #88]	; (80017fc <pwm_update+0x168>)
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	b21b      	sxth	r3, r3
 80017a6:	0fda      	lsrs	r2, r3, #31
 80017a8:	4413      	add	r3, r2
 80017aa:	105b      	asrs	r3, r3, #1
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <pwm_update+0x168>)
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	4910      	ldr	r1, [pc, #64]	; (8001800 <pwm_update+0x16c>)
 80017c0:	fb81 e103 	smull	lr, r1, r1, r3
 80017c4:	4419      	add	r1, r3
 80017c6:	13c9      	asrs	r1, r1, #15
 80017c8:	17db      	asrs	r3, r3, #31
 80017ca:	1acb      	subs	r3, r1, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	63c3      	str	r3, [r0, #60]	; 0x3c

	// Shadow transfer enabled for new compare value
	CCU80->GCSS |= (CCU8_GCSS_S0SE_MSK | CCU8_GCSS_S1SE_MSK | CCU8_GCSS_S2SE_MSK);
 80017d0:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <pwm_update+0x17c>)
 80017d2:	4b0f      	ldr	r3, [pc, #60]	; (8001810 <pwm_update+0x17c>)
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	f443 7388 	orr.w	r3, r3, #272	; 0x110
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	6113      	str	r3, [r2, #16]
	CCU81->GCSS |= (CCU8_GCSS_S1SE_MSK);
 80017e0:	4a0c      	ldr	r2, [pc, #48]	; (8001814 <pwm_update+0x180>)
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <pwm_update+0x180>)
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	6113      	str	r3, [r2, #16]
}
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	1ffe880c 	.word	0x1ffe880c
 80017f8:	40020100 	.word	0x40020100
 80017fc:	1ffe880a 	.word	0x1ffe880a
 8001800:	80008001 	.word	0x80008001
 8001804:	40020200 	.word	0x40020200
 8001808:	40020300 	.word	0x40020300
 800180c:	40024200 	.word	0x40024200
 8001810:	40020000 	.word	0x40020000
 8001814:	40024000 	.word	0x40024000

08001818 <motion_off>:

/*
	Disable all PWM pins
*/
void motion_off(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
	/*
	 * PWM pins configuration CCU80 - OFF
	 */
	PORT5->IOCR8 &= ~(DISABLE_OUTPUT << PORT5_PC11_POS); // A_HIGH 	- P5.11 - OUT00
 800181c:	4a19      	ldr	r2, [pc, #100]	; (8001884 <motion_off+0x6c>)
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <motion_off+0x6c>)
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8001826:	6193      	str	r3, [r2, #24]
	PORT5->IOCR8 &= ~(DISABLE_OUTPUT << PORT5_PC8_POS);	 // A_LOW 	- P5.8  - OUT01
 8001828:	4a16      	ldr	r2, [pc, #88]	; (8001884 <motion_off+0x6c>)
 800182a:	4b16      	ldr	r3, [pc, #88]	; (8001884 <motion_off+0x6c>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001832:	6193      	str	r3, [r2, #24]

	PORT0->IOCR4 &= ~(DISABLE_OUTPUT << PORT0_IOCR4_PC4_Pos); // B_HIGH 	- P5.10 - OUT10 P0.4 alternative
 8001834:	4a14      	ldr	r2, [pc, #80]	; (8001888 <motion_off+0x70>)
 8001836:	4b14      	ldr	r3, [pc, #80]	; (8001888 <motion_off+0x70>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800183e:	6153      	str	r3, [r2, #20]
	PORT2->IOCR12 &= ~(DISABLE_OUTPUT << PORT2_PC15_POS);	  // B_LOW 	- P2.15 - OUT11
 8001840:	4a12      	ldr	r2, [pc, #72]	; (800188c <motion_off+0x74>)
 8001842:	4b12      	ldr	r3, [pc, #72]	; (800188c <motion_off+0x74>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800184a:	61d3      	str	r3, [r2, #28]

	PORT5->IOCR8 &= ~(DISABLE_OUTPUT << PORT5_PC9_POS);	  // C_HIGH 	- P5.9	- OUT20
 800184c:	4a0d      	ldr	r2, [pc, #52]	; (8001884 <motion_off+0x6c>)
 800184e:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <motion_off+0x6c>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
 8001856:	6193      	str	r3, [r2, #24]
	PORT2->IOCR12 &= ~(DISABLE_OUTPUT << PORT2_PC14_POS); // C_LOW 	- P2.14	- OUT21
 8001858:	4a0c      	ldr	r2, [pc, #48]	; (800188c <motion_off+0x74>)
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <motion_off+0x74>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8001862:	61d3      	str	r3, [r2, #28]

	PORT1->IOCR12 &= ~(GPIO_OUTPUT_ALTER_3 << PORT1_IOCR12_PC14_Pos);	//D_HIGH	-P1.14	- OUT10 -CCU81
 8001864:	4a0a      	ldr	r2, [pc, #40]	; (8001890 <motion_off+0x78>)
 8001866:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <motion_off+0x78>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f423 0318 	bic.w	r3, r3, #9961472	; 0x980000
 800186e:	61d3      	str	r3, [r2, #28]
	PORT1->IOCR8 &= ~(GPIO_OUTPUT_ALTER_3 << PORT1_IOCR8_PC11_Pos);		//D_LOW		-P1.11	- OUT11 -CCU81
 8001870:	4a07      	ldr	r2, [pc, #28]	; (8001890 <motion_off+0x78>)
 8001872:	4b07      	ldr	r3, [pc, #28]	; (8001890 <motion_off+0x78>)
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	f023 4318 	bic.w	r3, r3, #2550136832	; 0x98000000
 800187a:	6193      	str	r3, [r2, #24]
}
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	48028500 	.word	0x48028500
 8001888:	48028000 	.word	0x48028000
 800188c:	48028200 	.word	0x48028200
 8001890:	48028100 	.word	0x48028100

08001894 <VADC0_G0_2_IRQHandler>:
//  float_t sin_increment_2_pi, cos_increment_2_pi;
//  float_t sin_plus_cos;
/********************************************************************/

void VADC0_G0_2_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
	interrupt_counter_slow_loop++;
 800189a:	4b4a      	ldr	r3, [pc, #296]	; (80019c4 <VADC0_G0_2_IRQHandler+0x130>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	3301      	adds	r3, #1
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4b48      	ldr	r3, [pc, #288]	; (80019c4 <VADC0_G0_2_IRQHandler+0x130>)
 80018a4:	801a      	strh	r2, [r3, #0]
	interrupt_counter_fast_loop++;
 80018a6:	4b48      	ldr	r3, [pc, #288]	; (80019c8 <VADC0_G0_2_IRQHandler+0x134>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	3301      	adds	r3, #1
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	4b46      	ldr	r3, [pc, #280]	; (80019c8 <VADC0_G0_2_IRQHandler+0x134>)
 80018b0:	801a      	strh	r2, [r3, #0]
	interrupt_counter_timer++;
 80018b2:	4b46      	ldr	r3, [pc, #280]	; (80019cc <VADC0_G0_2_IRQHandler+0x138>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a44      	ldr	r2, [pc, #272]	; (80019cc <VADC0_G0_2_IRQHandler+0x138>)
 80018ba:	6013      	str	r3, [r2, #0]
	/*
	 * Fast compute "loop"
	 * Every 100us compute speed,mechanical/electrical position, field, dq_abc transformation
	 */
	if (TIME_100_us == interrupt_counter_fast_loop)
 80018bc:	4b42      	ldr	r3, [pc, #264]	; (80019c8 <VADC0_G0_2_IRQHandler+0x134>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d154      	bne.n	800196e <VADC0_G0_2_IRQHandler+0xda>
	{

		// Read and compute into [SI] all currents
		read_currents();
 80018c4:	f7ff fb9e 	bl	8001004 <read_currents>
		compute_currents();
 80018c8:	f7ff fc36 	bl	8001138 <compute_currents>
		compute_u_mot();
 80018cc:	f7ff fbec 	bl	80010a8 <compute_u_mot>
		compute_u_log();
 80018d0:	f7ff fc0e 	bl	80010f0 <compute_u_log>

		// Compute all data for motor movement in Operation Enable
		if (motion_config)
 80018d4:	4b3e      	ldr	r3, [pc, #248]	; (80019d0 <VADC0_G0_2_IRQHandler+0x13c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d017      	beq.n	800190c <VADC0_G0_2_IRQHandler+0x78>
		{
			compute_fast_speed();
 80018dc:	f001 fe32 	bl	8003544 <compute_fast_speed>
			compute_fast_mechanical_position();
 80018e0:	f001 fe4a 	bl	8003578 <compute_fast_mechanical_position>
			compute_fast_electrical_position();
 80018e4:	f001 fe5a 	bl	800359c <compute_fast_electrical_position>
			compute_fast_field();
 80018e8:	f001 fe80 	bl	80035ec <compute_fast_field>
			abc_dq();
 80018ec:	f001 fd50 	bl	8003390 <abc_dq>

			// Add Fast Loop regulators
			if (loop_control & I_REF_LOOP_MSK)
 80018f0:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <VADC0_G0_2_IRQHandler+0x140>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <VADC0_G0_2_IRQHandler+0x70>
			{
				pi_regulator_i_d();
 80018fc:	f000 f966 	bl	8001bcc <pi_regulator_i_d>
				pi_regulator_i_q();
 8001900:	f000 f8b6 	bl	8001a70 <pi_regulator_i_q>
			}

			dq_abc();
 8001904:	f001 fd98 	bl	8003438 <dq_abc>
//			pwm_update(u_a_ref, u_b_ref, u_c_ref);

			ProbeScope_Sampling(); // For Micrium Osciloscope
 8001908:	f000 fe98 	bl	800263c <ProbeScope_Sampling>
		}
		//***************************************************************
		if(test)
 800190c:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <VADC0_G0_2_IRQHandler+0x144>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d023      	beq.n	800195c <VADC0_G0_2_IRQHandler+0xc8>
		{
			compute_fast_speed();
 8001914:	f001 fe16 	bl	8003544 <compute_fast_speed>
			compute_fast_mechanical_position();
 8001918:	f001 fe2e 	bl	8003578 <compute_fast_mechanical_position>
			compute_fast_electrical_position();
 800191c:	f001 fe3e 	bl	800359c <compute_fast_electrical_position>
			compute_fast_field();
 8001920:	f001 fe64 	bl	80035ec <compute_fast_field>
//			{
//				pi_regulator_i_d();
//				pi_regulator_i_q();
//			}

			dq_abc();
 8001924:	f001 fd88 	bl	8003438 <dq_abc>
			pwm_update(u_a_ref, u_b_ref);
 8001928:	4b2c      	ldr	r3, [pc, #176]	; (80019dc <VADC0_G0_2_IRQHandler+0x148>)
 800192a:	edd3 7a00 	vldr	s15, [r3]
 800192e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001932:	edc7 7a01 	vstr	s15, [r7, #4]
 8001936:	88bb      	ldrh	r3, [r7, #4]
 8001938:	b29a      	uxth	r2, r3
 800193a:	4b29      	ldr	r3, [pc, #164]	; (80019e0 <VADC0_G0_2_IRQHandler+0x14c>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001944:	edc7 7a01 	vstr	s15, [r7, #4]
 8001948:	88bb      	ldrh	r3, [r7, #4]
 800194a:	b29b      	uxth	r3, r3
 800194c:	b212      	sxth	r2, r2
 800194e:	b21b      	sxth	r3, r3
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	f7ff fe9e 	bl	8001694 <pwm_update>

			ProbeScope_Sampling(); // For Micrium Osciloscope
 8001958:	f000 fe70 	bl	800263c <ProbeScope_Sampling>
		}
		//*****************************************************************

		if (prot_status)
 800195c:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <VADC0_G0_2_IRQHandler+0x150>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <VADC0_G0_2_IRQHandler+0xd4>
		{
			current_protection();
 8001964:	f7fe ffee 	bl	8000944 <current_protection>
		}

		interrupt_counter_fast_loop = 0;
 8001968:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <VADC0_G0_2_IRQHandler+0x134>)
 800196a:	2200      	movs	r2, #0
 800196c:	801a      	strh	r2, [r3, #0]
	}
	/*
	 * Slow compute loop
	 * Every 1ms compute speed
	 */
	if (TIME_1_ms == interrupt_counter_slow_loop)
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <VADC0_G0_2_IRQHandler+0x130>)
 8001970:	881b      	ldrh	r3, [r3, #0]
 8001972:	2b14      	cmp	r3, #20
 8001974:	d123      	bne.n	80019be <VADC0_G0_2_IRQHandler+0x12a>
	{
		if (motion_config)
 8001976:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <VADC0_G0_2_IRQHandler+0x13c>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d01c      	beq.n	80019b8 <VADC0_G0_2_IRQHandler+0x124>
		{
			compute_speed(); // Compute motor speed and position
 800197e:	f000 f857 	bl	8001a30 <compute_speed>

			// Reference Generator function and timer
			if (STATUS_0_DISABLED != ref_gen_status)
 8001982:	4b19      	ldr	r3, [pc, #100]	; (80019e8 <VADC0_G0_2_IRQHandler+0x154>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d006      	beq.n	8001998 <VADC0_G0_2_IRQHandler+0x104>
			{
				interrupt_counter_ref_gen++;
 800198a:	4b18      	ldr	r3, [pc, #96]	; (80019ec <VADC0_G0_2_IRQHandler+0x158>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	3301      	adds	r3, #1
 8001990:	4a16      	ldr	r2, [pc, #88]	; (80019ec <VADC0_G0_2_IRQHandler+0x158>)
 8001992:	6013      	str	r3, [r2, #0]
				reference_generator();
 8001994:	f001 fc28 	bl	80031e8 <reference_generator>
			}

			// Slow loop regulators
			if (loop_control & POS_REF_LOOP_MSK)
 8001998:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <VADC0_G0_2_IRQHandler+0x140>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <VADC0_G0_2_IRQHandler+0x114>
			{
				pid_regulator_pos();
 80019a4:	f000 fa72 	bl	8001e8c <pid_regulator_pos>
			}
			if (loop_control & SPD_REF_LOOP_MSK)
 80019a8:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <VADC0_G0_2_IRQHandler+0x140>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	f003 0302 	and.w	r3, r3, #2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <VADC0_G0_2_IRQHandler+0x124>
			{
				pi_regulator_speed();
 80019b4:	f000 f9b8 	bl	8001d28 <pi_regulator_speed>
			}
		}

		interrupt_counter_slow_loop = 0;
 80019b8:	4b02      	ldr	r3, [pc, #8]	; (80019c4 <VADC0_G0_2_IRQHandler+0x130>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	801a      	strh	r2, [r3, #0]
	}
}
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	1ffe8834 	.word	0x1ffe8834
 80019c8:	1ffe8836 	.word	0x1ffe8836
 80019cc:	1ffe8838 	.word	0x1ffe8838
 80019d0:	1fff0653 	.word	0x1fff0653
 80019d4:	1fff0652 	.word	0x1fff0652
 80019d8:	1ffe880e 	.word	0x1ffe880e
 80019dc:	1fff07ac 	.word	0x1fff07ac
 80019e0:	1fff079c 	.word	0x1fff079c
 80019e4:	1ffe8808 	.word	0x1ffe8808
 80019e8:	1fff0644 	.word	0x1fff0644
 80019ec:	1fff0640 	.word	0x1fff0640

080019f0 <CCU81_0_IRQHandler>:

/*
 * Interrupt with low priority every 0.2ms
 */
void CCU81_0_IRQHandler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
	// interrupt_counter_timer++;
}
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <infinite_loop>:
#include "state_machine.h"
#include "current_protection.h"
#include "pi_regulator.h"

void infinite_loop(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
//	state_machine();
}
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <main>:

int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	interrupt_vadc_init();	// Interrupts generated by the VADC - sets up the CCU80 - CC83
 8001a0c:	f7ff fa72 	bl	8000ef4 <interrupt_vadc_init>
	pwm_init();				// PWM & clock initialization - CC80/81/82
 8001a10:	f7ff fc76 	bl	8001300 <pwm_init>
	encoder_init();			// Encoder initialization
 8001a14:	f7fe fe8e 	bl	8000734 <encoder_init>
	adc_init();				// VADC initialization
 8001a18:	f7ff f856 	bl	8000ac8 <adc_init>
	ProbeScope_Init(10000); // Initialize Oscilloscope for Micrium - imported
 8001a1c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001a20:	f000 fd5c 	bl	80024dc <ProbeScope_Init>
 8001a24:	b662      	cpsie	i
	//	encoder_interrupt_init();	// Interrupt generated by Encoder
	__enable_irq();			// built in interrupt enable function
	pi_init();
 8001a26:	f000 fcc5 	bl	80023b4 <pi_init>


	while (1U)
	{
		/* Infinite loop */
		infinite_loop();
 8001a2a:	f7ff ffe7 	bl	80019fc <infinite_loop>
	}
 8001a2e:	e7fc      	b.n	8001a2a <main+0x22>

08001a30 <compute_speed>:
/*
 * Compute current speed
 * Slow loop
 */
void compute_speed(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
	timer_value_slow = CCU40_CC40->TIMER;
 8001a34:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <compute_speed+0x30>)
 8001a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <compute_speed+0x34>)
 8001a3c:	801a      	strh	r2, [r3, #0]
	motor_spd = timer_value_slow - timer_value_old_slow;
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <compute_speed+0x34>)
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <compute_speed+0x38>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <compute_speed+0x3c>)
 8001a4c:	6013      	str	r3, [r2, #0]
	timer_value_old_slow = timer_value_slow;
 8001a4e:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <compute_speed+0x34>)
 8001a50:	881a      	ldrh	r2, [r3, #0]
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <compute_speed+0x38>)
 8001a54:	801a      	strh	r2, [r3, #0]
}
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	4000c100 	.word	0x4000c100
 8001a64:	1ffe8840 	.word	0x1ffe8840
 8001a68:	1ffe8842 	.word	0x1ffe8842
 8001a6c:	1ffe883c 	.word	0x1ffe883c

08001a70 <pi_regulator_i_q>:
float_t err_old_pos;

float_t i_q_ref = 0, i_d_ref = 0, pos_ref = 0, spd_ref = 0, u_q_ref = 1000, u_d_ref = 0;	//TEST

void pi_regulator_i_q(void) // i_q -> u_q_ref
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
	current_q.error = i_q_ref - i_q;
 8001a74:	4b51      	ldr	r3, [pc, #324]	; (8001bbc <pi_regulator_i_q+0x14c>)
 8001a76:	ed93 7a00 	vldr	s14, [r3]
 8001a7a:	4b51      	ldr	r3, [pc, #324]	; (8001bc0 <pi_regulator_i_q+0x150>)
 8001a7c:	edd3 7a00 	vldr	s15, [r3]
 8001a80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a84:	4b4f      	ldr	r3, [pc, #316]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001a86:	edc3 7a03 	vstr	s15, [r3, #12]

	// Proportional part computation
	current_q.p_part = current_q.error * current_q.kp;
 8001a8a:	4b4e      	ldr	r3, [pc, #312]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001a8c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a90:	4b4c      	ldr	r3, [pc, #304]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9a:	4b4a      	ldr	r3, [pc, #296]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001a9c:	edc3 7a04 	vstr	s15, [r3, #16]
	if (current_q.p_part > current_q.sat_out)
 8001aa0:	4b48      	ldr	r3, [pc, #288]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001aa2:	ed93 7a04 	vldr	s14, [r3, #16]
 8001aa6:	4b47      	ldr	r3, [pc, #284]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001aa8:	edd3 7a07 	vldr	s15, [r3, #28]
 8001aac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab4:	dd04      	ble.n	8001ac0 <pi_regulator_i_q+0x50>
	{
		current_q.p_part = current_q.sat_out;
 8001ab6:	4b43      	ldr	r3, [pc, #268]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a42      	ldr	r2, [pc, #264]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001abc:	6113      	str	r3, [r2, #16]
 8001abe:	e014      	b.n	8001aea <pi_regulator_i_q+0x7a>
	}
	else if (current_q.p_part < -current_q.sat_out)
 8001ac0:	4b40      	ldr	r3, [pc, #256]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001ac2:	ed93 7a04 	vldr	s14, [r3, #16]
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001ac8:	edd3 7a07 	vldr	s15, [r3, #28]
 8001acc:	eef1 7a67 	vneg.f32	s15, s15
 8001ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	d507      	bpl.n	8001aea <pi_regulator_i_q+0x7a>
	{
		current_q.p_part = -current_q.sat_out;
 8001ada:	4b3a      	ldr	r3, [pc, #232]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001adc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ae0:	eef1 7a67 	vneg.f32	s15, s15
 8001ae4:	4b37      	ldr	r3, [pc, #220]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001ae6:	edc3 7a04 	vstr	s15, [r3, #16]
	}

	// Integral part computation
	current_q.i_part += current_q.error * current_q.ki;
 8001aea:	4b36      	ldr	r3, [pc, #216]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001aec:	ed93 7a05 	vldr	s14, [r3, #20]
 8001af0:	4b34      	ldr	r3, [pc, #208]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001af2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001af6:	4b33      	ldr	r3, [pc, #204]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001af8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b04:	4b2f      	ldr	r3, [pc, #188]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b06:	edc3 7a05 	vstr	s15, [r3, #20]
	if (current_q.i_part > current_q.sat_i_part)
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b0c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b10:	4b2c      	ldr	r3, [pc, #176]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b12:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	dd04      	ble.n	8001b2a <pi_regulator_i_q+0xba>
	{
		current_q.i_part = current_q.sat_i_part;
 8001b20:	4b28      	ldr	r3, [pc, #160]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	4a27      	ldr	r2, [pc, #156]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b26:	6153      	str	r3, [r2, #20]
 8001b28:	e014      	b.n	8001b54 <pi_regulator_i_q+0xe4>
	}
	else if (current_q.i_part < -current_q.sat_i_part)
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b2c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b30:	4b24      	ldr	r3, [pc, #144]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b32:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b36:	eef1 7a67 	vneg.f32	s15, s15
 8001b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	d507      	bpl.n	8001b54 <pi_regulator_i_q+0xe4>
	{
		current_q.i_part = -current_q.sat_i_part;
 8001b44:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b46:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b4a:	eef1 7a67 	vneg.f32	s15, s15
 8001b4e:	4b1d      	ldr	r3, [pc, #116]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b50:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	// Output
	u_q_ref = current_q.p_part + current_q.i_part;
 8001b54:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b56:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b5c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b64:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <pi_regulator_i_q+0x158>)
 8001b66:	edc3 7a00 	vstr	s15, [r3]

	if (u_q_ref > current_q.sat_out)
 8001b6a:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b6c:	ed93 7a07 	vldr	s14, [r3, #28]
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <pi_regulator_i_q+0x158>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7e:	d504      	bpl.n	8001b8a <pi_regulator_i_q+0x11a>
	{
		u_q_ref = current_q.sat_out;
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b82:	69db      	ldr	r3, [r3, #28]
 8001b84:	4a10      	ldr	r2, [pc, #64]	; (8001bc8 <pi_regulator_i_q+0x158>)
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	e014      	b.n	8001bb4 <pi_regulator_i_q+0x144>
	}
	else if (u_q_ref < -current_q.sat_out)
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001b8c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b90:	eeb1 7a67 	vneg.f32	s14, s15
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <pi_regulator_i_q+0x158>)
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba2:	dd07      	ble.n	8001bb4 <pi_regulator_i_q+0x144>
	{
		u_q_ref = -current_q.sat_out;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <pi_regulator_i_q+0x154>)
 8001ba6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001baa:	eef1 7a67 	vneg.f32	s15, s15
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <pi_regulator_i_q+0x158>)
 8001bb0:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	1ffe8844 	.word	0x1ffe8844
 8001bc0:	1fff07a4 	.word	0x1fff07a4
 8001bc4:	1fff073c 	.word	0x1fff073c
 8001bc8:	1ffe8810 	.word	0x1ffe8810

08001bcc <pi_regulator_i_d>:

void pi_regulator_i_d(void) // i_d -> u_d_ref
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	current_d.error = i_d_ref - i_d;
 8001bd0:	4b51      	ldr	r3, [pc, #324]	; (8001d18 <pi_regulator_i_d+0x14c>)
 8001bd2:	ed93 7a00 	vldr	s14, [r3]
 8001bd6:	4b51      	ldr	r3, [pc, #324]	; (8001d1c <pi_regulator_i_d+0x150>)
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be0:	4b4f      	ldr	r3, [pc, #316]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001be2:	edc3 7a03 	vstr	s15, [r3, #12]

	// Proportional part computation
	current_d.p_part = current_d.error * current_d.kp;
 8001be6:	4b4e      	ldr	r3, [pc, #312]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001be8:	ed93 7a03 	vldr	s14, [r3, #12]
 8001bec:	4b4c      	ldr	r3, [pc, #304]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001bee:	edd3 7a00 	vldr	s15, [r3]
 8001bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf6:	4b4a      	ldr	r3, [pc, #296]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001bf8:	edc3 7a04 	vstr	s15, [r3, #16]
	if (current_d.p_part > current_d.sat_out)
 8001bfc:	4b48      	ldr	r3, [pc, #288]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001bfe:	ed93 7a04 	vldr	s14, [r3, #16]
 8001c02:	4b47      	ldr	r3, [pc, #284]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c04:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c10:	dd04      	ble.n	8001c1c <pi_regulator_i_d+0x50>
	{
		current_d.p_part = current_d.sat_out;
 8001c12:	4b43      	ldr	r3, [pc, #268]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	4a42      	ldr	r2, [pc, #264]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c18:	6113      	str	r3, [r2, #16]
 8001c1a:	e014      	b.n	8001c46 <pi_regulator_i_d+0x7a>
	}
	else if (current_d.p_part < -current_d.sat_out)
 8001c1c:	4b40      	ldr	r3, [pc, #256]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c1e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001c22:	4b3f      	ldr	r3, [pc, #252]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c24:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c28:	eef1 7a67 	vneg.f32	s15, s15
 8001c2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c34:	d507      	bpl.n	8001c46 <pi_regulator_i_d+0x7a>
	{
		current_d.p_part = -current_d.sat_out;
 8001c36:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c38:	edd3 7a07 	vldr	s15, [r3, #28]
 8001c3c:	eef1 7a67 	vneg.f32	s15, s15
 8001c40:	4b37      	ldr	r3, [pc, #220]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c42:	edc3 7a04 	vstr	s15, [r3, #16]
	}

	// Integral part computation
	current_d.i_part += current_d.error * current_d.ki;
 8001c46:	4b36      	ldr	r3, [pc, #216]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c48:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c4c:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c4e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c52:	4b33      	ldr	r3, [pc, #204]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c54:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c60:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c62:	edc3 7a05 	vstr	s15, [r3, #20]
	if (current_d.i_part > current_d.sat_i_part)
 8001c66:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c68:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c6c:	4b2c      	ldr	r3, [pc, #176]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c6e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	dd04      	ble.n	8001c86 <pi_regulator_i_d+0xba>
	{
		current_d.i_part = current_d.sat_i_part;
 8001c7c:	4b28      	ldr	r3, [pc, #160]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4a27      	ldr	r2, [pc, #156]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c82:	6153      	str	r3, [r2, #20]
 8001c84:	e014      	b.n	8001cb0 <pi_regulator_i_d+0xe4>
	}
	else if (current_d.i_part < -current_d.sat_i_part)
 8001c86:	4b26      	ldr	r3, [pc, #152]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c88:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c8c:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001c8e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c92:	eef1 7a67 	vneg.f32	s15, s15
 8001c96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9e:	d507      	bpl.n	8001cb0 <pi_regulator_i_d+0xe4>
	{
		current_d.i_part = -current_d.sat_i_part;
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001ca2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ca6:	eef1 7a67 	vneg.f32	s15, s15
 8001caa:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001cac:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	// Output
	u_d_ref = current_d.p_part + current_d.i_part;
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001cb2:	ed93 7a04 	vldr	s14, [r3, #16]
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001cb8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001cbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc0:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <pi_regulator_i_d+0x158>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]

	if (u_d_ref > current_d.sat_out)
 8001cc6:	4b16      	ldr	r3, [pc, #88]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001cc8:	ed93 7a07 	vldr	s14, [r3, #28]
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <pi_regulator_i_d+0x158>)
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	d504      	bpl.n	8001ce6 <pi_regulator_i_d+0x11a>
	{
		u_d_ref = current_d.sat_out;
 8001cdc:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001cde:	69db      	ldr	r3, [r3, #28]
 8001ce0:	4a10      	ldr	r2, [pc, #64]	; (8001d24 <pi_regulator_i_d+0x158>)
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	e014      	b.n	8001d10 <pi_regulator_i_d+0x144>
	}
	else if (u_d_ref < -current_d.sat_out)
 8001ce6:	4b0e      	ldr	r3, [pc, #56]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001ce8:	edd3 7a07 	vldr	s15, [r3, #28]
 8001cec:	eeb1 7a67 	vneg.f32	s14, s15
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <pi_regulator_i_d+0x158>)
 8001cf2:	edd3 7a00 	vldr	s15, [r3]
 8001cf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cfe:	dd07      	ble.n	8001d10 <pi_regulator_i_d+0x144>
	{
		u_d_ref = -current_d.sat_out;
 8001d00:	4b07      	ldr	r3, [pc, #28]	; (8001d20 <pi_regulator_i_d+0x154>)
 8001d02:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d06:	eef1 7a67 	vneg.f32	s15, s15
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <pi_regulator_i_d+0x158>)
 8001d0c:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	1ffe8848 	.word	0x1ffe8848
 8001d1c:	1fff07a8 	.word	0x1fff07a8
 8001d20:	1fff06f4 	.word	0x1fff06f4
 8001d24:	1ffe8854 	.word	0x1ffe8854

08001d28 <pi_regulator_speed>:

void pi_regulator_speed(void) // motor_spd -> i_q_ref
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
	speed.error = spd_ref - motor_spd;
 8001d2c:	4b53      	ldr	r3, [pc, #332]	; (8001e7c <pi_regulator_speed+0x154>)
 8001d2e:	ed93 7a00 	vldr	s14, [r3]
 8001d32:	4b53      	ldr	r3, [pc, #332]	; (8001e80 <pi_regulator_speed+0x158>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d44:	edc3 7a03 	vstr	s15, [r3, #12]

	// Proportional part computation
	speed.p_part = speed.error * speed.kp;
 8001d48:	4b4e      	ldr	r3, [pc, #312]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d4e:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d50:	edd3 7a00 	vldr	s15, [r3]
 8001d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d58:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d5a:	edc3 7a04 	vstr	s15, [r3, #16]
	if (speed.p_part > speed.sat_out)
 8001d5e:	4b49      	ldr	r3, [pc, #292]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d60:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d64:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d66:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d72:	dd04      	ble.n	8001d7e <pi_regulator_speed+0x56>
	{
		speed.p_part = speed.sat_out;
 8001d74:	4b43      	ldr	r3, [pc, #268]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	4a42      	ldr	r2, [pc, #264]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d7a:	6113      	str	r3, [r2, #16]
 8001d7c:	e014      	b.n	8001da8 <pi_regulator_speed+0x80>
	}
	else if (speed.p_part < -speed.sat_out)
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d80:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d84:	4b3f      	ldr	r3, [pc, #252]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d86:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d8a:	eef1 7a67 	vneg.f32	s15, s15
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	d507      	bpl.n	8001da8 <pi_regulator_speed+0x80>
	{
		speed.p_part = -speed.sat_out;
 8001d98:	4b3a      	ldr	r3, [pc, #232]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001d9a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d9e:	eef1 7a67 	vneg.f32	s15, s15
 8001da2:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001da4:	edc3 7a04 	vstr	s15, [r3, #16]
	}

	// Integral part computation
	speed.i_part += speed.error * speed.ki;
 8001da8:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001daa:	ed93 7a05 	vldr	s14, [r3, #20]
 8001dae:	4b35      	ldr	r3, [pc, #212]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001db0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001db4:	4b33      	ldr	r3, [pc, #204]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001db6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc2:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001dc4:	edc3 7a05 	vstr	s15, [r3, #20]
	if (speed.i_part > speed.sat_i_part)
 8001dc8:	4b2e      	ldr	r3, [pc, #184]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001dca:	ed93 7a05 	vldr	s14, [r3, #20]
 8001dce:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001dd0:	edd3 7a08 	vldr	s15, [r3, #32]
 8001dd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ddc:	dd04      	ble.n	8001de8 <pi_regulator_speed+0xc0>
	{
		speed.i_part = speed.sat_i_part;
 8001dde:	4b29      	ldr	r3, [pc, #164]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	4a28      	ldr	r2, [pc, #160]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001de4:	6153      	str	r3, [r2, #20]
 8001de6:	e014      	b.n	8001e12 <pi_regulator_speed+0xea>
	}
	else if (speed.i_part < -speed.sat_i_part)
 8001de8:	4b26      	ldr	r3, [pc, #152]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001dea:	ed93 7a05 	vldr	s14, [r3, #20]
 8001dee:	4b25      	ldr	r3, [pc, #148]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001df0:	edd3 7a08 	vldr	s15, [r3, #32]
 8001df4:	eef1 7a67 	vneg.f32	s15, s15
 8001df8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e00:	d507      	bpl.n	8001e12 <pi_regulator_speed+0xea>
	{
		speed.i_part = -speed.sat_i_part;
 8001e02:	4b20      	ldr	r3, [pc, #128]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e04:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e08:	eef1 7a67 	vneg.f32	s15, s15
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e0e:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	// Output
	i_q_ref = speed.p_part + speed.i_part;
 8001e12:	4b1c      	ldr	r3, [pc, #112]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e14:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e18:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e1a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e22:	4b19      	ldr	r3, [pc, #100]	; (8001e88 <pi_regulator_speed+0x160>)
 8001e24:	edc3 7a00 	vstr	s15, [r3]

	if (i_q_ref > speed.sat_out)
 8001e28:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e2a:	ed93 7a07 	vldr	s14, [r3, #28]
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <pi_regulator_speed+0x160>)
 8001e30:	edd3 7a00 	vldr	s15, [r3]
 8001e34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	d504      	bpl.n	8001e48 <pi_regulator_speed+0x120>
	{
		i_q_ref = speed.sat_out;
 8001e3e:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	4a11      	ldr	r2, [pc, #68]	; (8001e88 <pi_regulator_speed+0x160>)
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e014      	b.n	8001e72 <pi_regulator_speed+0x14a>
	}
	else if (i_q_ref < -speed.sat_out)
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e4a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e4e:	eeb1 7a67 	vneg.f32	s14, s15
 8001e52:	4b0d      	ldr	r3, [pc, #52]	; (8001e88 <pi_regulator_speed+0x160>)
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	dd07      	ble.n	8001e72 <pi_regulator_speed+0x14a>
	{
		i_q_ref = -speed.sat_out;
 8001e62:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <pi_regulator_speed+0x15c>)
 8001e64:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e68:	eef1 7a67 	vneg.f32	s15, s15
 8001e6c:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <pi_regulator_speed+0x160>)
 8001e6e:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	1ffe8850 	.word	0x1ffe8850
 8001e80:	1ffe883c 	.word	0x1ffe883c
 8001e84:	1fff0718 	.word	0x1fff0718
 8001e88:	1ffe8844 	.word	0x1ffe8844

08001e8c <pid_regulator_pos>:

void pid_regulator_pos(void) // mechanical_position_fast -> spd_ref
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
	int i = !(LOOP_SPD_ENABLE);
 8001e92:	4bba      	ldr	r3, [pc, #744]	; (800217c <pid_regulator_pos+0x2f0>)
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	bf0c      	ite	eq
 8001e9e:	2301      	moveq	r3, #1
 8001ea0:	2300      	movne	r3, #0
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	607b      	str	r3, [r7, #4]

	position[i].error = pos_ref - mechanical_position_fast;
 8001ea6:	4bb6      	ldr	r3, [pc, #728]	; (8002180 <pid_regulator_pos+0x2f4>)
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	4bb5      	ldr	r3, [pc, #724]	; (8002184 <pid_regulator_pos+0x2f8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	ee07 3a90 	vmov	s15, r3
 8001eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ebc:	49b2      	ldr	r1, [pc, #712]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	3308      	adds	r3, #8
 8001ecc:	edc3 7a01 	vstr	s15, [r3, #4]

	// Proportional part computation
	position[i].p_part = position[i].error * position[i].kp;
 8001ed0:	49ad      	ldr	r1, [pc, #692]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4413      	add	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	440b      	add	r3, r1
 8001ede:	3308      	adds	r3, #8
 8001ee0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ee4:	49a8      	ldr	r1, [pc, #672]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	4413      	add	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001efa:	49a3      	ldr	r1, [pc, #652]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	4613      	mov	r3, r2
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	440b      	add	r3, r1
 8001f08:	3310      	adds	r3, #16
 8001f0a:	edc3 7a00 	vstr	s15, [r3]
	if (position[i].p_part > position[i].sat_out)
 8001f0e:	499e      	ldr	r1, [pc, #632]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3310      	adds	r3, #16
 8001f1e:	ed93 7a00 	vldr	s14, [r3]
 8001f22:	4999      	ldr	r1, [pc, #612]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	3318      	adds	r3, #24
 8001f32:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3e:	dd12      	ble.n	8001f66 <pid_regulator_pos+0xda>
	{
		position[i].p_part = position[i].sat_out;
 8001f40:	4991      	ldr	r1, [pc, #580]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3318      	adds	r3, #24
 8001f50:	6859      	ldr	r1, [r3, #4]
 8001f52:	488d      	ldr	r0, [pc, #564]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4403      	add	r3, r0
 8001f60:	3310      	adds	r3, #16
 8001f62:	6019      	str	r1, [r3, #0]
 8001f64:	e030      	b.n	8001fc8 <pid_regulator_pos+0x13c>
	}
	else if (position[i].p_part < -position[i].sat_out)
 8001f66:	4988      	ldr	r1, [pc, #544]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3310      	adds	r3, #16
 8001f76:	ed93 7a00 	vldr	s14, [r3]
 8001f7a:	4983      	ldr	r1, [pc, #524]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	3318      	adds	r3, #24
 8001f8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f8e:	eef1 7a67 	vneg.f32	s15, s15
 8001f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9a:	d515      	bpl.n	8001fc8 <pid_regulator_pos+0x13c>
	{
		position[i].p_part = -position[i].sat_out;
 8001f9c:	497a      	ldr	r1, [pc, #488]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	3318      	adds	r3, #24
 8001fac:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fb0:	eef1 7a67 	vneg.f32	s15, s15
 8001fb4:	4974      	ldr	r1, [pc, #464]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3310      	adds	r3, #16
 8001fc4:	edc3 7a00 	vstr	s15, [r3]
	}

	// Integral part computation
	position[i].i_part += position[i].error * position[i].ki;
 8001fc8:	496f      	ldr	r1, [pc, #444]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	3310      	adds	r3, #16
 8001fd8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fdc:	496a      	ldr	r1, [pc, #424]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	440b      	add	r3, r1
 8001fea:	3308      	adds	r3, #8
 8001fec:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ff0:	4965      	ldr	r1, [pc, #404]	; (8002188 <pid_regulator_pos+0x2fc>)
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002002:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800200a:	495f      	ldr	r1, [pc, #380]	; (8002188 <pid_regulator_pos+0x2fc>)
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4613      	mov	r3, r2
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4413      	add	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	440b      	add	r3, r1
 8002018:	3310      	adds	r3, #16
 800201a:	edc3 7a01 	vstr	s15, [r3, #4]
	if (position[i].i_part > position[i].sat_i_part)
 800201e:	495a      	ldr	r1, [pc, #360]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	3310      	adds	r3, #16
 800202e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002032:	4955      	ldr	r1, [pc, #340]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	3320      	adds	r3, #32
 8002042:	edd3 7a00 	vldr	s15, [r3]
 8002046:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800204a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204e:	dd12      	ble.n	8002076 <pid_regulator_pos+0x1ea>
	{
		position[i].i_part = position[i].sat_i_part;
 8002050:	494d      	ldr	r1, [pc, #308]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	4413      	add	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	3320      	adds	r3, #32
 8002060:	6819      	ldr	r1, [r3, #0]
 8002062:	4849      	ldr	r0, [pc, #292]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4403      	add	r3, r0
 8002070:	3310      	adds	r3, #16
 8002072:	6059      	str	r1, [r3, #4]
 8002074:	e030      	b.n	80020d8 <pid_regulator_pos+0x24c>
	}
	else if (position[i].i_part < -position[i].sat_i_part)
 8002076:	4944      	ldr	r1, [pc, #272]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	4413      	add	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	440b      	add	r3, r1
 8002084:	3310      	adds	r3, #16
 8002086:	ed93 7a01 	vldr	s14, [r3, #4]
 800208a:	493f      	ldr	r1, [pc, #252]	; (8002188 <pid_regulator_pos+0x2fc>)
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	3320      	adds	r3, #32
 800209a:	edd3 7a00 	vldr	s15, [r3]
 800209e:	eef1 7a67 	vneg.f32	s15, s15
 80020a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020aa:	d515      	bpl.n	80020d8 <pid_regulator_pos+0x24c>
	{
		position[i].i_part = -position[i].sat_i_part;
 80020ac:	4936      	ldr	r1, [pc, #216]	; (8002188 <pid_regulator_pos+0x2fc>)
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	3320      	adds	r3, #32
 80020bc:	edd3 7a00 	vldr	s15, [r3]
 80020c0:	eef1 7a67 	vneg.f32	s15, s15
 80020c4:	4930      	ldr	r1, [pc, #192]	; (8002188 <pid_regulator_pos+0x2fc>)
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	4613      	mov	r3, r2
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	3310      	adds	r3, #16
 80020d4:	edc3 7a01 	vstr	s15, [r3, #4]
	}

	// Derived part computation	
	position[i].d_part = (position[i].error - err_old_pos) * position[i].kd;
 80020d8:	492b      	ldr	r1, [pc, #172]	; (8002188 <pid_regulator_pos+0x2fc>)
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	4413      	add	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	3308      	adds	r3, #8
 80020e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80020ec:	4b27      	ldr	r3, [pc, #156]	; (800218c <pid_regulator_pos+0x300>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020f6:	4924      	ldr	r1, [pc, #144]	; (8002188 <pid_regulator_pos+0x2fc>)
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	4413      	add	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	440b      	add	r3, r1
 8002104:	3308      	adds	r3, #8
 8002106:	edd3 7a00 	vldr	s15, [r3]
 800210a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210e:	491e      	ldr	r1, [pc, #120]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	3318      	adds	r3, #24
 800211e:	edc3 7a00 	vstr	s15, [r3]
	if (position[i].d_part > position[i].sat_out)
 8002122:	4919      	ldr	r1, [pc, #100]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4413      	add	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	440b      	add	r3, r1
 8002130:	3318      	adds	r3, #24
 8002132:	ed93 7a00 	vldr	s14, [r3]
 8002136:	4914      	ldr	r1, [pc, #80]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	3318      	adds	r3, #24
 8002146:	edd3 7a01 	vldr	s15, [r3, #4]
 800214a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002152:	dd1d      	ble.n	8002190 <pid_regulator_pos+0x304>
	{
		position[i].d_part = position[i].sat_out;
 8002154:	490c      	ldr	r1, [pc, #48]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	4413      	add	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	3318      	adds	r3, #24
 8002164:	6859      	ldr	r1, [r3, #4]
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <pid_regulator_pos+0x2fc>)
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	4413      	add	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4403      	add	r3, r0
 8002174:	3318      	adds	r3, #24
 8002176:	6019      	str	r1, [r3, #0]
 8002178:	e03b      	b.n	80021f2 <pid_regulator_pos+0x366>
 800217a:	bf00      	nop
 800217c:	1fff0650 	.word	0x1fff0650
 8002180:	1ffe884c 	.word	0x1ffe884c
 8002184:	1fff0654 	.word	0x1fff0654
 8002188:	1fff06a8 	.word	0x1fff06a8
 800218c:	1fff06f0 	.word	0x1fff06f0
	}
	else if (position[i].d_part < -position[i].sat_out)
 8002190:	4985      	ldr	r1, [pc, #532]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	4413      	add	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	3318      	adds	r3, #24
 80021a0:	ed93 7a00 	vldr	s14, [r3]
 80021a4:	4980      	ldr	r1, [pc, #512]	; (80023a8 <pid_regulator_pos+0x51c>)
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	3318      	adds	r3, #24
 80021b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80021b8:	eef1 7a67 	vneg.f32	s15, s15
 80021bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c4:	d515      	bpl.n	80021f2 <pid_regulator_pos+0x366>
	{
		position[i].d_part = -position[i].sat_out;
 80021c6:	4978      	ldr	r1, [pc, #480]	; (80023a8 <pid_regulator_pos+0x51c>)
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	3318      	adds	r3, #24
 80021d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80021da:	eef1 7a67 	vneg.f32	s15, s15
 80021de:	4972      	ldr	r1, [pc, #456]	; (80023a8 <pid_regulator_pos+0x51c>)
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	4413      	add	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	3318      	adds	r3, #24
 80021ee:	edc3 7a00 	vstr	s15, [r3]
	}

	// Output SPD or I
	switch (i)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <pid_regulator_pos+0x372>
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d068      	beq.n	80022ce <pid_regulator_pos+0x442>
			i_q_ref = -position[i].sat_out;
		}
		break;

	default:
		break;
 80021fc:	e0cf      	b.n	800239e <pid_regulator_pos+0x512>

	// Output SPD or I
	switch (i)
	{
	case (SPD_REF):
		spd_ref = position[i].p_part + position[i].i_part + position[i].d_part;
 80021fe:	496a      	ldr	r1, [pc, #424]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	3310      	adds	r3, #16
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	4965      	ldr	r1, [pc, #404]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	4413      	add	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3310      	adds	r3, #16
 8002222:	edd3 7a01 	vldr	s15, [r3, #4]
 8002226:	ee37 7a27 	vadd.f32	s14, s14, s15
 800222a:	495f      	ldr	r1, [pc, #380]	; (80023a8 <pid_regulator_pos+0x51c>)
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	4413      	add	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	3318      	adds	r3, #24
 800223a:	edd3 7a00 	vldr	s15, [r3]
 800223e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002242:	4b5a      	ldr	r3, [pc, #360]	; (80023ac <pid_regulator_pos+0x520>)
 8002244:	edc3 7a00 	vstr	s15, [r3]

		if (spd_ref > position[i].sat_out)
 8002248:	4957      	ldr	r1, [pc, #348]	; (80023a8 <pid_regulator_pos+0x51c>)
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	3318      	adds	r3, #24
 8002258:	ed93 7a01 	vldr	s14, [r3, #4]
 800225c:	4b53      	ldr	r3, [pc, #332]	; (80023ac <pid_regulator_pos+0x520>)
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226a:	d50b      	bpl.n	8002284 <pid_regulator_pos+0x3f8>
		{
			spd_ref = position[i].sat_out;
 800226c:	494e      	ldr	r1, [pc, #312]	; (80023a8 <pid_regulator_pos+0x51c>)
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4413      	add	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	3318      	adds	r3, #24
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4a4b      	ldr	r2, [pc, #300]	; (80023ac <pid_regulator_pos+0x520>)
 8002280:	6013      	str	r3, [r2, #0]
		}
		else if (spd_ref < -position[i].sat_out)
		{
			spd_ref = -position[i].sat_out;
		}
		break;
 8002282:	e08c      	b.n	800239e <pid_regulator_pos+0x512>

		if (spd_ref > position[i].sat_out)
		{
			spd_ref = position[i].sat_out;
		}
		else if (spd_ref < -position[i].sat_out)
 8002284:	4948      	ldr	r1, [pc, #288]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3318      	adds	r3, #24
 8002294:	edd3 7a01 	vldr	s15, [r3, #4]
 8002298:	eeb1 7a67 	vneg.f32	s14, s15
 800229c:	4b43      	ldr	r3, [pc, #268]	; (80023ac <pid_regulator_pos+0x520>)
 800229e:	edd3 7a00 	vldr	s15, [r3]
 80022a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022aa:	dc00      	bgt.n	80022ae <pid_regulator_pos+0x422>
		{
			spd_ref = -position[i].sat_out;
		}
		break;
 80022ac:	e077      	b.n	800239e <pid_regulator_pos+0x512>
		{
			spd_ref = position[i].sat_out;
		}
		else if (spd_ref < -position[i].sat_out)
		{
			spd_ref = -position[i].sat_out;
 80022ae:	493e      	ldr	r1, [pc, #248]	; (80023a8 <pid_regulator_pos+0x51c>)
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	4413      	add	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	3318      	adds	r3, #24
 80022be:	edd3 7a01 	vldr	s15, [r3, #4]
 80022c2:	eef1 7a67 	vneg.f32	s15, s15
 80022c6:	4b39      	ldr	r3, [pc, #228]	; (80023ac <pid_regulator_pos+0x520>)
 80022c8:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80022cc:	e067      	b.n	800239e <pid_regulator_pos+0x512>

	case (I_REF):
		i_q_ref = position[i].p_part + position[i].i_part + position[i].d_part;
 80022ce:	4936      	ldr	r1, [pc, #216]	; (80023a8 <pid_regulator_pos+0x51c>)
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	3310      	adds	r3, #16
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	4931      	ldr	r1, [pc, #196]	; (80023a8 <pid_regulator_pos+0x51c>)
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	3310      	adds	r3, #16
 80022f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80022f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022fa:	492b      	ldr	r1, [pc, #172]	; (80023a8 <pid_regulator_pos+0x51c>)
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	4413      	add	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	3318      	adds	r3, #24
 800230a:	edd3 7a00 	vldr	s15, [r3]
 800230e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002312:	4b27      	ldr	r3, [pc, #156]	; (80023b0 <pid_regulator_pos+0x524>)
 8002314:	edc3 7a00 	vstr	s15, [r3]

		if (i_q_ref > position[i].sat_out)
 8002318:	4923      	ldr	r1, [pc, #140]	; (80023a8 <pid_regulator_pos+0x51c>)
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	4413      	add	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	3318      	adds	r3, #24
 8002328:	ed93 7a01 	vldr	s14, [r3, #4]
 800232c:	4b20      	ldr	r3, [pc, #128]	; (80023b0 <pid_regulator_pos+0x524>)
 800232e:	edd3 7a00 	vldr	s15, [r3]
 8002332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233a:	d50b      	bpl.n	8002354 <pid_regulator_pos+0x4c8>
		{
			i_q_ref = position[i].sat_out;
 800233c:	491a      	ldr	r1, [pc, #104]	; (80023a8 <pid_regulator_pos+0x51c>)
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	3318      	adds	r3, #24
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	4a18      	ldr	r2, [pc, #96]	; (80023b0 <pid_regulator_pos+0x524>)
 8002350:	6013      	str	r3, [r2, #0]
		}
		else if (i_q_ref < -position[i].sat_out)
		{
			i_q_ref = -position[i].sat_out;
		}
		break;
 8002352:	e023      	b.n	800239c <pid_regulator_pos+0x510>

		if (i_q_ref > position[i].sat_out)
		{
			i_q_ref = position[i].sat_out;
		}
		else if (i_q_ref < -position[i].sat_out)
 8002354:	4914      	ldr	r1, [pc, #80]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4413      	add	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	3318      	adds	r3, #24
 8002364:	edd3 7a01 	vldr	s15, [r3, #4]
 8002368:	eeb1 7a67 	vneg.f32	s14, s15
 800236c:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <pid_regulator_pos+0x524>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237a:	dc00      	bgt.n	800237e <pid_regulator_pos+0x4f2>
		{
			i_q_ref = -position[i].sat_out;
		}
		break;
 800237c:	e00e      	b.n	800239c <pid_regulator_pos+0x510>
		{
			i_q_ref = position[i].sat_out;
		}
		else if (i_q_ref < -position[i].sat_out)
		{
			i_q_ref = -position[i].sat_out;
 800237e:	490a      	ldr	r1, [pc, #40]	; (80023a8 <pid_regulator_pos+0x51c>)
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	3318      	adds	r3, #24
 800238e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002392:	eef1 7a67 	vneg.f32	s15, s15
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <pid_regulator_pos+0x524>)
 8002398:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 800239c:	bf00      	nop

	default:
		break;
	}
}
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	1fff06a8 	.word	0x1fff06a8
 80023ac:	1ffe8850 	.word	0x1ffe8850
 80023b0:	1ffe8844 	.word	0x1ffe8844

080023b4 <pi_init>:

void pi_init(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
	current_q.kp = 10;
 80023b8:	4b39      	ldr	r3, [pc, #228]	; (80024a0 <pi_init+0xec>)
 80023ba:	4a3a      	ldr	r2, [pc, #232]	; (80024a4 <pi_init+0xf0>)
 80023bc:	601a      	str	r2, [r3, #0]
	current_q.ki = 0.05;
 80023be:	4b38      	ldr	r3, [pc, #224]	; (80024a0 <pi_init+0xec>)
 80023c0:	4a39      	ldr	r2, [pc, #228]	; (80024a8 <pi_init+0xf4>)
 80023c2:	605a      	str	r2, [r3, #4]
	current_q.kd = 0;
 80023c4:	4b36      	ldr	r3, [pc, #216]	; (80024a0 <pi_init+0xec>)
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
	current_q.sat_out = 15000;
 80023cc:	4b34      	ldr	r3, [pc, #208]	; (80024a0 <pi_init+0xec>)
 80023ce:	4a37      	ldr	r2, [pc, #220]	; (80024ac <pi_init+0xf8>)
 80023d0:	61da      	str	r2, [r3, #28]
	current_q.sat_i_part = current_q.sat_out / 10;
 80023d2:	4b33      	ldr	r3, [pc, #204]	; (80024a0 <pi_init+0xec>)
 80023d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80023d8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 80023dc:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80023e0:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <pi_init+0xec>)
 80023e2:	edc3 7a08 	vstr	s15, [r3, #32]

	current_d.kp = current_q.kp;
 80023e6:	4b2e      	ldr	r3, [pc, #184]	; (80024a0 <pi_init+0xec>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a31      	ldr	r2, [pc, #196]	; (80024b0 <pi_init+0xfc>)
 80023ec:	6013      	str	r3, [r2, #0]
	current_d.ki = current_q.ki;
 80023ee:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <pi_init+0xec>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	4a2f      	ldr	r2, [pc, #188]	; (80024b0 <pi_init+0xfc>)
 80023f4:	6053      	str	r3, [r2, #4]
	current_d.kd = current_q.kd;
 80023f6:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <pi_init+0xec>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	4a2d      	ldr	r2, [pc, #180]	; (80024b0 <pi_init+0xfc>)
 80023fc:	6093      	str	r3, [r2, #8]
	current_d.sat_out = current_q.sat_out;
 80023fe:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <pi_init+0xec>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4a2b      	ldr	r2, [pc, #172]	; (80024b0 <pi_init+0xfc>)
 8002404:	61d3      	str	r3, [r2, #28]
	current_d.sat_i_part = current_q.sat_i_part;
 8002406:	4b26      	ldr	r3, [pc, #152]	; (80024a0 <pi_init+0xec>)
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	4a29      	ldr	r2, [pc, #164]	; (80024b0 <pi_init+0xfc>)
 800240c:	6213      	str	r3, [r2, #32]

	speed.kp = 200;
 800240e:	4b29      	ldr	r3, [pc, #164]	; (80024b4 <pi_init+0x100>)
 8002410:	4a29      	ldr	r2, [pc, #164]	; (80024b8 <pi_init+0x104>)
 8002412:	601a      	str	r2, [r3, #0]
	speed.ki = 5;
 8002414:	4b27      	ldr	r3, [pc, #156]	; (80024b4 <pi_init+0x100>)
 8002416:	4a29      	ldr	r2, [pc, #164]	; (80024bc <pi_init+0x108>)
 8002418:	605a      	str	r2, [r3, #4]
	speed.kd = 0;
 800241a:	4b26      	ldr	r3, [pc, #152]	; (80024b4 <pi_init+0x100>)
 800241c:	f04f 0200 	mov.w	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
	speed.sat_out = 5000;
 8002422:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <pi_init+0x100>)
 8002424:	4a26      	ldr	r2, [pc, #152]	; (80024c0 <pi_init+0x10c>)
 8002426:	61da      	str	r2, [r3, #28]
	speed.sat_i_part = speed.sat_out / 10;
 8002428:	4b22      	ldr	r3, [pc, #136]	; (80024b4 <pi_init+0x100>)
 800242a:	edd3 7a07 	vldr	s15, [r3, #28]
 800242e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 8002432:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002436:	4b1f      	ldr	r3, [pc, #124]	; (80024b4 <pi_init+0x100>)
 8002438:	edc3 7a08 	vstr	s15, [r3, #32]

	position[0].kp = 0.3;
 800243c:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <pi_init+0x110>)
 800243e:	4a22      	ldr	r2, [pc, #136]	; (80024c8 <pi_init+0x114>)
 8002440:	601a      	str	r2, [r3, #0]
	position[0].ki = 0.0015;
 8002442:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <pi_init+0x110>)
 8002444:	4a21      	ldr	r2, [pc, #132]	; (80024cc <pi_init+0x118>)
 8002446:	605a      	str	r2, [r3, #4]
	position[0].kd = 0;
 8002448:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <pi_init+0x110>)
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
	position[0].sat_out = 50;
 8002450:	4b1c      	ldr	r3, [pc, #112]	; (80024c4 <pi_init+0x110>)
 8002452:	4a1f      	ldr	r2, [pc, #124]	; (80024d0 <pi_init+0x11c>)
 8002454:	61da      	str	r2, [r3, #28]
	position[0].sat_i_part = position[0].sat_out / 10;
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <pi_init+0x110>)
 8002458:	edd3 7a07 	vldr	s15, [r3, #28]
 800245c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 8002460:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002464:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <pi_init+0x110>)
 8002466:	edc3 7a08 	vstr	s15, [r3, #32]

	position[1].kp = 0.5;
 800246a:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <pi_init+0x110>)
 800246c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002470:	625a      	str	r2, [r3, #36]	; 0x24
	position[1].ki = 0.025;
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <pi_init+0x110>)
 8002474:	4a17      	ldr	r2, [pc, #92]	; (80024d4 <pi_init+0x120>)
 8002476:	629a      	str	r2, [r3, #40]	; 0x28
	position[1].kd = 25.0;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <pi_init+0x110>)
 800247a:	4a17      	ldr	r2, [pc, #92]	; (80024d8 <pi_init+0x124>)
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c
	position[1].sat_out = 5000;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <pi_init+0x110>)
 8002480:	4a0f      	ldr	r2, [pc, #60]	; (80024c0 <pi_init+0x10c>)
 8002482:	641a      	str	r2, [r3, #64]	; 0x40
	position[1].sat_i_part = position[1].sat_out / 10;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <pi_init+0x110>)
 8002486:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800248a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 800248e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <pi_init+0x110>)
 8002494:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

}
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	1fff073c 	.word	0x1fff073c
 80024a4:	41200000 	.word	0x41200000
 80024a8:	3d4ccccd 	.word	0x3d4ccccd
 80024ac:	466a6000 	.word	0x466a6000
 80024b0:	1fff06f4 	.word	0x1fff06f4
 80024b4:	1fff0718 	.word	0x1fff0718
 80024b8:	43480000 	.word	0x43480000
 80024bc:	40a00000 	.word	0x40a00000
 80024c0:	459c4000 	.word	0x459c4000
 80024c4:	1fff06a8 	.word	0x1fff06a8
 80024c8:	3e99999a 	.word	0x3e99999a
 80024cc:	3ac49ba6 	.word	0x3ac49ba6
 80024d0:	42480000 	.word	0x42480000
 80024d4:	3ccccccd 	.word	0x3ccccccd
 80024d8:	41c80000 	.word	0x41c80000

080024dc <ProbeScope_Init>:
* Returns    : none
************************************************************************************************************************
*/

void  ProbeScope_Init (uint32_t  sampling_clk_hz)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
    static  CPU_INT32U  temp = 0;


    ProbeScope_Ch1.En             = 0;
 80024e4:	4b37      	ldr	r3, [pc, #220]	; (80025c4 <ProbeScope_Init+0xe8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
#if PROBE_SCOPE_MAX_CH >= 2       
    ProbeScope_Ch2.En             = 0;
 80024ea:	4b37      	ldr	r3, [pc, #220]	; (80025c8 <ProbeScope_Init+0xec>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 3       
    ProbeScope_Ch3.En             = 0;
 80024f0:	4b36      	ldr	r3, [pc, #216]	; (80025cc <ProbeScope_Init+0xf0>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 4       
    ProbeScope_Ch4.En             = 0;
 80024f6:	4b36      	ldr	r3, [pc, #216]	; (80025d0 <ProbeScope_Init+0xf4>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 5       
    ProbeScope_Ch5.En             = 0;
 80024fc:	4b35      	ldr	r3, [pc, #212]	; (80025d4 <ProbeScope_Init+0xf8>)
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 6       
    ProbeScope_Ch6.En             = 0;
 8002502:	4b35      	ldr	r3, [pc, #212]	; (80025d8 <ProbeScope_Init+0xfc>)
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 7       
    ProbeScope_Ch7.En             = 0;
 8002508:	4b34      	ldr	r3, [pc, #208]	; (80025dc <ProbeScope_Init+0x100>)
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
#endif                            
#if PROBE_SCOPE_MAX_CH >= 8       
    ProbeScope_Ch8.En             = 0;
 800250e:	4b34      	ldr	r3, [pc, #208]	; (80025e0 <ProbeScope_Init+0x104>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
#endif

    ProbeScope_Mode               = PROBE_SCOPE_MODE_OFF;
 8002514:	4b33      	ldr	r3, [pc, #204]	; (80025e4 <ProbeScope_Init+0x108>)
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
    ProbeScope_State              = PROBE_SCOPE_STATE_START;
 800251a:	4b33      	ldr	r3, [pc, #204]	; (80025e8 <ProbeScope_Init+0x10c>)
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
    ProbeScope_TrigChSel          = PROBE_SCOPE_CH1;                         // Default trigger channel
 8002520:	4b32      	ldr	r3, [pc, #200]	; (80025ec <ProbeScope_Init+0x110>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
    ProbeScope_SampleIxPrev       = 0;
 8002526:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <ProbeScope_Init+0x114>)
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
    ProbeScope_SampleIxCur        = 0;
 800252c:	4b31      	ldr	r3, [pc, #196]	; (80025f4 <ProbeScope_Init+0x118>)
 800252e:	2200      	movs	r2, #0
 8002530:	601a      	str	r2, [r3, #0]
    ProbeScope_TrigFlag           = 0;
 8002532:	4b31      	ldr	r3, [pc, #196]	; (80025f8 <ProbeScope_Init+0x11c>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
    ProbeScope_TrigDispPos        = 0;
 8002538:	4b30      	ldr	r3, [pc, #192]	; (80025fc <ProbeScope_Init+0x120>)
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]
    ProbeScope_TrigHoldOff        = 0;
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <ProbeScope_Init+0x124>)
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
    ProbeScope_TrigHoldOffCtr     = 0;
 8002544:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <ProbeScope_Init+0x128>)
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
    ProbeScope_DataRdyFlag        = 0;
 800254a:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <ProbeScope_Init+0x12c>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
    ProbeScope_SamplesPreTrigCtr  = ProbeScope_TrigDispPos;
 8002550:	4b2a      	ldr	r3, [pc, #168]	; (80025fc <ProbeScope_Init+0x120>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a2d      	ldr	r2, [pc, #180]	; (800260c <ProbeScope_Init+0x130>)
 8002556:	6013      	str	r3, [r2, #0]
    ProbeScope_SamplesPostTrigCtr = PROBE_SCOPE_MAX_SAMPLES;
 8002558:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <ProbeScope_Init+0x134>)
 800255a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800255e:	601a      	str	r2, [r3, #0]
    ProbeScope_TrigSlope          = PROBE_SCOPE_TRIG_POS;                    // We assume a positive going signal by default
 8002560:	4b2c      	ldr	r3, [pc, #176]	; (8002614 <ProbeScope_Init+0x138>)
 8002562:	2201      	movs	r2, #1
 8002564:	601a      	str	r2, [r3, #0]
    temp                          = ProbeScopeDbg_MaxSamples;
 8002566:	4b2c      	ldr	r3, [pc, #176]	; (8002618 <ProbeScope_Init+0x13c>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b29b      	uxth	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	4b2b      	ldr	r3, [pc, #172]	; (800261c <ProbeScope_Init+0x140>)
 8002570:	601a      	str	r2, [r3, #0]
    temp                         += ProbeScopeDbg_MaxCh;
 8002572:	4b2b      	ldr	r3, [pc, #172]	; (8002620 <ProbeScope_Init+0x144>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	461a      	mov	r2, r3
 800257a:	4b28      	ldr	r3, [pc, #160]	; (800261c <ProbeScope_Init+0x140>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4413      	add	r3, r2
 8002580:	4a26      	ldr	r2, [pc, #152]	; (800261c <ProbeScope_Init+0x140>)
 8002582:	6013      	str	r3, [r2, #0]
    temp                         += ProbeScopeDbg_16BitEn;
 8002584:	4b27      	ldr	r3, [pc, #156]	; (8002624 <ProbeScope_Init+0x148>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b24      	ldr	r3, [pc, #144]	; (800261c <ProbeScope_Init+0x140>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4413      	add	r3, r2
 800258e:	4a23      	ldr	r2, [pc, #140]	; (800261c <ProbeScope_Init+0x140>)
 8002590:	6013      	str	r3, [r2, #0]
    temp                         += ProbeScopeDbg_32BitEn;
 8002592:	4b25      	ldr	r3, [pc, #148]	; (8002628 <ProbeScope_Init+0x14c>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4b21      	ldr	r3, [pc, #132]	; (800261c <ProbeScope_Init+0x140>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4413      	add	r3, r2
 800259c:	4a1f      	ldr	r2, [pc, #124]	; (800261c <ProbeScope_Init+0x140>)
 800259e:	6013      	str	r3, [r2, #0]
    ProbeScope_SamplingClkDiv     =    1;
 80025a0:	4b22      	ldr	r3, [pc, #136]	; (800262c <ProbeScope_Init+0x150>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	801a      	strh	r2, [r3, #0]
    ProbeScope_SamplingClkDivCtr  =    0;
 80025a6:	4b22      	ldr	r3, [pc, #136]	; (8002630 <ProbeScope_Init+0x154>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	801a      	strh	r2, [r3, #0]
    ProbeScope_SamplingClkHz      = sampling_clk_hz;
 80025ac:	4a21      	ldr	r2, [pc, #132]	; (8002634 <ProbeScope_Init+0x158>)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6013      	str	r3, [r2, #0]
    ProbeScope_InitFlag           =    1;
 80025b2:	4b21      	ldr	r3, [pc, #132]	; (8002638 <ProbeScope_Init+0x15c>)
 80025b4:	2201      	movs	r2, #1
 80025b6:	601a      	str	r2, [r3, #0]
}
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	1ffe8858 	.word	0x1ffe8858
 80025c8:	1ffe9810 	.word	0x1ffe9810
 80025cc:	1ffea7c8 	.word	0x1ffea7c8
 80025d0:	1ffeb780 	.word	0x1ffeb780
 80025d4:	1ffec738 	.word	0x1ffec738
 80025d8:	1ffed6f0 	.word	0x1ffed6f0
 80025dc:	1ffee6a8 	.word	0x1ffee6a8
 80025e0:	1ffef660 	.word	0x1ffef660
 80025e4:	1fff0618 	.word	0x1fff0618
 80025e8:	1fff0638 	.word	0x1fff0638
 80025ec:	1fff0619 	.word	0x1fff0619
 80025f0:	1fff0624 	.word	0x1fff0624
 80025f4:	1fff0628 	.word	0x1fff0628
 80025f8:	1fff0760 	.word	0x1fff0760
 80025fc:	1fff076c 	.word	0x1fff076c
 8002600:	1fff0770 	.word	0x1fff0770
 8002604:	1fff061c 	.word	0x1fff061c
 8002608:	1fff0778 	.word	0x1fff0778
 800260c:	1fff062c 	.word	0x1fff062c
 8002610:	1fff0630 	.word	0x1fff0630
 8002614:	1fff0620 	.word	0x1fff0620
 8002618:	1ffe8814 	.word	0x1ffe8814
 800261c:	1fff063c 	.word	0x1fff063c
 8002620:	1ffe8816 	.word	0x1ffe8816
 8002624:	1ffe8818 	.word	0x1ffe8818
 8002628:	1ffe881c 	.word	0x1ffe881c
 800262c:	1fff0634 	.word	0x1fff0634
 8002630:	1fff0636 	.word	0x1fff0636
 8002634:	1fff0764 	.word	0x1fff0764
 8002638:	1fff0774 	.word	0x1fff0774

0800263c <ProbeScope_Sampling>:
* Returns    : none
************************************************************************************************************************
*/

void  ProbeScope_Sampling (void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
    switch (ProbeScope_Mode) {
 8002640:	4b0e      	ldr	r3, [pc, #56]	; (800267c <ProbeScope_Sampling+0x40>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d817      	bhi.n	8002678 <ProbeScope_Sampling+0x3c>
 8002648:	a201      	add	r2, pc, #4	; (adr r2, 8002650 <ProbeScope_Sampling+0x14>)
 800264a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264e:	bf00      	nop
 8002650:	08002661 	.word	0x08002661
 8002654:	08002667 	.word	0x08002667
 8002658:	0800266d 	.word	0x0800266d
 800265c:	08002673 	.word	0x08002673
        case PROBE_SCOPE_MODE_OFF:
             ProbeScope_ModeOff();
 8002660:	f000 f80e 	bl	8002680 <ProbeScope_ModeOff>
             break;
 8002664:	e008      	b.n	8002678 <ProbeScope_Sampling+0x3c>
    
        case PROBE_SCOPE_MODE_SINGLE:
             ProbeScope_ModeTrig();
 8002666:	f000 f85d 	bl	8002724 <ProbeScope_ModeTrig>
             break;
 800266a:	e005      	b.n	8002678 <ProbeScope_Sampling+0x3c>
    
        case PROBE_SCOPE_MODE_CONTINUOUS:
             ProbeScope_ModeContinuous();
 800266c:	f000 f81c 	bl	80026a8 <ProbeScope_ModeContinuous>
             break;
 8002670:	e002      	b.n	8002678 <ProbeScope_Sampling+0x3c>
    
        case PROBE_SCOPE_MODE_TRIG:
             ProbeScope_ModeTrig(); 
 8002672:	f000 f857 	bl	8002724 <ProbeScope_ModeTrig>
             break;
 8002676:	bf00      	nop
    }
}
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	1fff0618 	.word	0x1fff0618

08002680 <ProbeScope_ModeOff>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_ModeOff (void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
    ProbeScope_State = PROBE_SCOPE_STATE_START;                                // Force Triggered mode state to START
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <ProbeScope_ModeOff+0x20>)
 8002686:	2200      	movs	r2, #0
 8002688:	701a      	strb	r2, [r3, #0]
    if (ProbeScope_SamplingClkDiv == 0) {
 800268a:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <ProbeScope_ModeOff+0x24>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d102      	bne.n	8002698 <ProbeScope_ModeOff+0x18>
        ProbeScope_SamplingClkDiv =  1;
 8002692:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <ProbeScope_ModeOff+0x24>)
 8002694:	2201      	movs	r2, #1
 8002696:	801a      	strh	r2, [r3, #0]
    }
}
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	1fff0638 	.word	0x1fff0638
 80026a4:	1fff0634 	.word	0x1fff0634

080026a8 <ProbeScope_ModeContinuous>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_ModeContinuous (void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
    if (ProbeScope_DataRdyFlag == 0) {                                          // Read one buffer's worth of data
 80026ac:	4b17      	ldr	r3, [pc, #92]	; (800270c <ProbeScope_ModeContinuous+0x64>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d126      	bne.n	8002702 <ProbeScope_ModeContinuous+0x5a>
        ProbeScope_TrigFlag = 0;
 80026b4:	4b16      	ldr	r3, [pc, #88]	; (8002710 <ProbeScope_ModeContinuous+0x68>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
        if (ProbeScope_SamplingClkDivCtr > 1) {
 80026ba:	4b16      	ldr	r3, [pc, #88]	; (8002714 <ProbeScope_ModeContinuous+0x6c>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d906      	bls.n	80026d0 <ProbeScope_ModeContinuous+0x28>
            ProbeScope_SamplingClkDivCtr--;
 80026c2:	4b14      	ldr	r3, [pc, #80]	; (8002714 <ProbeScope_ModeContinuous+0x6c>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	4b12      	ldr	r3, [pc, #72]	; (8002714 <ProbeScope_ModeContinuous+0x6c>)
 80026cc:	801a      	strh	r2, [r3, #0]
 80026ce:	e018      	b.n	8002702 <ProbeScope_ModeContinuous+0x5a>
        } else {
            if (ProbeScope_SamplingClkDiv == 0) {                               // Make sure clock divider is not 0
 80026d0:	4b11      	ldr	r3, [pc, #68]	; (8002718 <ProbeScope_ModeContinuous+0x70>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d102      	bne.n	80026de <ProbeScope_ModeContinuous+0x36>
                ProbeScope_SamplingClkDiv =  1;
 80026d8:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <ProbeScope_ModeContinuous+0x70>)
 80026da:	2201      	movs	r2, #1
 80026dc:	801a      	strh	r2, [r3, #0]
            }
            ProbeScope_SamplingClkDivCtr  = ProbeScope_SamplingClkDiv;
 80026de:	4b0e      	ldr	r3, [pc, #56]	; (8002718 <ProbeScope_ModeContinuous+0x70>)
 80026e0:	881a      	ldrh	r2, [r3, #0]
 80026e2:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <ProbeScope_ModeContinuous+0x6c>)
 80026e4:	801a      	strh	r2, [r3, #0]
            ProbeScope_SampleChAll();                                           // Get the first sample to create a 'previous' value for triggering
 80026e6:	f000 f8e5 	bl	80028b4 <ProbeScope_SampleChAll>
            ProbeScope_SamplePosNext();                                         // Position to next sample
 80026ea:	f000 fa0b 	bl	8002b04 <ProbeScope_SamplePosNext>
            if (ProbeScope_SampleIxCur == 0) {                                  // Read one buffer's worth of data
 80026ee:	4b0b      	ldr	r3, [pc, #44]	; (800271c <ProbeScope_ModeContinuous+0x74>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d105      	bne.n	8002702 <ProbeScope_ModeContinuous+0x5a>
                ProbeScope_DataRdyFlag = 1;   
 80026f6:	4b05      	ldr	r3, [pc, #20]	; (800270c <ProbeScope_ModeContinuous+0x64>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	601a      	str	r2, [r3, #0]
                ProbeScope_TrigFlag    = 1;
 80026fc:	4b04      	ldr	r3, [pc, #16]	; (8002710 <ProbeScope_ModeContinuous+0x68>)
 80026fe:	2201      	movs	r2, #1
 8002700:	601a      	str	r2, [r3, #0]
            }
        }
    }
    ProbeScope_State = PROBE_SCOPE_STATE_START;                                 // Force Triggered mode state to START
 8002702:	4b07      	ldr	r3, [pc, #28]	; (8002720 <ProbeScope_ModeContinuous+0x78>)
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
}
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	1fff0778 	.word	0x1fff0778
 8002710:	1fff0760 	.word	0x1fff0760
 8002714:	1fff0636 	.word	0x1fff0636
 8002718:	1fff0634 	.word	0x1fff0634
 800271c:	1fff0628 	.word	0x1fff0628
 8002720:	1fff0638 	.word	0x1fff0638

08002724 <ProbeScope_ModeTrig>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_ModeTrig (void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
    if (ProbeScope_SamplingClkDivCtr > 1) {
 8002728:	4b55      	ldr	r3, [pc, #340]	; (8002880 <ProbeScope_ModeTrig+0x15c>)
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d906      	bls.n	800273e <ProbeScope_ModeTrig+0x1a>
        ProbeScope_SamplingClkDivCtr--;
 8002730:	4b53      	ldr	r3, [pc, #332]	; (8002880 <ProbeScope_ModeTrig+0x15c>)
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	3b01      	subs	r3, #1
 8002736:	b29a      	uxth	r2, r3
 8002738:	4b51      	ldr	r3, [pc, #324]	; (8002880 <ProbeScope_ModeTrig+0x15c>)
 800273a:	801a      	strh	r2, [r3, #0]
 800273c:	e09e      	b.n	800287c <ProbeScope_ModeTrig+0x158>
    } else { 
        if (ProbeScope_SamplingClkDiv == 0) {                                        // Make sure clock divider is not 0
 800273e:	4b51      	ldr	r3, [pc, #324]	; (8002884 <ProbeScope_ModeTrig+0x160>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d102      	bne.n	800274c <ProbeScope_ModeTrig+0x28>
            ProbeScope_SamplingClkDiv =  1;
 8002746:	4b4f      	ldr	r3, [pc, #316]	; (8002884 <ProbeScope_ModeTrig+0x160>)
 8002748:	2201      	movs	r2, #1
 800274a:	801a      	strh	r2, [r3, #0]
        }
        ProbeScope_SamplingClkDivCtr = ProbeScope_SamplingClkDiv;
 800274c:	4b4d      	ldr	r3, [pc, #308]	; (8002884 <ProbeScope_ModeTrig+0x160>)
 800274e:	881a      	ldrh	r2, [r3, #0]
 8002750:	4b4b      	ldr	r3, [pc, #300]	; (8002880 <ProbeScope_ModeTrig+0x15c>)
 8002752:	801a      	strh	r2, [r3, #0]
        switch (ProbeScope_State) {
 8002754:	4b4c      	ldr	r3, [pc, #304]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b03      	cmp	r3, #3
 800275a:	f200 808b 	bhi.w	8002874 <ProbeScope_ModeTrig+0x150>
 800275e:	a201      	add	r2, pc, #4	; (adr r2, 8002764 <ProbeScope_ModeTrig+0x40>)
 8002760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002764:	08002775 	.word	0x08002775
 8002768:	080027b1 	.word	0x080027b1
 800276c:	080027f1 	.word	0x080027f1
 8002770:	08002839 	.word	0x08002839
            case PROBE_SCOPE_STATE_START:
                 ProbeScope_DataRdyFlag        = 0;
 8002774:	4b45      	ldr	r3, [pc, #276]	; (800288c <ProbeScope_ModeTrig+0x168>)
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
                 ProbeScope_TrigFlag           = 0;
 800277a:	4b45      	ldr	r3, [pc, #276]	; (8002890 <ProbeScope_ModeTrig+0x16c>)
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
                 ProbeScope_SampleIxPrev       = 0;
 8002780:	4b44      	ldr	r3, [pc, #272]	; (8002894 <ProbeScope_ModeTrig+0x170>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
                 ProbeScope_SampleIxCur        = 0;
 8002786:	4b44      	ldr	r3, [pc, #272]	; (8002898 <ProbeScope_ModeTrig+0x174>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
                 ProbeScope_TrigHoldOffCtr     = 0;
 800278c:	4b43      	ldr	r3, [pc, #268]	; (800289c <ProbeScope_ModeTrig+0x178>)
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]
                 ProbeScope_SamplesPostTrigCtr = 0;
 8002792:	4b43      	ldr	r3, [pc, #268]	; (80028a0 <ProbeScope_ModeTrig+0x17c>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
                 ProbeScope_SamplesPreTrigCtr  = ProbeScope_TrigDispPos;            // Minimum number of samples pre-trigger
 8002798:	4b42      	ldr	r3, [pc, #264]	; (80028a4 <ProbeScope_ModeTrig+0x180>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a42      	ldr	r2, [pc, #264]	; (80028a8 <ProbeScope_ModeTrig+0x184>)
 800279e:	6013      	str	r3, [r2, #0]
                 ProbeScope_SampleChAll();                                          // Get the first sample to create a 'previous' value for triggering
 80027a0:	f000 f888 	bl	80028b4 <ProbeScope_SampleChAll>
                 ProbeScope_SamplePosNext();
 80027a4:	f000 f9ae 	bl	8002b04 <ProbeScope_SamplePosNext>
                 ProbeScope_State              = PROBE_SCOPE_STATE_SAMPLING_PRE_TRIG;
 80027a8:	4b37      	ldr	r3, [pc, #220]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	701a      	strb	r2, [r3, #0]
                 break;
 80027ae:	e065      	b.n	800287c <ProbeScope_ModeTrig+0x158>
                 
            case PROBE_SCOPE_STATE_SAMPLING_PRE_TRIG:
                 ProbeScope_SampleChAll();                                          // Get the next sample
 80027b0:	f000 f880 	bl	80028b4 <ProbeScope_SampleChAll>
                 if (ProbeScope_SamplesPreTrigCtr > 0) {                            // We need a minimum number of samples before the trigger
 80027b4:	4b3c      	ldr	r3, [pc, #240]	; (80028a8 <ProbeScope_ModeTrig+0x184>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <ProbeScope_ModeTrig+0xa4>
                     ProbeScope_SamplesPreTrigCtr--;                               
 80027bc:	4b3a      	ldr	r3, [pc, #232]	; (80028a8 <ProbeScope_ModeTrig+0x184>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	4a39      	ldr	r2, [pc, #228]	; (80028a8 <ProbeScope_ModeTrig+0x184>)
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	e001      	b.n	80027cc <ProbeScope_ModeTrig+0xa8>
                 } else {
                     ProbeScope_IsTrig();                                           // See if we detected the trigger
 80027c8:	f000 f9b8 	bl	8002b3c <ProbeScope_IsTrig>
                 }
                 ProbeScope_SamplePosNext();
 80027cc:	f000 f99a 	bl	8002b04 <ProbeScope_SamplePosNext>
                 if (ProbeScope_TrigFlag == 1) {                                    // Remaining number of samples to collect before data available
 80027d0:	4b2f      	ldr	r3, [pc, #188]	; (8002890 <ProbeScope_ModeTrig+0x16c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d10a      	bne.n	80027ee <ProbeScope_ModeTrig+0xca>
                     ProbeScope_SamplesPostTrigCtr = PROBE_SCOPE_MAX_SAMPLES - ProbeScope_TrigDispPos - 2;  
 80027d8:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <ProbeScope_ModeTrig+0x180>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 80027e0:	3302      	adds	r3, #2
 80027e2:	4a2f      	ldr	r2, [pc, #188]	; (80028a0 <ProbeScope_ModeTrig+0x17c>)
 80027e4:	6013      	str	r3, [r2, #0]
                     ProbeScope_State              = PROBE_SCOPE_STATE_SAMPLING_POST_TRIG;
 80027e6:	4b28      	ldr	r3, [pc, #160]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 80027e8:	2202      	movs	r2, #2
 80027ea:	701a      	strb	r2, [r3, #0]
                 }
                 break;
 80027ec:	e046      	b.n	800287c <ProbeScope_ModeTrig+0x158>
 80027ee:	e045      	b.n	800287c <ProbeScope_ModeTrig+0x158>
                 
            case PROBE_SCOPE_STATE_SAMPLING_POST_TRIG:
                 ProbeScope_SampleChAll();                                          // Get the next sample
 80027f0:	f000 f860 	bl	80028b4 <ProbeScope_SampleChAll>
                 ProbeScope_SamplePosNext();
 80027f4:	f000 f986 	bl	8002b04 <ProbeScope_SamplePosNext>
                 if (ProbeScope_SamplesPostTrigCtr > 0) {
 80027f8:	4b29      	ldr	r3, [pc, #164]	; (80028a0 <ProbeScope_ModeTrig+0x17c>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <ProbeScope_ModeTrig+0xe8>
                     ProbeScope_SamplesPostTrigCtr--;
 8002800:	4b27      	ldr	r3, [pc, #156]	; (80028a0 <ProbeScope_ModeTrig+0x17c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3b01      	subs	r3, #1
 8002806:	4a26      	ldr	r2, [pc, #152]	; (80028a0 <ProbeScope_ModeTrig+0x17c>)
 8002808:	6013      	str	r3, [r2, #0]
                         ProbeScope_TrigHoldOffCtr = ProbeScope_TrigHoldOff;        // Load hold-off counter
                         ProbeScope_State          = PROBE_SCOPE_STATE_DATA_RDY;    
                     }                                                              
                     ProbeScope_DataRdyFlag = 1;                                    // Trace is available in the buffer
                 }                                                                  
                 break;                                                             
 800280a:	e037      	b.n	800287c <ProbeScope_ModeTrig+0x158>
                 ProbeScope_SampleChAll();                                          // Get the next sample
                 ProbeScope_SamplePosNext();
                 if (ProbeScope_SamplesPostTrigCtr > 0) {
                     ProbeScope_SamplesPostTrigCtr--;
                 } else {
                     if (ProbeScope_Mode == PROBE_SCOPE_MODE_SINGLE) {
 800280c:	4b27      	ldr	r3, [pc, #156]	; (80028ac <ProbeScope_ModeTrig+0x188>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d106      	bne.n	8002822 <ProbeScope_ModeTrig+0xfe>
                         ProbeScope_Mode           = PROBE_SCOPE_MODE_OFF;
 8002814:	4b25      	ldr	r3, [pc, #148]	; (80028ac <ProbeScope_ModeTrig+0x188>)
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
                         ProbeScope_State          = PROBE_SCOPE_STATE_START;
 800281a:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
 8002820:	e006      	b.n	8002830 <ProbeScope_ModeTrig+0x10c>
                     } else {
                         ProbeScope_TrigHoldOffCtr = ProbeScope_TrigHoldOff;        // Load hold-off counter
 8002822:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <ProbeScope_ModeTrig+0x18c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1d      	ldr	r2, [pc, #116]	; (800289c <ProbeScope_ModeTrig+0x178>)
 8002828:	6013      	str	r3, [r2, #0]
                         ProbeScope_State          = PROBE_SCOPE_STATE_DATA_RDY;    
 800282a:	4b17      	ldr	r3, [pc, #92]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 800282c:	2203      	movs	r2, #3
 800282e:	701a      	strb	r2, [r3, #0]
                     }                                                              
                     ProbeScope_DataRdyFlag = 1;                                    // Trace is available in the buffer
 8002830:	4b16      	ldr	r3, [pc, #88]	; (800288c <ProbeScope_ModeTrig+0x168>)
 8002832:	2201      	movs	r2, #1
 8002834:	601a      	str	r2, [r3, #0]
                 }                                                                  
                 break;                                                             
 8002836:	e021      	b.n	800287c <ProbeScope_ModeTrig+0x158>
                                                                                    
            case PROBE_SCOPE_STATE_DATA_RDY:                                        
                 if (ProbeScope_TrigHoldOffCtr > 0) {                               // Hold-off before beeing able to re-trigger
 8002838:	4b18      	ldr	r3, [pc, #96]	; (800289c <ProbeScope_ModeTrig+0x178>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <ProbeScope_ModeTrig+0x128>
                     ProbeScope_TrigHoldOffCtr--;                                   
 8002840:	4b16      	ldr	r3, [pc, #88]	; (800289c <ProbeScope_ModeTrig+0x178>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3b01      	subs	r3, #1
 8002846:	4a15      	ldr	r2, [pc, #84]	; (800289c <ProbeScope_ModeTrig+0x178>)
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	e012      	b.n	8002872 <ProbeScope_ModeTrig+0x14e>
                 } else {                                                           
                     if (ProbeScope_DataRdyFlag == 0) {                             // Give Probe time to collect and display the waveform(s)
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <ProbeScope_ModeTrig+0x168>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10e      	bne.n	8002872 <ProbeScope_ModeTrig+0x14e>
                         ProbeScope_TrigFlag          = 0;
 8002854:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <ProbeScope_ModeTrig+0x16c>)
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
                         ProbeScope_SamplesPreTrigCtr = ProbeScope_TrigDispPos;     // Minimum number of samples pre-trigger
 800285a:	4b12      	ldr	r3, [pc, #72]	; (80028a4 <ProbeScope_ModeTrig+0x180>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a12      	ldr	r2, [pc, #72]	; (80028a8 <ProbeScope_ModeTrig+0x184>)
 8002860:	6013      	str	r3, [r2, #0]
                         ProbeScope_State             = PROBE_SCOPE_STATE_SAMPLING_PRE_TRIG;
 8002862:	4b09      	ldr	r3, [pc, #36]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 8002864:	2201      	movs	r2, #1
 8002866:	701a      	strb	r2, [r3, #0]
                         ProbeScope_SampleChAll();                                  // Get the first sample to create a 'previous' value for triggering
 8002868:	f000 f824 	bl	80028b4 <ProbeScope_SampleChAll>
                         ProbeScope_SamplePosNext();
 800286c:	f000 f94a 	bl	8002b04 <ProbeScope_SamplePosNext>
                     }
                 }
                 break;
 8002870:	e004      	b.n	800287c <ProbeScope_ModeTrig+0x158>
 8002872:	e003      	b.n	800287c <ProbeScope_ModeTrig+0x158>
                 
            default:
                 ProbeScope_State = PROBE_SCOPE_STATE_START;
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <ProbeScope_ModeTrig+0x164>)
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
                 break;
 800287a:	bf00      	nop
        }
    }
}
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	1fff0636 	.word	0x1fff0636
 8002884:	1fff0634 	.word	0x1fff0634
 8002888:	1fff0638 	.word	0x1fff0638
 800288c:	1fff0778 	.word	0x1fff0778
 8002890:	1fff0760 	.word	0x1fff0760
 8002894:	1fff0624 	.word	0x1fff0624
 8002898:	1fff0628 	.word	0x1fff0628
 800289c:	1fff061c 	.word	0x1fff061c
 80028a0:	1fff0630 	.word	0x1fff0630
 80028a4:	1fff076c 	.word	0x1fff076c
 80028a8:	1fff062c 	.word	0x1fff062c
 80028ac:	1fff0618 	.word	0x1fff0618
 80028b0:	1fff0770 	.word	0x1fff0770

080028b4 <ProbeScope_SampleChAll>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_SampleChAll (void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
    ProbeScope_SampleCh(&ProbeScope_Ch1);
 80028b8:	480c      	ldr	r0, [pc, #48]	; (80028ec <ProbeScope_SampleChAll+0x38>)
 80028ba:	f000 f827 	bl	800290c <ProbeScope_SampleCh>

#if PROBE_SCOPE_MAX_CH >= 2
    ProbeScope_SampleCh(&ProbeScope_Ch2);
 80028be:	480c      	ldr	r0, [pc, #48]	; (80028f0 <ProbeScope_SampleChAll+0x3c>)
 80028c0:	f000 f824 	bl	800290c <ProbeScope_SampleCh>
#endif

#if PROBE_SCOPE_MAX_CH >= 3                     
    ProbeScope_SampleCh(&ProbeScope_Ch3);
 80028c4:	480b      	ldr	r0, [pc, #44]	; (80028f4 <ProbeScope_SampleChAll+0x40>)
 80028c6:	f000 f821 	bl	800290c <ProbeScope_SampleCh>
#endif

#if PROBE_SCOPE_MAX_CH >= 4                     
    ProbeScope_SampleCh(&ProbeScope_Ch4);
 80028ca:	480b      	ldr	r0, [pc, #44]	; (80028f8 <ProbeScope_SampleChAll+0x44>)
 80028cc:	f000 f81e 	bl	800290c <ProbeScope_SampleCh>
#endif                     

#if PROBE_SCOPE_MAX_CH >= 5
    ProbeScope_SampleCh(&ProbeScope_Ch5);
 80028d0:	480a      	ldr	r0, [pc, #40]	; (80028fc <ProbeScope_SampleChAll+0x48>)
 80028d2:	f000 f81b 	bl	800290c <ProbeScope_SampleCh>
#endif

#if PROBE_SCOPE_MAX_CH >= 6                     
    ProbeScope_SampleCh(&ProbeScope_Ch6);
 80028d6:	480a      	ldr	r0, [pc, #40]	; (8002900 <ProbeScope_SampleChAll+0x4c>)
 80028d8:	f000 f818 	bl	800290c <ProbeScope_SampleCh>
#endif

#if PROBE_SCOPE_MAX_CH >= 7                     
    ProbeScope_SampleCh(&ProbeScope_Ch7);
 80028dc:	4809      	ldr	r0, [pc, #36]	; (8002904 <ProbeScope_SampleChAll+0x50>)
 80028de:	f000 f815 	bl	800290c <ProbeScope_SampleCh>
#endif                     

#if PROBE_SCOPE_MAX_CH >= 8                     
    ProbeScope_SampleCh(&ProbeScope_Ch8);
 80028e2:	4809      	ldr	r0, [pc, #36]	; (8002908 <ProbeScope_SampleChAll+0x54>)
 80028e4:	f000 f812 	bl	800290c <ProbeScope_SampleCh>
#endif                     
}
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	1ffe8858 	.word	0x1ffe8858
 80028f0:	1ffe9810 	.word	0x1ffe9810
 80028f4:	1ffea7c8 	.word	0x1ffea7c8
 80028f8:	1ffeb780 	.word	0x1ffeb780
 80028fc:	1ffec738 	.word	0x1ffec738
 8002900:	1ffed6f0 	.word	0x1ffed6f0
 8002904:	1ffee6a8 	.word	0x1ffee6a8
 8002908:	1ffef660 	.word	0x1ffef660

0800290c <ProbeScope_SampleCh>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_SampleCh (PROBE_SCOPE_CH  *p_ch)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
    PROBE_SCOPE_CH_SAMPLE   msk;                                    // Mask used to select desired bit when in bit mode.
    PROBE_SCOPE_CH_SAMPLE  *p_sample;                               // Pointer to where the sample will be stored


    if (p_ch->En == 1) {
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b01      	cmp	r3, #1
 800291a:	f040 80eb 	bne.w	8002af4 <ProbeScope_SampleCh+0x1e8>
        p_sample = &p_ch->Samples[ProbeScope_SampleIxCur];          // Point to current position in sampling buffer
 800291e:	4b78      	ldr	r3, [pc, #480]	; (8002b00 <ProbeScope_SampleCh+0x1f4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	3306      	adds	r3, #6
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
        switch (p_ch->DataType) {
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	791b      	ldrb	r3, [r3, #4]
 8002930:	2b06      	cmp	r3, #6
 8002932:	f200 80df 	bhi.w	8002af4 <ProbeScope_SampleCh+0x1e8>
 8002936:	a201      	add	r2, pc, #4	; (adr r2, 800293c <ProbeScope_SampleCh+0x30>)
 8002938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293c:	08002959 	.word	0x08002959
 8002940:	0800299d 	.word	0x0800299d
 8002944:	080029e1 	.word	0x080029e1
 8002948:	08002a25 	.word	0x08002a25
 800294c:	08002a69 	.word	0x08002a69
 8002950:	08002aa9 	.word	0x08002aa9
 8002954:	08002ae9 	.word	0x08002ae9
            case PROBE_SCOPE_INT08U:
                 if (p_ch->BitEn == 0) {
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d105      	bne.n	800296c <ProbeScope_SampleCh+0x60>
                     p_sample->Val08U     = *(CPU_INT08U *)p_ch->DataAddr;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	781a      	ldrb	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	701a      	strb	r2, [r3, #0]
 800296a:	e016      	b.n	800299a <ProbeScope_SampleCh+0x8e>
                 } else {
                     msk.Val08U           =  (CPU_INT08U)1 << p_ch->BitSel;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7b1b      	ldrb	r3, [r3, #12]
 8002970:	461a      	mov	r2, r3
 8002972:	2301      	movs	r3, #1
 8002974:	4093      	lsls	r3, r2
 8002976:	b2db      	uxtb	r3, r3
 8002978:	723b      	strb	r3, [r7, #8]
                     if (*(CPU_INT08U *)p_ch->DataAddr & msk.Val08U) {
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	691b      	ldr	r3, [r3, #16]
 800297e:	781a      	ldrb	r2, [r3, #0]
 8002980:	7a3b      	ldrb	r3, [r7, #8]
 8002982:	4013      	ands	r3, r2
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <ProbeScope_SampleCh+0x86>
                         p_sample->Val08U = 1;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2201      	movs	r2, #1
 800298e:	701a      	strb	r2, [r3, #0]
 8002990:	e003      	b.n	800299a <ProbeScope_SampleCh+0x8e>
                     } else {
                         p_sample->Val08U = 0;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	701a      	strb	r2, [r3, #0]
                     }
                 }
                 break;
 8002998:	e0ac      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 800299a:	e0ab      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
                                  
            case PROBE_SCOPE_INT08S:
                 if (p_ch->BitEn == 0) {
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d105      	bne.n	80029b0 <ProbeScope_SampleCh+0xa4>
                     p_sample->Val08S     = *(CPU_INT08S *)p_ch->DataAddr;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	781a      	ldrb	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	e016      	b.n	80029de <ProbeScope_SampleCh+0xd2>
                 } else {
                     msk.Val08S           =  (CPU_INT08S)1 << p_ch->BitSel;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	7b1b      	ldrb	r3, [r3, #12]
 80029b4:	461a      	mov	r2, r3
 80029b6:	2301      	movs	r3, #1
 80029b8:	4093      	lsls	r3, r2
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	723b      	strb	r3, [r7, #8]
                     if (*(CPU_INT08S *)p_ch->DataAddr & msk.Val08S) {
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	7a3b      	ldrb	r3, [r7, #8]
 80029c6:	4013      	ands	r3, r2
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <ProbeScope_SampleCh+0xca>
                         p_sample->Val08S = 1;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	e003      	b.n	80029de <ProbeScope_SampleCh+0xd2>
                     } else {
                         p_sample->Val08S = 0;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	701a      	strb	r2, [r3, #0]
                     }
                 }
                 break;
 80029dc:	e08a      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 80029de:	e089      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
                                  
#if PROBE_SCOPE_16_BIT_EN > 0                                   
            case PROBE_SCOPE_INT16U:
                 if (p_ch->BitEn == 0) {
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d105      	bne.n	80029f4 <ProbeScope_SampleCh+0xe8>
                     p_sample->Val16U     = *(CPU_INT16U *)p_ch->DataAddr;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	881a      	ldrh	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	801a      	strh	r2, [r3, #0]
 80029f2:	e016      	b.n	8002a22 <ProbeScope_SampleCh+0x116>
                 } else {
                     msk.Val16U           =  (CPU_INT16U)1 << p_ch->BitSel;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	7b1b      	ldrb	r3, [r3, #12]
 80029f8:	461a      	mov	r2, r3
 80029fa:	2301      	movs	r3, #1
 80029fc:	4093      	lsls	r3, r2
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	813b      	strh	r3, [r7, #8]
                     if (*(CPU_INT16U *)p_ch->DataAddr & msk.Val16U) {
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	881a      	ldrh	r2, [r3, #0]
 8002a08:	893b      	ldrh	r3, [r7, #8]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <ProbeScope_SampleCh+0x10e>
                         p_sample->Val16U = 1;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	801a      	strh	r2, [r3, #0]
 8002a18:	e003      	b.n	8002a22 <ProbeScope_SampleCh+0x116>
                     } else {
                         p_sample->Val16U = 0;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	801a      	strh	r2, [r3, #0]
                     }
                 }
                 break;
 8002a20:	e068      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 8002a22:	e067      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
                                  
            case PROBE_SCOPE_INT16S:
                 if (p_ch->BitEn == 0) {
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d105      	bne.n	8002a38 <ProbeScope_SampleCh+0x12c>
                     p_sample->Val16S     = *(CPU_INT16S *)p_ch->DataAddr;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	881a      	ldrh	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	801a      	strh	r2, [r3, #0]
 8002a36:	e016      	b.n	8002a66 <ProbeScope_SampleCh+0x15a>
                 } else {
                     msk.Val16S           =  (CPU_INT16S)1 << p_ch->BitSel;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7b1b      	ldrb	r3, [r3, #12]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	2301      	movs	r3, #1
 8002a40:	4093      	lsls	r3, r2
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	813b      	strh	r3, [r7, #8]
                     if (*(CPU_INT16S *)p_ch->DataAddr & msk.Val16S) {
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	881a      	ldrh	r2, [r3, #0]
 8002a4c:	893b      	ldrh	r3, [r7, #8]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <ProbeScope_SampleCh+0x152>
                         p_sample->Val16S = 1;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	801a      	strh	r2, [r3, #0]
 8002a5c:	e003      	b.n	8002a66 <ProbeScope_SampleCh+0x15a>
                     } else {
                         p_sample->Val16S = 0;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	801a      	strh	r2, [r3, #0]
                     }
                 }
                 break;
 8002a64:	e046      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 8002a66:	e045      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
#endif

#if PROBE_SCOPE_32_BIT_EN > 0                                   
            case PROBE_SCOPE_INT32U:
                 if (p_ch->BitEn == 0) {
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d105      	bne.n	8002a7c <ProbeScope_SampleCh+0x170>
                     p_sample->Val32U     = *(CPU_INT32U *)p_ch->DataAddr;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	e014      	b.n	8002aa6 <ProbeScope_SampleCh+0x19a>
                 } else {
                     msk.Val32U           =  (CPU_INT32U)1 << p_ch->BitSel;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	7b1b      	ldrb	r3, [r3, #12]
 8002a80:	461a      	mov	r2, r3
 8002a82:	2301      	movs	r3, #1
 8002a84:	4093      	lsls	r3, r2
 8002a86:	60bb      	str	r3, [r7, #8]
                     if (*(CPU_INT32U *)p_ch->DataAddr & msk.Val32U) {
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <ProbeScope_SampleCh+0x192>
                         p_sample->Val32U = 1;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e003      	b.n	8002aa6 <ProbeScope_SampleCh+0x19a>
                     } else {
                         p_sample->Val32U = 0;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
                     }
                 }
                 break;
 8002aa4:	e026      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 8002aa6:	e025      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
                                  
            case PROBE_SCOPE_INT32S:
                 if (p_ch->BitEn == 0) {
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <ProbeScope_SampleCh+0x1b0>
                     p_sample->Val32S     = *(CPU_INT32S *)p_ch->DataAddr;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	e014      	b.n	8002ae6 <ProbeScope_SampleCh+0x1da>
                 } else {
                     msk.Val32S           =  (CPU_INT32S)1 << p_ch->BitSel;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	7b1b      	ldrb	r3, [r3, #12]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	4093      	lsls	r3, r2
 8002ac6:	60bb      	str	r3, [r7, #8]
                     if (*(CPU_INT32S *)p_ch->DataAddr & msk.Val32S) {
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <ProbeScope_SampleCh+0x1d2>
                         p_sample->Val32S = 1;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	e003      	b.n	8002ae6 <ProbeScope_SampleCh+0x1da>
                     } else {
                         p_sample->Val32S = 0;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
                     }
                 }
                 break;
 8002ae4:	e006      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
 8002ae6:	e005      	b.n	8002af4 <ProbeScope_SampleCh+0x1e8>
                                  
            case PROBE_SCOPE_FP32:
                 p_sample->ValFP32  = *(CPU_FP32   *)p_ch->DataAddr;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	601a      	str	r2, [r3, #0]
                 break;
 8002af2:	bf00      	nop
#endif
        }                          
    }
}
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	1fff0628 	.word	0x1fff0628

08002b04 <ProbeScope_SamplePosNext>:
* Returns    : none
************************************************************************************************************************
*/

static  void  ProbeScope_SamplePosNext (void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
    ProbeScope_SampleIxPrev = ProbeScope_SampleIxCur;              // Update the position of the previous sample
 8002b08:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <ProbeScope_SamplePosNext+0x30>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a0a      	ldr	r2, [pc, #40]	; (8002b38 <ProbeScope_SamplePosNext+0x34>)
 8002b0e:	6013      	str	r3, [r2, #0]
    ProbeScope_SampleIxCur++;                                      // Position to where next sample will be placed
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <ProbeScope_SamplePosNext+0x30>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3301      	adds	r3, #1
 8002b16:	4a07      	ldr	r2, [pc, #28]	; (8002b34 <ProbeScope_SamplePosNext+0x30>)
 8002b18:	6013      	str	r3, [r2, #0]
    if (ProbeScope_SampleIxCur >= PROBE_SCOPE_MAX_SAMPLES) {       // See if we need to wrap around
 8002b1a:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <ProbeScope_SamplePosNext+0x30>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b22:	d302      	bcc.n	8002b2a <ProbeScope_SamplePosNext+0x26>
        ProbeScope_SampleIxCur = 0;                                // yes
 8002b24:	4b03      	ldr	r3, [pc, #12]	; (8002b34 <ProbeScope_SamplePosNext+0x30>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
    }
}
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	1fff0628 	.word	0x1fff0628
 8002b38:	1fff0624 	.word	0x1fff0624

08002b3c <ProbeScope_IsTrig>:
*              Sets ProbeScope_TrigFlag to 0 when no trigger is detected
************************************************************************************************************************
*/

static  void  ProbeScope_IsTrig (void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
    PROBE_SCOPE_CH          *p_ch;
    PROBE_SCOPE_CH_SAMPLE   *p_sample_prev;
    PROBE_SCOPE_CH_SAMPLE   *p_sample_cur;
    

    switch (ProbeScope_TrigChSel) {
 8002b42:	4b90      	ldr	r3, [pc, #576]	; (8002d84 <ProbeScope_IsTrig+0x248>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	2b07      	cmp	r3, #7
 8002b4a:	d82b      	bhi.n	8002ba4 <ProbeScope_IsTrig+0x68>
 8002b4c:	a201      	add	r2, pc, #4	; (adr r2, 8002b54 <ProbeScope_IsTrig+0x18>)
 8002b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b52:	bf00      	nop
 8002b54:	08002b75 	.word	0x08002b75
 8002b58:	08002b7b 	.word	0x08002b7b
 8002b5c:	08002b81 	.word	0x08002b81
 8002b60:	08002b87 	.word	0x08002b87
 8002b64:	08002b8d 	.word	0x08002b8d
 8002b68:	08002b93 	.word	0x08002b93
 8002b6c:	08002b99 	.word	0x08002b99
 8002b70:	08002b9f 	.word	0x08002b9f
        case PROBE_SCOPE_CH1:
             p_ch = &ProbeScope_Ch1;
 8002b74:	4b84      	ldr	r3, [pc, #528]	; (8002d88 <ProbeScope_IsTrig+0x24c>)
 8002b76:	60fb      	str	r3, [r7, #12]
             break;
 8002b78:	e01a      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
             
#if PROBE_SCOPE_MAX_CH >= 2
        case PROBE_SCOPE_CH2:
             p_ch = &ProbeScope_Ch2;
 8002b7a:	4b84      	ldr	r3, [pc, #528]	; (8002d8c <ProbeScope_IsTrig+0x250>)
 8002b7c:	60fb      	str	r3, [r7, #12]
             break;
 8002b7e:	e017      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif
             
#if PROBE_SCOPE_MAX_CH >= 3
        case PROBE_SCOPE_CH3:
             p_ch = &ProbeScope_Ch3;
 8002b80:	4b83      	ldr	r3, [pc, #524]	; (8002d90 <ProbeScope_IsTrig+0x254>)
 8002b82:	60fb      	str	r3, [r7, #12]
             break;
 8002b84:	e014      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif             
             
#if PROBE_SCOPE_MAX_CH >= 4
        case PROBE_SCOPE_CH4:
             p_ch = &ProbeScope_Ch4;
 8002b86:	4b83      	ldr	r3, [pc, #524]	; (8002d94 <ProbeScope_IsTrig+0x258>)
 8002b88:	60fb      	str	r3, [r7, #12]
             break;
 8002b8a:	e011      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif
             
#if PROBE_SCOPE_MAX_CH >= 5
        case PROBE_SCOPE_CH5:
             p_ch = &ProbeScope_Ch5;
 8002b8c:	4b82      	ldr	r3, [pc, #520]	; (8002d98 <ProbeScope_IsTrig+0x25c>)
 8002b8e:	60fb      	str	r3, [r7, #12]
             break;
 8002b90:	e00e      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif
             
#if PROBE_SCOPE_MAX_CH >= 6
        case PROBE_SCOPE_CH6:
             p_ch = &ProbeScope_Ch6;
 8002b92:	4b82      	ldr	r3, [pc, #520]	; (8002d9c <ProbeScope_IsTrig+0x260>)
 8002b94:	60fb      	str	r3, [r7, #12]
             break;
 8002b96:	e00b      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif             
             
#if PROBE_SCOPE_MAX_CH >= 7
        case PROBE_SCOPE_CH7:
             p_ch = &ProbeScope_Ch7;
 8002b98:	4b81      	ldr	r3, [pc, #516]	; (8002da0 <ProbeScope_IsTrig+0x264>)
 8002b9a:	60fb      	str	r3, [r7, #12]
             break;
 8002b9c:	e008      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif
             
#if PROBE_SCOPE_MAX_CH >= 8
        case PROBE_SCOPE_CH8:
             p_ch = &ProbeScope_Ch8;
 8002b9e:	4b81      	ldr	r3, [pc, #516]	; (8002da4 <ProbeScope_IsTrig+0x268>)
 8002ba0:	60fb      	str	r3, [r7, #12]
             break;
 8002ba2:	e005      	b.n	8002bb0 <ProbeScope_IsTrig+0x74>
#endif
             
        default:
             p_ch                 = &ProbeScope_Ch1;
 8002ba4:	4b78      	ldr	r3, [pc, #480]	; (8002d88 <ProbeScope_IsTrig+0x24c>)
 8002ba6:	60fb      	str	r3, [r7, #12]
             ProbeScope_TrigChSel = PROBE_SCOPE_CH1;
 8002ba8:	4b76      	ldr	r3, [pc, #472]	; (8002d84 <ProbeScope_IsTrig+0x248>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
             break;
 8002bae:	bf00      	nop
    }         
    ProbeScope_TrigFlag = 0;
 8002bb0:	4b7d      	ldr	r3, [pc, #500]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
    if (p_ch->En == 1) {
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	f040 8308 	bne.w	80031d0 <ProbeScope_IsTrig+0x694>
        p_sample_prev = &p_ch->Samples[ProbeScope_SampleIxPrev];          // Point to previous position in sampling buffer
 8002bc0:	4b7a      	ldr	r3, [pc, #488]	; (8002dac <ProbeScope_IsTrig+0x270>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	3306      	adds	r3, #6
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4413      	add	r3, r2
 8002bcc:	60bb      	str	r3, [r7, #8]
        p_sample_cur  = &p_ch->Samples[ProbeScope_SampleIxCur];           // Point to current  position in sampling buffer
 8002bce:	4b78      	ldr	r3, [pc, #480]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	3306      	adds	r3, #6
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4413      	add	r3, r2
 8002bda:	607b      	str	r3, [r7, #4]
        if (ProbeScope_TrigSlope == PROBE_SCOPE_TRIG_POS) {
 8002bdc:	4b75      	ldr	r3, [pc, #468]	; (8002db4 <ProbeScope_IsTrig+0x278>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	f040 8187 	bne.w	8002ef4 <ProbeScope_IsTrig+0x3b8>
            switch (p_ch->DataType) {
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	791b      	ldrb	r3, [r3, #4]
 8002bea:	2b06      	cmp	r3, #6
 8002bec:	f200 82f0 	bhi.w	80031d0 <ProbeScope_IsTrig+0x694>
 8002bf0:	a201      	add	r2, pc, #4	; (adr r2, 8002bf8 <ProbeScope_IsTrig+0xbc>)
 8002bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf6:	bf00      	nop
 8002bf8:	08002c15 	.word	0x08002c15
 8002bfc:	08002c73 	.word	0x08002c73
 8002c00:	08002cdd 	.word	0x08002cdd
 8002c04:	08002d3b 	.word	0x08002d3b
 8002c08:	08002ddf 	.word	0x08002ddf
 8002c0c:	08002e3d 	.word	0x08002e3d
 8002c10:	08002e9b 	.word	0x08002e9b
                case PROBE_SCOPE_INT08U:
                     if (p_ch->BitEn == 0) {
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d119      	bne.n	8002c50 <ProbeScope_IsTrig+0x114>
                         if (p_sample_prev->Val08U < p_sample_cur->Val08U) {
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	781a      	ldrb	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d223      	bcs.n	8002c70 <ProbeScope_IsTrig+0x134>
                             if (p_sample_prev->Val08U <= p_ch->TrigLevel.Val08U) {
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	7d1b      	ldrb	r3, [r3, #20]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d81d      	bhi.n	8002c70 <ProbeScope_IsTrig+0x134>
                                 if (p_sample_cur->Val08U >= p_ch->TrigLevel.Val08U) {
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	781a      	ldrb	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	7d1b      	ldrb	r3, [r3, #20]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d317      	bcc.n	8002c70 <ProbeScope_IsTrig+0x134>
                                     ProbeScope_TrigFlag = 1;
 8002c40:	4b59      	ldr	r3, [pc, #356]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002c46:	4b5a      	ldr	r3, [pc, #360]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a5b      	ldr	r2, [pc, #364]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002c4c:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002c4e:	e150      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val08U == 0) {
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <ProbeScope_IsTrig+0x134>
                             if (p_sample_cur->Val08U != 0) { 
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d007      	beq.n	8002c70 <ProbeScope_IsTrig+0x134>
                                 ProbeScope_TrigFlag = 1;
 8002c60:	4b51      	ldr	r3, [pc, #324]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002c66:	4b52      	ldr	r3, [pc, #328]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a53      	ldr	r2, [pc, #332]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002c6c:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002c6e:	e140      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002c70:	e13f      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                     
                case PROBE_SCOPE_INT08S:
                     if (p_ch->BitEn == 0) {
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d11f      	bne.n	8002cba <ProbeScope_IsTrig+0x17e>
                         if (p_sample_prev->Val08S < p_sample_cur->Val08S) {
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	781a      	ldrb	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	b252      	sxtb	r2, r2
 8002c84:	b25b      	sxtb	r3, r3
 8002c86:	429a      	cmp	r2, r3
 8002c88:	da27      	bge.n	8002cda <ProbeScope_IsTrig+0x19e>
                             if (p_sample_prev->Val08S <= p_ch->TrigLevel.Val08S) {
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	781a      	ldrb	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	7d1b      	ldrb	r3, [r3, #20]
 8002c92:	b252      	sxtb	r2, r2
 8002c94:	b25b      	sxtb	r3, r3
 8002c96:	429a      	cmp	r2, r3
 8002c98:	dc1f      	bgt.n	8002cda <ProbeScope_IsTrig+0x19e>
                                 if (p_sample_cur->Val08S >= p_ch->TrigLevel.Val08S) {
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	781a      	ldrb	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	7d1b      	ldrb	r3, [r3, #20]
 8002ca2:	b252      	sxtb	r2, r2
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	db17      	blt.n	8002cda <ProbeScope_IsTrig+0x19e>
                                     ProbeScope_TrigFlag = 1;
 8002caa:	4b3f      	ldr	r3, [pc, #252]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002cb0:	4b3f      	ldr	r3, [pc, #252]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a40      	ldr	r2, [pc, #256]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002cb6:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002cb8:	e11b      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val08S == 0) {
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10b      	bne.n	8002cda <ProbeScope_IsTrig+0x19e>
                             if (p_sample_cur->Val08S != 0) { 
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d007      	beq.n	8002cda <ProbeScope_IsTrig+0x19e>
                                 ProbeScope_TrigFlag = 1;
 8002cca:	4b37      	ldr	r3, [pc, #220]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002cd0:	4b37      	ldr	r3, [pc, #220]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a38      	ldr	r2, [pc, #224]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002cd6:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002cd8:	e10b      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002cda:	e10a      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>

#if PROBE_SCOPE_16_BIT_EN > 0                                    
                case PROBE_SCOPE_INT16U:
                     if (p_ch->BitEn == 0) {
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d119      	bne.n	8002d18 <ProbeScope_IsTrig+0x1dc>
                         if (p_sample_prev->Val16U < p_sample_cur->Val16U) {
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	881a      	ldrh	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d223      	bcs.n	8002d38 <ProbeScope_IsTrig+0x1fc>
                             if (p_sample_prev->Val16U <= p_ch->TrigLevel.Val16U) {
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	881a      	ldrh	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8a9b      	ldrh	r3, [r3, #20]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d81d      	bhi.n	8002d38 <ProbeScope_IsTrig+0x1fc>
                                 if (p_sample_cur->Val16U >= p_ch->TrigLevel.Val16U) {
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	881a      	ldrh	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8a9b      	ldrh	r3, [r3, #20]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d317      	bcc.n	8002d38 <ProbeScope_IsTrig+0x1fc>
                                     ProbeScope_TrigFlag = 1;
 8002d08:	4b27      	ldr	r3, [pc, #156]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002d0e:	4b28      	ldr	r3, [pc, #160]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a29      	ldr	r2, [pc, #164]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002d14:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002d16:	e0ec      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val16U == 0) {
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10b      	bne.n	8002d38 <ProbeScope_IsTrig+0x1fc>
                             if (p_sample_cur->Val16U != 0) { 
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <ProbeScope_IsTrig+0x1fc>
                                 ProbeScope_TrigFlag = 1;
 8002d28:	4b1f      	ldr	r3, [pc, #124]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002d2e:	4b20      	ldr	r3, [pc, #128]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a21      	ldr	r2, [pc, #132]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002d34:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002d36:	e0dc      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002d38:	e0db      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                     
                case PROBE_SCOPE_INT16S:
                     if (p_ch->BitEn == 0) {
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d13c      	bne.n	8002dbc <ProbeScope_IsTrig+0x280>
                         if (p_sample_prev->Val16S < p_sample_cur->Val16S) {
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	881a      	ldrh	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	b212      	sxth	r2, r2
 8002d4c:	b21b      	sxth	r3, r3
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	da44      	bge.n	8002ddc <ProbeScope_IsTrig+0x2a0>
                             if (p_sample_prev->Val16S <= p_ch->TrigLevel.Val16S) {
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	881a      	ldrh	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8a9b      	ldrh	r3, [r3, #20]
 8002d5a:	b212      	sxth	r2, r2
 8002d5c:	b21b      	sxth	r3, r3
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	dc3c      	bgt.n	8002ddc <ProbeScope_IsTrig+0x2a0>
                                 if (p_sample_cur->Val16S >= p_ch->TrigLevel.Val16S) {
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	881a      	ldrh	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8a9b      	ldrh	r3, [r3, #20]
 8002d6a:	b212      	sxth	r2, r2
 8002d6c:	b21b      	sxth	r3, r3
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	db34      	blt.n	8002ddc <ProbeScope_IsTrig+0x2a0>
                                     ProbeScope_TrigFlag = 1;
 8002d72:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <ProbeScope_IsTrig+0x26c>)
 8002d74:	2201      	movs	r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002d78:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <ProbeScope_IsTrig+0x274>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a0e      	ldr	r2, [pc, #56]	; (8002db8 <ProbeScope_IsTrig+0x27c>)
 8002d7e:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002d80:	e0b7      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002d82:	bf00      	nop
 8002d84:	1fff0619 	.word	0x1fff0619
 8002d88:	1ffe8858 	.word	0x1ffe8858
 8002d8c:	1ffe9810 	.word	0x1ffe9810
 8002d90:	1ffea7c8 	.word	0x1ffea7c8
 8002d94:	1ffeb780 	.word	0x1ffeb780
 8002d98:	1ffec738 	.word	0x1ffec738
 8002d9c:	1ffed6f0 	.word	0x1ffed6f0
 8002da0:	1ffee6a8 	.word	0x1ffee6a8
 8002da4:	1ffef660 	.word	0x1ffef660
 8002da8:	1fff0760 	.word	0x1fff0760
 8002dac:	1fff0624 	.word	0x1fff0624
 8002db0:	1fff0628 	.word	0x1fff0628
 8002db4:	1fff0620 	.word	0x1fff0620
 8002db8:	1fff0768 	.word	0x1fff0768
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val16S == 0) {
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10b      	bne.n	8002ddc <ProbeScope_IsTrig+0x2a0>
                             if (p_sample_cur->Val16S != 0) { 
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <ProbeScope_IsTrig+0x2a0>
                                 ProbeScope_TrigFlag = 1;
 8002dcc:	4b86      	ldr	r3, [pc, #536]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002dd2:	4b86      	ldr	r3, [pc, #536]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a86      	ldr	r2, [pc, #536]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002dd8:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002dda:	e08a      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002ddc:	e089      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
#endif

#if PROBE_SCOPE_32_BIT_EN > 0                                   
                case PROBE_SCOPE_INT32U:
                     if (p_ch->BitEn == 0) {
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d119      	bne.n	8002e1a <ProbeScope_IsTrig+0x2de>
                         if (p_sample_prev->Val32U < p_sample_cur->Val32U) {
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d223      	bcs.n	8002e3a <ProbeScope_IsTrig+0x2fe>
                             if (p_sample_prev->Val32U <= p_ch->TrigLevel.Val32U) {
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d81d      	bhi.n	8002e3a <ProbeScope_IsTrig+0x2fe>
                                 if (p_sample_cur->Val32U >= p_ch->TrigLevel.Val32U) {
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d317      	bcc.n	8002e3a <ProbeScope_IsTrig+0x2fe>
                                     ProbeScope_TrigFlag = 1;
 8002e0a:	4b77      	ldr	r3, [pc, #476]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002e10:	4b76      	ldr	r3, [pc, #472]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a76      	ldr	r2, [pc, #472]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002e16:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002e18:	e06b      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val32U == 0) {
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10b      	bne.n	8002e3a <ProbeScope_IsTrig+0x2fe>
                             if (p_sample_cur->Val32U != 0) {
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d007      	beq.n	8002e3a <ProbeScope_IsTrig+0x2fe>
                                 ProbeScope_TrigFlag = 1;
 8002e2a:	4b6f      	ldr	r3, [pc, #444]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002e30:	4b6e      	ldr	r3, [pc, #440]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a6e      	ldr	r2, [pc, #440]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002e36:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002e38:	e05b      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002e3a:	e05a      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                     
                case PROBE_SCOPE_INT32S:
                     if (p_ch->BitEn == 0) {
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d119      	bne.n	8002e78 <ProbeScope_IsTrig+0x33c>
                         if (p_sample_prev->Val32S < p_sample_cur->Val32S) {
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	da23      	bge.n	8002e98 <ProbeScope_IsTrig+0x35c>
                             if (p_sample_prev->Val32S <= p_ch->TrigLevel.Val32S) {
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	695b      	ldr	r3, [r3, #20]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	dc1d      	bgt.n	8002e98 <ProbeScope_IsTrig+0x35c>
                                 if (p_sample_cur->Val32S >= p_ch->TrigLevel.Val32S) {
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	db17      	blt.n	8002e98 <ProbeScope_IsTrig+0x35c>
                                     ProbeScope_TrigFlag = 1;
 8002e68:	4b5f      	ldr	r3, [pc, #380]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002e6e:	4b5f      	ldr	r3, [pc, #380]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a5f      	ldr	r2, [pc, #380]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002e74:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002e76:	e03c      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val32S == 0) {
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10b      	bne.n	8002e98 <ProbeScope_IsTrig+0x35c>
                             if (p_sample_cur->Val32S != 0) {
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <ProbeScope_IsTrig+0x35c>
                                 ProbeScope_TrigFlag = 1;
 8002e88:	4b57      	ldr	r3, [pc, #348]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002e8e:	4b57      	ldr	r3, [pc, #348]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a57      	ldr	r2, [pc, #348]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002e94:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002e96:	e02c      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
 8002e98:	e02b      	b.n	8002ef2 <ProbeScope_IsTrig+0x3b6>
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 < p_sample_cur->ValFP32) {
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	ed93 7a00 	vldr	s14, [r3]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	edd3 7a00 	vldr	s15, [r3]
 8002ea6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eae:	d400      	bmi.n	8002eb2 <ProbeScope_IsTrig+0x376>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002eb0:	e01e      	b.n	8002ef0 <ProbeScope_IsTrig+0x3b4>
                     }
                     break;
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 < p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 <= p_ch->TrigLevel.ValFP32) {
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	ed93 7a00 	vldr	s14, [r3]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ebe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec6:	d900      	bls.n	8002eca <ProbeScope_IsTrig+0x38e>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002ec8:	e012      	b.n	8002ef0 <ProbeScope_IsTrig+0x3b4>
                     break;
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 < p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 <= p_ch->TrigLevel.ValFP32) {
                             if (p_sample_cur->ValFP32 >= p_ch->TrigLevel.ValFP32) {
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	ed93 7a00 	vldr	s14, [r3]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ed6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ede:	da00      	bge.n	8002ee2 <ProbeScope_IsTrig+0x3a6>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002ee0:	e006      	b.n	8002ef0 <ProbeScope_IsTrig+0x3b4>
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 < p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 <= p_ch->TrigLevel.ValFP32) {
                             if (p_sample_cur->ValFP32 >= p_ch->TrigLevel.ValFP32) {
                                 ProbeScope_TrigFlag = 1;
 8002ee2:	4b41      	ldr	r3, [pc, #260]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002ee8:	4b40      	ldr	r3, [pc, #256]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a40      	ldr	r2, [pc, #256]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002eee:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002ef0:	bf00      	nop
 8002ef2:	e16d      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
#endif
            }
        } else {
            switch (p_ch->DataType) {
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	791b      	ldrb	r3, [r3, #4]
 8002ef8:	2b06      	cmp	r3, #6
 8002efa:	f200 8169 	bhi.w	80031d0 <ProbeScope_IsTrig+0x694>
 8002efe:	a201      	add	r2, pc, #4	; (adr r2, 8002f04 <ProbeScope_IsTrig+0x3c8>)
 8002f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f04:	08002f21 	.word	0x08002f21
 8002f08:	08002f7f 	.word	0x08002f7f
 8002f0c:	08002ff5 	.word	0x08002ff5
 8002f10:	08003053 	.word	0x08003053
 8002f14:	080030bd 	.word	0x080030bd
 8002f18:	0800311b 	.word	0x0800311b
 8002f1c:	08003179 	.word	0x08003179
                case PROBE_SCOPE_INT08U:
                     if (p_ch->BitEn == 0) {
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d119      	bne.n	8002f5c <ProbeScope_IsTrig+0x420>
                         if (p_sample_prev->Val08U > p_sample_cur->Val08U) {
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	781a      	ldrb	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d923      	bls.n	8002f7c <ProbeScope_IsTrig+0x440>
                             if (p_sample_prev->Val08U >= p_ch->TrigLevel.Val08U) {
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	781a      	ldrb	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	7d1b      	ldrb	r3, [r3, #20]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d31d      	bcc.n	8002f7c <ProbeScope_IsTrig+0x440>
                                 if (p_sample_cur->Val08U <= p_ch->TrigLevel.Val08U) {
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	781a      	ldrb	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	7d1b      	ldrb	r3, [r3, #20]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d817      	bhi.n	8002f7c <ProbeScope_IsTrig+0x440>
                                     ProbeScope_TrigFlag = 1;
 8002f4c:	4b26      	ldr	r3, [pc, #152]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002f4e:	2201      	movs	r2, #1
 8002f50:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002f52:	4b26      	ldr	r3, [pc, #152]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a26      	ldr	r2, [pc, #152]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002f58:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002f5a:	e139      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val08U != 0) {
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <ProbeScope_IsTrig+0x440>
                             if (p_sample_cur->Val08U == 0) {
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d107      	bne.n	8002f7c <ProbeScope_IsTrig+0x440>
                                 ProbeScope_TrigFlag = 1;
 8002f6c:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002f6e:	2201      	movs	r2, #1
 8002f70:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002f72:	4b1e      	ldr	r3, [pc, #120]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a1e      	ldr	r2, [pc, #120]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002f78:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002f7a:	e129      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8002f7c:	e128      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                     
                case PROBE_SCOPE_INT08S:
                     if (p_ch->BitEn == 0) {
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d11f      	bne.n	8002fc6 <ProbeScope_IsTrig+0x48a>
                         if (p_sample_prev->Val08S > p_sample_cur->Val08S) {
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	781a      	ldrb	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	b252      	sxtb	r2, r2
 8002f90:	b25b      	sxtb	r3, r3
 8002f92:	429a      	cmp	r2, r3
 8002f94:	dd27      	ble.n	8002fe6 <ProbeScope_IsTrig+0x4aa>
                             if (p_sample_prev->Val08S >= p_ch->TrigLevel.Val08S) {
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	781a      	ldrb	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	7d1b      	ldrb	r3, [r3, #20]
 8002f9e:	b252      	sxtb	r2, r2
 8002fa0:	b25b      	sxtb	r3, r3
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	db1f      	blt.n	8002fe6 <ProbeScope_IsTrig+0x4aa>
                                 if (p_sample_cur->Val08S <= p_ch->TrigLevel.Val08S) {
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	781a      	ldrb	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	7d1b      	ldrb	r3, [r3, #20]
 8002fae:	b252      	sxtb	r2, r2
 8002fb0:	b25b      	sxtb	r3, r3
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	dc17      	bgt.n	8002fe6 <ProbeScope_IsTrig+0x4aa>
                                     ProbeScope_TrigFlag = 1;
 8002fb6:	4b0c      	ldr	r3, [pc, #48]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002fb8:	2201      	movs	r2, #1
 8002fba:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0b      	ldr	r2, [pc, #44]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002fc2:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8002fc4:	e104      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val08S != 0) {
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00b      	beq.n	8002fe6 <ProbeScope_IsTrig+0x4aa>
                             if (p_sample_cur->Val08S == 0) {
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d107      	bne.n	8002fe6 <ProbeScope_IsTrig+0x4aa>
                                 ProbeScope_TrigFlag = 1;
 8002fd6:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <ProbeScope_IsTrig+0x4ac>)
 8002fd8:	2201      	movs	r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8002fdc:	4b03      	ldr	r3, [pc, #12]	; (8002fec <ProbeScope_IsTrig+0x4b0>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a03      	ldr	r2, [pc, #12]	; (8002ff0 <ProbeScope_IsTrig+0x4b4>)
 8002fe2:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8002fe4:	e0f4      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8002fe6:	e0f3      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8002fe8:	1fff0760 	.word	0x1fff0760
 8002fec:	1fff0628 	.word	0x1fff0628
 8002ff0:	1fff0768 	.word	0x1fff0768
                                    
#if PROBE_SCOPE_16_BIT_EN > 0                                   
                case PROBE_SCOPE_INT16U:
                     if (p_ch->BitEn == 0) {
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d119      	bne.n	8003030 <ProbeScope_IsTrig+0x4f4>
                         if (p_sample_prev->Val16U > p_sample_cur->Val16U) {
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	881a      	ldrh	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d923      	bls.n	8003050 <ProbeScope_IsTrig+0x514>
                             if (p_sample_prev->Val16U >= p_ch->TrigLevel.Val16U) {
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	881a      	ldrh	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8a9b      	ldrh	r3, [r3, #20]
 8003010:	429a      	cmp	r2, r3
 8003012:	d31d      	bcc.n	8003050 <ProbeScope_IsTrig+0x514>
                                 if (p_sample_cur->Val16U <= p_ch->TrigLevel.Val16U) {
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8a9b      	ldrh	r3, [r3, #20]
 800301c:	429a      	cmp	r2, r3
 800301e:	d817      	bhi.n	8003050 <ProbeScope_IsTrig+0x514>
                                     ProbeScope_TrigFlag = 1;
 8003020:	4b6e      	ldr	r3, [pc, #440]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 8003022:	2201      	movs	r2, #1
 8003024:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8003026:	4b6e      	ldr	r3, [pc, #440]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a6e      	ldr	r2, [pc, #440]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 800302c:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 800302e:	e0cf      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val16U != 0) {
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00b      	beq.n	8003050 <ProbeScope_IsTrig+0x514>
                             if (p_sample_cur->Val16U == 0) {
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d107      	bne.n	8003050 <ProbeScope_IsTrig+0x514>
                                 ProbeScope_TrigFlag = 1;
 8003040:	4b66      	ldr	r3, [pc, #408]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 8003042:	2201      	movs	r2, #1
 8003044:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8003046:	4b66      	ldr	r3, [pc, #408]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a66      	ldr	r2, [pc, #408]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 800304c:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 800304e:	e0bf      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8003050:	e0be      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                     
                case PROBE_SCOPE_INT16S:
                     if (p_ch->BitEn == 0) {
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d11f      	bne.n	800309a <ProbeScope_IsTrig+0x55e>
                         if (p_sample_prev->Val16S > p_sample_cur->Val16S) {
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	881a      	ldrh	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	b212      	sxth	r2, r2
 8003064:	b21b      	sxth	r3, r3
 8003066:	429a      	cmp	r2, r3
 8003068:	dd27      	ble.n	80030ba <ProbeScope_IsTrig+0x57e>
                             if (p_sample_prev->Val16S >= p_ch->TrigLevel.Val16S) {
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	881a      	ldrh	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8a9b      	ldrh	r3, [r3, #20]
 8003072:	b212      	sxth	r2, r2
 8003074:	b21b      	sxth	r3, r3
 8003076:	429a      	cmp	r2, r3
 8003078:	db1f      	blt.n	80030ba <ProbeScope_IsTrig+0x57e>
                                 if (p_sample_cur->Val16S <= p_ch->TrigLevel.Val16S) {
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	881a      	ldrh	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8a9b      	ldrh	r3, [r3, #20]
 8003082:	b212      	sxth	r2, r2
 8003084:	b21b      	sxth	r3, r3
 8003086:	429a      	cmp	r2, r3
 8003088:	dc17      	bgt.n	80030ba <ProbeScope_IsTrig+0x57e>
                                     ProbeScope_TrigFlag = 1;
 800308a:	4b54      	ldr	r3, [pc, #336]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 8003090:	4b53      	ldr	r3, [pc, #332]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a53      	ldr	r2, [pc, #332]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 8003096:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8003098:	e09a      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val16S != 0) {
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <ProbeScope_IsTrig+0x57e>
                             if (p_sample_cur->Val16S == 0) {
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d107      	bne.n	80030ba <ProbeScope_IsTrig+0x57e>
                                 ProbeScope_TrigFlag = 1;
 80030aa:	4b4c      	ldr	r3, [pc, #304]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 80030ac:	2201      	movs	r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 80030b0:	4b4b      	ldr	r3, [pc, #300]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a4b      	ldr	r2, [pc, #300]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 80030b6:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 80030b8:	e08a      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 80030ba:	e089      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
#endif

#if PROBE_SCOPE_32_BIT_EN > 0                                                                     
                case PROBE_SCOPE_INT32U:
                     if (p_ch->BitEn == 0) {
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d119      	bne.n	80030f8 <ProbeScope_IsTrig+0x5bc>
                         if (p_sample_prev->Val32U > p_sample_cur->Val32U) {                  
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d923      	bls.n	8003118 <ProbeScope_IsTrig+0x5dc>
                             if (p_sample_prev->Val32U >= p_ch->TrigLevel.Val32U) {
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d31d      	bcc.n	8003118 <ProbeScope_IsTrig+0x5dc>
                                 if (p_sample_cur->Val32U <= p_ch->TrigLevel.Val32U) {
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d817      	bhi.n	8003118 <ProbeScope_IsTrig+0x5dc>
                                     ProbeScope_TrigFlag = 1;
 80030e8:	4b3c      	ldr	r3, [pc, #240]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 80030ee:	4b3c      	ldr	r3, [pc, #240]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a3c      	ldr	r2, [pc, #240]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 80030f4:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 80030f6:	e06b      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val32U != 0) {
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <ProbeScope_IsTrig+0x5dc>
                             if (p_sample_cur->Val32U == 0) {
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d107      	bne.n	8003118 <ProbeScope_IsTrig+0x5dc>
                                 ProbeScope_TrigFlag = 1;
 8003108:	4b34      	ldr	r3, [pc, #208]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 800310a:	2201      	movs	r2, #1
 800310c:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 800310e:	4b34      	ldr	r3, [pc, #208]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a34      	ldr	r2, [pc, #208]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 8003114:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8003116:	e05b      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8003118:	e05a      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                     
                case PROBE_SCOPE_INT32S:
                     if (p_ch->BitEn == 0) {
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d119      	bne.n	8003156 <ProbeScope_IsTrig+0x61a>
                         if (p_sample_prev->Val32S > p_sample_cur->Val32S) {
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	429a      	cmp	r2, r3
 800312c:	dd23      	ble.n	8003176 <ProbeScope_IsTrig+0x63a>
                             if (p_sample_prev->Val32S >= p_ch->TrigLevel.Val32S) {
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	429a      	cmp	r2, r3
 8003138:	db1d      	blt.n	8003176 <ProbeScope_IsTrig+0x63a>
                                 if (p_sample_cur->Val32S <= p_ch->TrigLevel.Val32S) {
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	429a      	cmp	r2, r3
 8003144:	dc17      	bgt.n	8003176 <ProbeScope_IsTrig+0x63a>
                                     ProbeScope_TrigFlag = 1;
 8003146:	4b25      	ldr	r3, [pc, #148]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 8003148:	2201      	movs	r2, #1
 800314a:	601a      	str	r2, [r3, #0]
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 800314c:	4b24      	ldr	r3, [pc, #144]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a24      	ldr	r2, [pc, #144]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 8003152:	6013      	str	r3, [r2, #0]
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 8003154:	e03c      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                     ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                                 }
                             }
                         }
                     } else {
                         if (p_sample_prev->Val32S != 0) {
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00b      	beq.n	8003176 <ProbeScope_IsTrig+0x63a>
                             if (p_sample_cur->Val32S == 0) {
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d107      	bne.n	8003176 <ProbeScope_IsTrig+0x63a>
                                 ProbeScope_TrigFlag = 1;
 8003166:	4b1d      	ldr	r3, [pc, #116]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 8003168:	2201      	movs	r2, #1
 800316a:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 800316c:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a1c      	ldr	r2, [pc, #112]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 8003172:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 8003174:	e02c      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
 8003176:	e02b      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 > p_sample_cur->ValFP32) {
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	ed93 7a00 	vldr	s14, [r3]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	edd3 7a00 	vldr	s15, [r3]
 8003184:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318c:	dc00      	bgt.n	8003190 <ProbeScope_IsTrig+0x654>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 800318e:	e01f      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                     }
                     break;
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 > p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 >= p_ch->TrigLevel.ValFP32) {
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	ed93 7a00 	vldr	s14, [r3]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	edd3 7a05 	vldr	s15, [r3, #20]
 800319c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a4:	da00      	bge.n	80031a8 <ProbeScope_IsTrig+0x66c>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 80031a6:	e013      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                     break;
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 > p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 >= p_ch->TrigLevel.ValFP32) {
                             if (p_sample_cur->ValFP32 <= p_ch->TrigLevel.ValFP32) {
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	ed93 7a00 	vldr	s14, [r3]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80031b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031bc:	d900      	bls.n	80031c0 <ProbeScope_IsTrig+0x684>
                                 ProbeScope_TrigFlag = 1;
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
                             }
                         }
                     }
                     break;
 80031be:	e007      	b.n	80031d0 <ProbeScope_IsTrig+0x694>
                                    
                case PROBE_SCOPE_FP32:
                     if (p_sample_prev->ValFP32 > p_sample_cur->ValFP32) {
                         if (p_sample_prev->ValFP32 >= p_ch->TrigLevel.ValFP32) {
                             if (p_sample_cur->ValFP32 <= p_ch->TrigLevel.ValFP32) {
                                 ProbeScope_TrigFlag = 1;
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <ProbeScope_IsTrig+0x6a0>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
                                 ProbeScope_TrigIx   = ProbeScope_SampleIxCur; 
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <ProbeScope_IsTrig+0x6a4>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a06      	ldr	r2, [pc, #24]	; (80031e4 <ProbeScope_IsTrig+0x6a8>)
 80031cc:	6013      	str	r3, [r2, #0]
                             }
                         }
                     }
                     break;
 80031ce:	bf00      	nop
#endif                     
            }                          
        }
    }
}
 80031d0:	3714      	adds	r7, #20
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	1fff0760 	.word	0x1fff0760
 80031e0:	1fff0628 	.word	0x1fff0628
 80031e4:	1fff0768 	.word	0x1fff0768

080031e8 <reference_generator>:
	__enable_irq();
	ref_gen_status = STATUS_1_RISE;
}

void reference_generator(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
	switch (ref_gen_status)
 80031ec:	4b4f      	ldr	r3, [pc, #316]	; (800332c <reference_generator+0x144>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	3b01      	subs	r3, #1
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d870      	bhi.n	80032d8 <reference_generator+0xf0>
 80031f6:	a201      	add	r2, pc, #4	; (adr r2, 80031fc <reference_generator+0x14>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	0800320d 	.word	0x0800320d
 8003200:	0800323f 	.word	0x0800323f
 8003204:	0800325d 	.word	0x0800325d
 8003208:	0800328f 	.word	0x0800328f
	{
	case (STATUS_1_RISE):
		if (interrupt_counter_ref_gen >= rise_time)
 800320c:	4b48      	ldr	r3, [pc, #288]	; (8003330 <reference_generator+0x148>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4b48      	ldr	r3, [pc, #288]	; (8003334 <reference_generator+0x14c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d805      	bhi.n	8003226 <reference_generator+0x3e>
		{
			ref_gen_status = STATUS_2_HIGH_LEVEL;
 800321a:	4b44      	ldr	r3, [pc, #272]	; (800332c <reference_generator+0x144>)
 800321c:	2202      	movs	r2, #2
 800321e:	701a      	strb	r2, [r3, #0]
			interrupt_counter_ref_gen = 0;
 8003220:	4b44      	ldr	r3, [pc, #272]	; (8003334 <reference_generator+0x14c>)
 8003222:	2200      	movs	r2, #0
 8003224:	601a      	str	r2, [r3, #0]
		}
		reference += rise_increment;
 8003226:	4b44      	ldr	r3, [pc, #272]	; (8003338 <reference_generator+0x150>)
 8003228:	ed93 7a00 	vldr	s14, [r3]
 800322c:	4b43      	ldr	r3, [pc, #268]	; (800333c <reference_generator+0x154>)
 800322e:	edd3 7a00 	vldr	s15, [r3]
 8003232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003236:	4b40      	ldr	r3, [pc, #256]	; (8003338 <reference_generator+0x150>)
 8003238:	edc3 7a00 	vstr	s15, [r3]

		break;
 800323c:	e04d      	b.n	80032da <reference_generator+0xf2>

	case (STATUS_2_HIGH_LEVEL):
		if (interrupt_counter_ref_gen >= high_level_time)
 800323e:	4b40      	ldr	r3, [pc, #256]	; (8003340 <reference_generator+0x158>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	461a      	mov	r2, r3
 8003244:	4b3b      	ldr	r3, [pc, #236]	; (8003334 <reference_generator+0x14c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	429a      	cmp	r2, r3
 800324a:	d806      	bhi.n	800325a <reference_generator+0x72>
		{
			ref_gen_status = STATUS_3_FALL;
 800324c:	4b37      	ldr	r3, [pc, #220]	; (800332c <reference_generator+0x144>)
 800324e:	2203      	movs	r2, #3
 8003250:	701a      	strb	r2, [r3, #0]
			interrupt_counter_ref_gen = 0;
 8003252:	4b38      	ldr	r3, [pc, #224]	; (8003334 <reference_generator+0x14c>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]
		}
		break;
 8003258:	e03f      	b.n	80032da <reference_generator+0xf2>
 800325a:	e03e      	b.n	80032da <reference_generator+0xf2>

	case (STATUS_3_FALL):
	{
		if (interrupt_counter_ref_gen >= fall_time)
 800325c:	4b39      	ldr	r3, [pc, #228]	; (8003344 <reference_generator+0x15c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	461a      	mov	r2, r3
 8003262:	4b34      	ldr	r3, [pc, #208]	; (8003334 <reference_generator+0x14c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d805      	bhi.n	8003276 <reference_generator+0x8e>
		{
			ref_gen_status = STATUS_4_LOW_LEVEL;
 800326a:	4b30      	ldr	r3, [pc, #192]	; (800332c <reference_generator+0x144>)
 800326c:	2204      	movs	r2, #4
 800326e:	701a      	strb	r2, [r3, #0]
			interrupt_counter_ref_gen = 0;
 8003270:	4b30      	ldr	r3, [pc, #192]	; (8003334 <reference_generator+0x14c>)
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
		}
		reference -= fall_decrement;
 8003276:	4b30      	ldr	r3, [pc, #192]	; (8003338 <reference_generator+0x150>)
 8003278:	ed93 7a00 	vldr	s14, [r3]
 800327c:	4b32      	ldr	r3, [pc, #200]	; (8003348 <reference_generator+0x160>)
 800327e:	edd3 7a00 	vldr	s15, [r3]
 8003282:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003286:	4b2c      	ldr	r3, [pc, #176]	; (8003338 <reference_generator+0x150>)
 8003288:	edc3 7a00 	vstr	s15, [r3]
	}
	break;
 800328c:	e025      	b.n	80032da <reference_generator+0xf2>

	case (STATUS_4_LOW_LEVEL):
		if ((interrupt_counter_ref_gen >= low_level_time) && (repeat_motion == 0))
 800328e:	4b2f      	ldr	r3, [pc, #188]	; (800334c <reference_generator+0x164>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	4b27      	ldr	r3, [pc, #156]	; (8003334 <reference_generator+0x14c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	429a      	cmp	r2, r3
 800329a:	d80a      	bhi.n	80032b2 <reference_generator+0xca>
 800329c:	4b2c      	ldr	r3, [pc, #176]	; (8003350 <reference_generator+0x168>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <reference_generator+0xca>
		{
			ref_gen_status = STATUS_0_DISABLED;
 80032a4:	4b21      	ldr	r3, [pc, #132]	; (800332c <reference_generator+0x144>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
			interrupt_counter_ref_gen = 0;
 80032aa:	4b22      	ldr	r3, [pc, #136]	; (8003334 <reference_generator+0x14c>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	e011      	b.n	80032d6 <reference_generator+0xee>
		}
		else if ((interrupt_counter_ref_gen >= low_level_time) && (repeat_motion == 1))
 80032b2:	4b26      	ldr	r3, [pc, #152]	; (800334c <reference_generator+0x164>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	4b1e      	ldr	r3, [pc, #120]	; (8003334 <reference_generator+0x14c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d80a      	bhi.n	80032d6 <reference_generator+0xee>
 80032c0:	4b23      	ldr	r3, [pc, #140]	; (8003350 <reference_generator+0x168>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d106      	bne.n	80032d6 <reference_generator+0xee>
		{
			ref_gen_status = STATUS_1_RISE;
 80032c8:	4b18      	ldr	r3, [pc, #96]	; (800332c <reference_generator+0x144>)
 80032ca:	2201      	movs	r2, #1
 80032cc:	701a      	strb	r2, [r3, #0]
			interrupt_counter_ref_gen = 0;
 80032ce:	4b19      	ldr	r3, [pc, #100]	; (8003334 <reference_generator+0x14c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
		}
		break;
 80032d4:	e001      	b.n	80032da <reference_generator+0xf2>
 80032d6:	e000      	b.n	80032da <reference_generator+0xf2>

	default:
		break;
 80032d8:	bf00      	nop
	}

	switch (ref_type_select)
 80032da:	4b1e      	ldr	r3, [pc, #120]	; (8003354 <reference_generator+0x16c>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d81e      	bhi.n	8003320 <reference_generator+0x138>
 80032e2:	a201      	add	r2, pc, #4	; (adr r2, 80032e8 <reference_generator+0x100>)
 80032e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e8:	080032f9 	.word	0x080032f9
 80032ec:	08003303 	.word	0x08003303
 80032f0:	0800330d 	.word	0x0800330d
 80032f4:	08003317 	.word	0x08003317
	{
	case (REF_POS):
		pos_ref = reference;
 80032f8:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <reference_generator+0x150>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a16      	ldr	r2, [pc, #88]	; (8003358 <reference_generator+0x170>)
 80032fe:	6013      	str	r3, [r2, #0]
		break;
 8003300:	e00f      	b.n	8003322 <reference_generator+0x13a>
	case (REF_SPD):
		spd_ref = reference;
 8003302:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <reference_generator+0x150>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a15      	ldr	r2, [pc, #84]	; (800335c <reference_generator+0x174>)
 8003308:	6013      	str	r3, [r2, #0]
		break;
 800330a:	e00a      	b.n	8003322 <reference_generator+0x13a>
	case (REF_I):
		i_q_ref = reference;
 800330c:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <reference_generator+0x150>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a13      	ldr	r2, [pc, #76]	; (8003360 <reference_generator+0x178>)
 8003312:	6013      	str	r3, [r2, #0]
		break;
 8003314:	e005      	b.n	8003322 <reference_generator+0x13a>
	case (REF_U):
		u_q_ref = reference;
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <reference_generator+0x150>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a12      	ldr	r2, [pc, #72]	; (8003364 <reference_generator+0x17c>)
 800331c:	6013      	str	r3, [r2, #0]
		break;
 800331e:	e000      	b.n	8003322 <reference_generator+0x13a>
	default:
		break;
 8003320:	bf00      	nop
	}
}
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	1fff0644 	.word	0x1fff0644
 8003330:	1fff0788 	.word	0x1fff0788
 8003334:	1fff0640 	.word	0x1fff0640
 8003338:	1fff0648 	.word	0x1fff0648
 800333c:	1fff077c 	.word	0x1fff077c
 8003340:	1fff0780 	.word	0x1fff0780
 8003344:	1fff0798 	.word	0x1fff0798
 8003348:	1fff0794 	.word	0x1fff0794
 800334c:	1fff078c 	.word	0x1fff078c
 8003350:	1ffe8820 	.word	0x1ffe8820
 8003354:	1fff064c 	.word	0x1fff064c
 8003358:	1ffe884c 	.word	0x1ffe884c
 800335c:	1ffe8850 	.word	0x1ffe8850
 8003360:	1ffe8844 	.word	0x1ffe8844
 8003364:	1ffe8810 	.word	0x1ffe8810

08003368 <drive_disabled>:
/*
	PWM output disabled
	CONTROL_LOOPS | REF_GEN | MOTION = OFF
*/
void drive_disabled(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
	motion_off();
 800336c:	f7fe fa54 	bl	8001818 <motion_off>
	loop_control = LOOP_CONTROL_OFF;
 8003370:	4b04      	ldr	r3, [pc, #16]	; (8003384 <drive_disabled+0x1c>)
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
	ref_gen_status = STATUS_0_DISABLED;
 8003376:	4b04      	ldr	r3, [pc, #16]	; (8003388 <drive_disabled+0x20>)
 8003378:	2200      	movs	r2, #0
 800337a:	701a      	strb	r2, [r3, #0]
	motion_config = OFF;
 800337c:	4b03      	ldr	r3, [pc, #12]	; (800338c <drive_disabled+0x24>)
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]
}
 8003382:	bd80      	pop	{r7, pc}
 8003384:	1fff0652 	.word	0x1fff0652
 8003388:	1fff0644 	.word	0x1fff0644
 800338c:	1fff0653 	.word	0x1fff0653

08003390 <abc_dq>:

/*
 * Convert three-phase electrical signals from time-domain to dq0-reference frame
 */
void abc_dq(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
	// The Clarke Transformation
	i_alpha = ia;
 8003394:	4b20      	ldr	r3, [pc, #128]	; (8003418 <abc_dq+0x88>)
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	b21b      	sxth	r3, r3
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033a2:	4b1e      	ldr	r3, [pc, #120]	; (800341c <abc_dq+0x8c>)
 80033a4:	edc3 7a00 	vstr	s15, [r3]
//	i_beta = F_1_SQRT_3 * (float_t)(ia + (float_t)(2 * ib));
	i_beta = ib;
 80033a8:	4b1d      	ldr	r3, [pc, #116]	; (8003420 <abc_dq+0x90>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	b21b      	sxth	r3, r3
 80033ae:	ee07 3a90 	vmov	s15, r3
 80033b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033b6:	4b1b      	ldr	r3, [pc, #108]	; (8003424 <abc_dq+0x94>)
 80033b8:	edc3 7a00 	vstr	s15, [r3]

	// The Park Transformation
	i_d = i_alpha * cos_theta_fast + i_beta * sin_theta_fast;
 80033bc:	4b17      	ldr	r3, [pc, #92]	; (800341c <abc_dq+0x8c>)
 80033be:	ed93 7a00 	vldr	s14, [r3]
 80033c2:	4b19      	ldr	r3, [pc, #100]	; (8003428 <abc_dq+0x98>)
 80033c4:	edd3 7a00 	vldr	s15, [r3]
 80033c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033cc:	4b15      	ldr	r3, [pc, #84]	; (8003424 <abc_dq+0x94>)
 80033ce:	edd3 6a00 	vldr	s13, [r3]
 80033d2:	4b16      	ldr	r3, [pc, #88]	; (800342c <abc_dq+0x9c>)
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e0:	4b13      	ldr	r3, [pc, #76]	; (8003430 <abc_dq+0xa0>)
 80033e2:	edc3 7a00 	vstr	s15, [r3]
	i_q = i_beta * cos_theta_fast - i_alpha * sin_theta_fast;
 80033e6:	4b0f      	ldr	r3, [pc, #60]	; (8003424 <abc_dq+0x94>)
 80033e8:	ed93 7a00 	vldr	s14, [r3]
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <abc_dq+0x98>)
 80033ee:	edd3 7a00 	vldr	s15, [r3]
 80033f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <abc_dq+0x8c>)
 80033f8:	edd3 6a00 	vldr	s13, [r3]
 80033fc:	4b0b      	ldr	r3, [pc, #44]	; (800342c <abc_dq+0x9c>)
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003406:	ee77 7a67 	vsub.f32	s15, s14, s15
 800340a:	4b0a      	ldr	r3, [pc, #40]	; (8003434 <abc_dq+0xa4>)
 800340c:	edc3 7a00 	vstr	s15, [r3]
}
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	1fff0684 	.word	0x1fff0684
 800341c:	1fff07a0 	.word	0x1fff07a0
 8003420:	1fff067c 	.word	0x1fff067c
 8003424:	1fff07b8 	.word	0x1fff07b8
 8003428:	1fff0664 	.word	0x1fff0664
 800342c:	1fff0660 	.word	0x1fff0660
 8003430:	1fff07a8 	.word	0x1fff07a8
 8003434:	1fff07a4 	.word	0x1fff07a4

08003438 <dq_abc>:

/*
 * Convert two-phase balanced sinusoidal signals to three-phase electrical signals
 */
void dq_abc(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0

	// The Inverse Park Transformation
	u_alpha = u_d_ref * cos_theta_fast - u_q_ref * sin_theta_fast;
 800343c:	4b36      	ldr	r3, [pc, #216]	; (8003518 <dq_abc+0xe0>)
 800343e:	ed93 7a00 	vldr	s14, [r3]
 8003442:	4b36      	ldr	r3, [pc, #216]	; (800351c <dq_abc+0xe4>)
 8003444:	edd3 7a00 	vldr	s15, [r3]
 8003448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800344c:	4b34      	ldr	r3, [pc, #208]	; (8003520 <dq_abc+0xe8>)
 800344e:	edd3 6a00 	vldr	s13, [r3]
 8003452:	4b34      	ldr	r3, [pc, #208]	; (8003524 <dq_abc+0xec>)
 8003454:	edd3 7a00 	vldr	s15, [r3]
 8003458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800345c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003460:	4b31      	ldr	r3, [pc, #196]	; (8003528 <dq_abc+0xf0>)
 8003462:	edc3 7a00 	vstr	s15, [r3]
	u_beta = u_q_ref * cos_theta_fast + u_d_ref * sin_theta_fast;
 8003466:	4b2e      	ldr	r3, [pc, #184]	; (8003520 <dq_abc+0xe8>)
 8003468:	ed93 7a00 	vldr	s14, [r3]
 800346c:	4b2b      	ldr	r3, [pc, #172]	; (800351c <dq_abc+0xe4>)
 800346e:	edd3 7a00 	vldr	s15, [r3]
 8003472:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003476:	4b28      	ldr	r3, [pc, #160]	; (8003518 <dq_abc+0xe0>)
 8003478:	edd3 6a00 	vldr	s13, [r3]
 800347c:	4b29      	ldr	r3, [pc, #164]	; (8003524 <dq_abc+0xec>)
 800347e:	edd3 7a00 	vldr	s15, [r3]
 8003482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003486:	ee77 7a27 	vadd.f32	s15, s14, s15
 800348a:	4b28      	ldr	r3, [pc, #160]	; (800352c <dq_abc+0xf4>)
 800348c:	edc3 7a00 	vstr	s15, [r3]

	// The Inverse Clarke Transformation
	u_a_ref = u_alpha;
 8003490:	4b25      	ldr	r3, [pc, #148]	; (8003528 <dq_abc+0xf0>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a26      	ldr	r2, [pc, #152]	; (8003530 <dq_abc+0xf8>)
 8003496:	6013      	str	r3, [r2, #0]
	u_b_ref = u_beta;
 8003498:	4b24      	ldr	r3, [pc, #144]	; (800352c <dq_abc+0xf4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a25      	ldr	r2, [pc, #148]	; (8003534 <dq_abc+0xfc>)
 800349e:	6013      	str	r3, [r2, #0]

	/*
	 * Keeps the values in range of int16_t
	 * Later on the Float values will be casted into Int
	 */
	if (u_a_ref > MAX_UINT_16)
 80034a0:	4b23      	ldr	r3, [pc, #140]	; (8003530 <dq_abc+0xf8>)
 80034a2:	edd3 7a00 	vldr	s15, [r3]
 80034a6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8003538 <dq_abc+0x100>
 80034aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b2:	dd03      	ble.n	80034bc <dq_abc+0x84>
	{
		u_a_ref = MAX_UINT_16;
 80034b4:	4b1e      	ldr	r3, [pc, #120]	; (8003530 <dq_abc+0xf8>)
 80034b6:	4a21      	ldr	r2, [pc, #132]	; (800353c <dq_abc+0x104>)
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	e00d      	b.n	80034d8 <dq_abc+0xa0>
	}
	else if (u_a_ref < MIN_UINT_16)
 80034bc:	4b1c      	ldr	r3, [pc, #112]	; (8003530 <dq_abc+0xf8>)
 80034be:	edd3 7a00 	vldr	s15, [r3]
 80034c2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003540 <dq_abc+0x108>
 80034c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ce:	d503      	bpl.n	80034d8 <dq_abc+0xa0>
	{
		u_a_ref = MIN_UINT_16;
 80034d0:	4b17      	ldr	r3, [pc, #92]	; (8003530 <dq_abc+0xf8>)
 80034d2:	f04f 4247 	mov.w	r2, #3338665984	; 0xc7000000
 80034d6:	601a      	str	r2, [r3, #0]
	}

	if (u_b_ref > MAX_UINT_16)
 80034d8:	4b16      	ldr	r3, [pc, #88]	; (8003534 <dq_abc+0xfc>)
 80034da:	edd3 7a00 	vldr	s15, [r3]
 80034de:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003538 <dq_abc+0x100>
 80034e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ea:	dd03      	ble.n	80034f4 <dq_abc+0xbc>
	{
		u_b_ref = MAX_UINT_16;
 80034ec:	4b11      	ldr	r3, [pc, #68]	; (8003534 <dq_abc+0xfc>)
 80034ee:	4a13      	ldr	r2, [pc, #76]	; (800353c <dq_abc+0x104>)
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	e00d      	b.n	8003510 <dq_abc+0xd8>
	}
	else if (u_b_ref < MIN_UINT_16)
 80034f4:	4b0f      	ldr	r3, [pc, #60]	; (8003534 <dq_abc+0xfc>)
 80034f6:	edd3 7a00 	vldr	s15, [r3]
 80034fa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003540 <dq_abc+0x108>
 80034fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003506:	d503      	bpl.n	8003510 <dq_abc+0xd8>
	{
		u_a_ref = MIN_UINT_16;
 8003508:	4b09      	ldr	r3, [pc, #36]	; (8003530 <dq_abc+0xf8>)
 800350a:	f04f 4247 	mov.w	r2, #3338665984	; 0xc7000000
 800350e:	601a      	str	r2, [r3, #0]
//	}
//	else if (u_c_ref < MIN_UINT_16)
//	{
//		u_c_ref = MIN_UINT_16;
//	}
}
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	1ffe8854 	.word	0x1ffe8854
 800351c:	1fff0664 	.word	0x1fff0664
 8003520:	1ffe8810 	.word	0x1ffe8810
 8003524:	1fff0660 	.word	0x1fff0660
 8003528:	1fff07b4 	.word	0x1fff07b4
 800352c:	1fff07b0 	.word	0x1fff07b0
 8003530:	1fff07ac 	.word	0x1fff07ac
 8003534:	1fff079c 	.word	0x1fff079c
 8003538:	46fffe00 	.word	0x46fffe00
 800353c:	46fffe00 	.word	0x46fffe00
 8003540:	c7000000 	.word	0xc7000000

08003544 <compute_fast_speed>:

/*
 * Compute the speed based on the encoder increments, read from CCU40 Timer
 */
void compute_fast_speed(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
	timer_value_fast = CCU40_CC40->TIMER;
 8003548:	4b07      	ldr	r3, [pc, #28]	; (8003568 <compute_fast_speed+0x24>)
 800354a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800354c:	b29a      	uxth	r2, r3
 800354e:	4b07      	ldr	r3, [pc, #28]	; (800356c <compute_fast_speed+0x28>)
 8003550:	801a      	strh	r2, [r3, #0]
//	speed_value_fast = timer_value_fast - timer_value_old_fast;
	speed_value_fast = 1;
 8003552:	4b07      	ldr	r3, [pc, #28]	; (8003570 <compute_fast_speed+0x2c>)
 8003554:	2201      	movs	r2, #1
 8003556:	801a      	strh	r2, [r3, #0]
	timer_value_old_fast = timer_value_fast;
 8003558:	4b04      	ldr	r3, [pc, #16]	; (800356c <compute_fast_speed+0x28>)
 800355a:	881a      	ldrh	r2, [r3, #0]
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <compute_fast_speed+0x30>)
 800355e:	801a      	strh	r2, [r3, #0]
}
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	4000c100 	.word	0x4000c100
 800356c:	1fff0668 	.word	0x1fff0668
 8003570:	1fff066c 	.word	0x1fff066c
 8003574:	1fff066a 	.word	0x1fff066a

08003578 <compute_fast_mechanical_position>:
/*
 * Compute the mechanical position based on the speed value
 */
void compute_fast_mechanical_position(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
	mechanical_position_fast += speed_value_fast;
 800357c:	4b05      	ldr	r3, [pc, #20]	; (8003594 <compute_fast_mechanical_position+0x1c>)
 800357e:	881b      	ldrh	r3, [r3, #0]
 8003580:	b21a      	sxth	r2, r3
 8003582:	4b05      	ldr	r3, [pc, #20]	; (8003598 <compute_fast_mechanical_position+0x20>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4413      	add	r3, r2
 8003588:	4a03      	ldr	r2, [pc, #12]	; (8003598 <compute_fast_mechanical_position+0x20>)
 800358a:	6013      	str	r3, [r2, #0]
}
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr
 8003594:	1fff066c 	.word	0x1fff066c
 8003598:	1fff0654 	.word	0x1fff0654

0800359c <compute_fast_electrical_position>:

/*
 * Compute the module of the electrical position based on the mechanical position
 */
void compute_fast_electrical_position(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
	electrical_resolution = encoder_resolution / pp;
 80035a0:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <compute_fast_electrical_position+0x3c>)
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	b21a      	sxth	r2, r3
 80035a6:	4b0d      	ldr	r3, [pc, #52]	; (80035dc <compute_fast_electrical_position+0x40>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	b25b      	sxtb	r3, r3
 80035ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <compute_fast_electrical_position+0x44>)
 80035b4:	801a      	strh	r2, [r3, #0]
	electrical_position_modulo_fast = mechanical_position_fast % electrical_resolution;
 80035b6:	4b0b      	ldr	r3, [pc, #44]	; (80035e4 <compute_fast_electrical_position+0x48>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a09      	ldr	r2, [pc, #36]	; (80035e0 <compute_fast_electrical_position+0x44>)
 80035bc:	8812      	ldrh	r2, [r2, #0]
 80035be:	b212      	sxth	r2, r2
 80035c0:	fb93 f1f2 	sdiv	r1, r3, r2
 80035c4:	fb02 f201 	mul.w	r2, r2, r1
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	4a07      	ldr	r2, [pc, #28]	; (80035e8 <compute_fast_electrical_position+0x4c>)
 80035cc:	6013      	str	r3, [r2, #0]
}
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	1ffe8822 	.word	0x1ffe8822
 80035dc:	1ffe8824 	.word	0x1ffe8824
 80035e0:	1fff066e 	.word	0x1fff066e
 80035e4:	1fff0654 	.word	0x1fff0654
 80035e8:	1fff0658 	.word	0x1fff0658

080035ec <compute_fast_field>:
/*
 * Compute the electrical angle based on the electrical position
 * Compute the sin&cos of theta
 */
void compute_fast_field(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
	theta_fast = electrical_position_modulo_fast * (2 * Pi) / electrical_resolution;
 80035f0:	4b13      	ldr	r3, [pc, #76]	; (8003640 <compute_fast_field+0x54>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	ee07 3a90 	vmov	s15, r3
 80035f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035fc:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003644 <compute_fast_field+0x58>
 8003600:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003604:	4b10      	ldr	r3, [pc, #64]	; (8003648 <compute_fast_field+0x5c>)
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	b21b      	sxth	r3, r3
 800360a:	ee07 3a90 	vmov	s15, r3
 800360e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003612:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003616:	4b0d      	ldr	r3, [pc, #52]	; (800364c <compute_fast_field+0x60>)
 8003618:	edc3 7a00 	vstr	s15, [r3]
	if (loop_control & TUNE_REF_LOOP_MSK)
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <compute_fast_field+0x64>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	b25b      	sxtb	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	da03      	bge.n	8003630 <compute_fast_field+0x44>
	{
		theta_fast = 0;
 8003628:	4b08      	ldr	r3, [pc, #32]	; (800364c <compute_fast_field+0x60>)
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
	}
	sincosf(theta_fast, &sin_theta_fast, &cos_theta_fast);
 8003630:	4b06      	ldr	r3, [pc, #24]	; (800364c <compute_fast_field+0x60>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	4907      	ldr	r1, [pc, #28]	; (8003654 <compute_fast_field+0x68>)
 8003638:	4a07      	ldr	r2, [pc, #28]	; (8003658 <compute_fast_field+0x6c>)
 800363a:	f000 f80f 	bl	800365c <sincosf>
}
 800363e:	bd80      	pop	{r7, pc}
 8003640:	1fff0658 	.word	0x1fff0658
 8003644:	40c90fd0 	.word	0x40c90fd0
 8003648:	1fff066e 	.word	0x1fff066e
 800364c:	1fff065c 	.word	0x1fff065c
 8003650:	1fff0652 	.word	0x1fff0652
 8003654:	1fff0660 	.word	0x1fff0660
 8003658:	1fff0664 	.word	0x1fff0664

0800365c <sincosf>:
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	460e      	mov	r6, r1
 8003660:	4614      	mov	r4, r2
 8003662:	4605      	mov	r5, r0
 8003664:	f000 f84c 	bl	8003700 <sinf>
 8003668:	6030      	str	r0, [r6, #0]
 800366a:	4628      	mov	r0, r5
 800366c:	f000 f802 	bl	8003674 <cosf>
 8003670:	6020      	str	r0, [r4, #0]
 8003672:	bd70      	pop	{r4, r5, r6, pc}

08003674 <cosf>:
 8003674:	b500      	push	{lr}
 8003676:	b085      	sub	sp, #20
 8003678:	4a20      	ldr	r2, [pc, #128]	; (80036fc <cosf+0x88>)
 800367a:	9001      	str	r0, [sp, #4]
 800367c:	9b01      	ldr	r3, [sp, #4]
 800367e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003682:	4293      	cmp	r3, r2
 8003684:	dd1d      	ble.n	80036c2 <cosf+0x4e>
 8003686:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800368a:	db08      	blt.n	800369e <cosf+0x2a>
 800368c:	eddd 7a01 	vldr	s15, [sp, #4]
 8003690:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8003694:	ee17 0a90 	vmov	r0, s15
 8003698:	b005      	add	sp, #20
 800369a:	f85d fb04 	ldr.w	pc, [sp], #4
 800369e:	a902      	add	r1, sp, #8
 80036a0:	f000 f87c 	bl	800379c <__ieee754_rem_pio2f>
 80036a4:	f000 0203 	and.w	r2, r0, #3
 80036a8:	2a01      	cmp	r2, #1
 80036aa:	9802      	ldr	r0, [sp, #8]
 80036ac:	9903      	ldr	r1, [sp, #12]
 80036ae:	d019      	beq.n	80036e4 <cosf+0x70>
 80036b0:	2a02      	cmp	r2, #2
 80036b2:	d010      	beq.n	80036d6 <cosf+0x62>
 80036b4:	b1ea      	cbz	r2, 80036f2 <cosf+0x7e>
 80036b6:	2201      	movs	r2, #1
 80036b8:	f000 fd5a 	bl	8004170 <__kernel_sinf>
 80036bc:	ee07 0a90 	vmov	s15, r0
 80036c0:	e7e8      	b.n	8003694 <cosf+0x20>
 80036c2:	2100      	movs	r1, #0
 80036c4:	f000 f9b6 	bl	8003a34 <__kernel_cosf>
 80036c8:	ee07 0a90 	vmov	s15, r0
 80036cc:	ee17 0a90 	vmov	r0, s15
 80036d0:	b005      	add	sp, #20
 80036d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80036d6:	f000 f9ad 	bl	8003a34 <__kernel_cosf>
 80036da:	ee07 0a90 	vmov	s15, r0
 80036de:	eef1 7a67 	vneg.f32	s15, s15
 80036e2:	e7d7      	b.n	8003694 <cosf+0x20>
 80036e4:	f000 fd44 	bl	8004170 <__kernel_sinf>
 80036e8:	ee07 0a90 	vmov	s15, r0
 80036ec:	eef1 7a67 	vneg.f32	s15, s15
 80036f0:	e7d0      	b.n	8003694 <cosf+0x20>
 80036f2:	f000 f99f 	bl	8003a34 <__kernel_cosf>
 80036f6:	ee07 0a90 	vmov	s15, r0
 80036fa:	e7cb      	b.n	8003694 <cosf+0x20>
 80036fc:	3f490fd8 	.word	0x3f490fd8

08003700 <sinf>:
 8003700:	b500      	push	{lr}
 8003702:	b085      	sub	sp, #20
 8003704:	4a24      	ldr	r2, [pc, #144]	; (8003798 <sinf+0x98>)
 8003706:	9001      	str	r0, [sp, #4]
 8003708:	9b01      	ldr	r3, [sp, #4]
 800370a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800370e:	4293      	cmp	r3, r2
 8003710:	dd1e      	ble.n	8003750 <sinf+0x50>
 8003712:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003716:	db08      	blt.n	800372a <sinf+0x2a>
 8003718:	eddd 7a01 	vldr	s15, [sp, #4]
 800371c:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8003720:	ee17 0a90 	vmov	r0, s15
 8003724:	b005      	add	sp, #20
 8003726:	f85d fb04 	ldr.w	pc, [sp], #4
 800372a:	a902      	add	r1, sp, #8
 800372c:	f000 f836 	bl	800379c <__ieee754_rem_pio2f>
 8003730:	f000 0003 	and.w	r0, r0, #3
 8003734:	2801      	cmp	r0, #1
 8003736:	d020      	beq.n	800377a <sinf+0x7a>
 8003738:	2802      	cmp	r0, #2
 800373a:	d014      	beq.n	8003766 <sinf+0x66>
 800373c:	b320      	cbz	r0, 8003788 <sinf+0x88>
 800373e:	9802      	ldr	r0, [sp, #8]
 8003740:	9903      	ldr	r1, [sp, #12]
 8003742:	f000 f977 	bl	8003a34 <__kernel_cosf>
 8003746:	ee07 0a90 	vmov	s15, r0
 800374a:	eef1 7a67 	vneg.f32	s15, s15
 800374e:	e7e7      	b.n	8003720 <sinf+0x20>
 8003750:	2100      	movs	r1, #0
 8003752:	2200      	movs	r2, #0
 8003754:	f000 fd0c 	bl	8004170 <__kernel_sinf>
 8003758:	ee07 0a90 	vmov	s15, r0
 800375c:	ee17 0a90 	vmov	r0, s15
 8003760:	b005      	add	sp, #20
 8003762:	f85d fb04 	ldr.w	pc, [sp], #4
 8003766:	9802      	ldr	r0, [sp, #8]
 8003768:	9903      	ldr	r1, [sp, #12]
 800376a:	2201      	movs	r2, #1
 800376c:	f000 fd00 	bl	8004170 <__kernel_sinf>
 8003770:	ee07 0a90 	vmov	s15, r0
 8003774:	eef1 7a67 	vneg.f32	s15, s15
 8003778:	e7d2      	b.n	8003720 <sinf+0x20>
 800377a:	9802      	ldr	r0, [sp, #8]
 800377c:	9903      	ldr	r1, [sp, #12]
 800377e:	f000 f959 	bl	8003a34 <__kernel_cosf>
 8003782:	ee07 0a90 	vmov	s15, r0
 8003786:	e7cb      	b.n	8003720 <sinf+0x20>
 8003788:	9802      	ldr	r0, [sp, #8]
 800378a:	9903      	ldr	r1, [sp, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	f000 fcef 	bl	8004170 <__kernel_sinf>
 8003792:	ee07 0a90 	vmov	s15, r0
 8003796:	e7c3      	b.n	8003720 <sinf+0x20>
 8003798:	3f490fd8 	.word	0x3f490fd8

0800379c <__ieee754_rem_pio2f>:
 800379c:	b570      	push	{r4, r5, r6, lr}
 800379e:	4a97      	ldr	r2, [pc, #604]	; (80039fc <__ieee754_rem_pio2f+0x260>)
 80037a0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80037a4:	4294      	cmp	r4, r2
 80037a6:	b086      	sub	sp, #24
 80037a8:	4606      	mov	r6, r0
 80037aa:	460d      	mov	r5, r1
 80037ac:	dd68      	ble.n	8003880 <__ieee754_rem_pio2f+0xe4>
 80037ae:	4a94      	ldr	r2, [pc, #592]	; (8003a00 <__ieee754_rem_pio2f+0x264>)
 80037b0:	4294      	cmp	r4, r2
 80037b2:	dc1c      	bgt.n	80037ee <__ieee754_rem_pio2f+0x52>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	eddf 7a93 	vldr	s15, [pc, #588]	; 8003a04 <__ieee754_rem_pio2f+0x268>
 80037ba:	4a93      	ldr	r2, [pc, #588]	; (8003a08 <__ieee754_rem_pio2f+0x26c>)
 80037bc:	f024 040f 	bic.w	r4, r4, #15
 80037c0:	ee07 0a10 	vmov	s14, r0
 80037c4:	f340 80e2 	ble.w	800398c <__ieee754_rem_pio2f+0x1f0>
 80037c8:	4294      	cmp	r4, r2
 80037ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037ce:	d067      	beq.n	80038a0 <__ieee754_rem_pio2f+0x104>
 80037d0:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8003a0c <__ieee754_rem_pio2f+0x270>
 80037d4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80037d8:	2001      	movs	r0, #1
 80037da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80037de:	edc1 6a00 	vstr	s13, [r1]
 80037e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037e6:	edc1 7a01 	vstr	s15, [r1, #4]
 80037ea:	b006      	add	sp, #24
 80037ec:	bd70      	pop	{r4, r5, r6, pc}
 80037ee:	4a88      	ldr	r2, [pc, #544]	; (8003a10 <__ieee754_rem_pio2f+0x274>)
 80037f0:	4294      	cmp	r4, r2
 80037f2:	dd67      	ble.n	80038c4 <__ieee754_rem_pio2f+0x128>
 80037f4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80037f8:	da48      	bge.n	800388c <__ieee754_rem_pio2f+0xf0>
 80037fa:	15e2      	asrs	r2, r4, #23
 80037fc:	3a86      	subs	r2, #134	; 0x86
 80037fe:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8003802:	ee07 3a10 	vmov	s14, r3
 8003806:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 800380a:	eddf 7a82 	vldr	s15, [pc, #520]	; 8003a14 <__ieee754_rem_pio2f+0x278>
 800380e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003812:	ee37 7a66 	vsub.f32	s14, s14, s13
 8003816:	edcd 6a03 	vstr	s13, [sp, #12]
 800381a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800381e:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8003822:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003826:	ee37 7a66 	vsub.f32	s14, s14, s13
 800382a:	edcd 6a04 	vstr	s13, [sp, #16]
 800382e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003832:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383a:	edcd 7a05 	vstr	s15, [sp, #20]
 800383e:	f040 80b8 	bne.w	80039b2 <__ieee754_rem_pio2f+0x216>
 8003842:	eef5 6a40 	vcmp.f32	s13, #0.0
 8003846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384a:	bf14      	ite	ne
 800384c:	2302      	movne	r3, #2
 800384e:	2301      	moveq	r3, #1
 8003850:	4971      	ldr	r1, [pc, #452]	; (8003a18 <__ieee754_rem_pio2f+0x27c>)
 8003852:	2002      	movs	r0, #2
 8003854:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003858:	a803      	add	r0, sp, #12
 800385a:	4629      	mov	r1, r5
 800385c:	f000 f974 	bl	8003b48 <__kernel_rem_pio2f>
 8003860:	2e00      	cmp	r6, #0
 8003862:	da11      	bge.n	8003888 <__ieee754_rem_pio2f+0xec>
 8003864:	ed95 7a00 	vldr	s14, [r5]
 8003868:	edd5 7a01 	vldr	s15, [r5, #4]
 800386c:	eeb1 7a47 	vneg.f32	s14, s14
 8003870:	eef1 7a67 	vneg.f32	s15, s15
 8003874:	4240      	negs	r0, r0
 8003876:	ed85 7a00 	vstr	s14, [r5]
 800387a:	edc5 7a01 	vstr	s15, [r5, #4]
 800387e:	e003      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 8003880:	2200      	movs	r2, #0
 8003882:	6028      	str	r0, [r5, #0]
 8003884:	604a      	str	r2, [r1, #4]
 8003886:	2000      	movs	r0, #0
 8003888:	b006      	add	sp, #24
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	ee07 0a90 	vmov	s15, r0
 8003890:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8003894:	2000      	movs	r0, #0
 8003896:	edc1 7a01 	vstr	s15, [r1, #4]
 800389a:	edc1 7a00 	vstr	s15, [r1]
 800389e:	e7f3      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 80038a0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8003a1c <__ieee754_rem_pio2f+0x280>
 80038a4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8003a20 <__ieee754_rem_pio2f+0x284>
 80038a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80038ac:	2001      	movs	r0, #1
 80038ae:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80038b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80038b6:	edc1 6a00 	vstr	s13, [r1]
 80038ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038be:	edc1 7a01 	vstr	s15, [r1, #4]
 80038c2:	e7e1      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 80038c4:	f000 fca2 	bl	800420c <fabsf>
 80038c8:	ed9f 6a56 	vldr	s12, [pc, #344]	; 8003a24 <__ieee754_rem_pio2f+0x288>
 80038cc:	ed9f 5a4d 	vldr	s10, [pc, #308]	; 8003a04 <__ieee754_rem_pio2f+0x268>
 80038d0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8003a0c <__ieee754_rem_pio2f+0x270>
 80038d4:	ee07 0a10 	vmov	s14, r0
 80038d8:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80038dc:	eee7 7a06 	vfma.f32	s15, s14, s12
 80038e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038e4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80038e8:	ee17 0a90 	vmov	r0, s15
 80038ec:	eef1 5a46 	vneg.f32	s11, s12
 80038f0:	eef0 7a47 	vmov.f32	s15, s14
 80038f4:	281f      	cmp	r0, #31
 80038f6:	eee5 7a85 	vfma.f32	s15, s11, s10
 80038fa:	ee26 7a26 	vmul.f32	s14, s12, s13
 80038fe:	dc1d      	bgt.n	800393c <__ieee754_rem_pio2f+0x1a0>
 8003900:	4a49      	ldr	r2, [pc, #292]	; (8003a28 <__ieee754_rem_pio2f+0x28c>)
 8003902:	1e41      	subs	r1, r0, #1
 8003904:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
 8003908:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800390c:	4293      	cmp	r3, r2
 800390e:	d015      	beq.n	800393c <__ieee754_rem_pio2f+0x1a0>
 8003910:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003914:	edc5 6a00 	vstr	s13, [r5]
 8003918:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800391c:	2e00      	cmp	r6, #0
 800391e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003922:	edc5 7a01 	vstr	s15, [r5, #4]
 8003926:	daaf      	bge.n	8003888 <__ieee754_rem_pio2f+0xec>
 8003928:	eef1 6a66 	vneg.f32	s13, s13
 800392c:	eef1 7a67 	vneg.f32	s15, s15
 8003930:	edc5 6a00 	vstr	s13, [r5]
 8003934:	edc5 7a01 	vstr	s15, [r5, #4]
 8003938:	4240      	negs	r0, r0
 800393a:	e7a5      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 800393c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003940:	15e4      	asrs	r4, r4, #23
 8003942:	ee16 3a90 	vmov	r3, s13
 8003946:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800394a:	1ae3      	subs	r3, r4, r3
 800394c:	2b08      	cmp	r3, #8
 800394e:	dde1      	ble.n	8003914 <__ieee754_rem_pio2f+0x178>
 8003950:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003a1c <__ieee754_rem_pio2f+0x280>
 8003954:	eddf 6a32 	vldr	s13, [pc, #200]	; 8003a20 <__ieee754_rem_pio2f+0x284>
 8003958:	eeb0 5a67 	vmov.f32	s10, s15
 800395c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8003960:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8003964:	eee5 7a87 	vfma.f32	s15, s11, s14
 8003968:	eed6 7a26 	vfnms.f32	s15, s12, s13
 800396c:	ee75 6a67 	vsub.f32	s13, s10, s15
 8003970:	eeb0 7a67 	vmov.f32	s14, s15
 8003974:	ee16 3a90 	vmov	r3, s13
 8003978:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800397c:	1ae4      	subs	r4, r4, r3
 800397e:	2c19      	cmp	r4, #25
 8003980:	dc2c      	bgt.n	80039dc <__ieee754_rem_pio2f+0x240>
 8003982:	edc5 6a00 	vstr	s13, [r5]
 8003986:	eef0 7a45 	vmov.f32	s15, s10
 800398a:	e7c5      	b.n	8003918 <__ieee754_rem_pio2f+0x17c>
 800398c:	4294      	cmp	r4, r2
 800398e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003992:	d010      	beq.n	80039b6 <__ieee754_rem_pio2f+0x21a>
 8003994:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003a0c <__ieee754_rem_pio2f+0x270>
 8003998:	ee77 6a87 	vadd.f32	s13, s15, s14
 800399c:	f04f 30ff 	mov.w	r0, #4294967295
 80039a0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80039a4:	edc1 6a00 	vstr	s13, [r1]
 80039a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039ac:	edc1 7a01 	vstr	s15, [r1, #4]
 80039b0:	e76a      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 80039b2:	2303      	movs	r3, #3
 80039b4:	e74c      	b.n	8003850 <__ieee754_rem_pio2f+0xb4>
 80039b6:	eddf 6a19 	vldr	s13, [pc, #100]	; 8003a1c <__ieee754_rem_pio2f+0x280>
 80039ba:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003a20 <__ieee754_rem_pio2f+0x284>
 80039be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039c2:	f04f 30ff 	mov.w	r0, #4294967295
 80039c6:	ee77 6a87 	vadd.f32	s13, s15, s14
 80039ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80039ce:	edc1 6a00 	vstr	s13, [r1]
 80039d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039d6:	edc1 7a01 	vstr	s15, [r1, #4]
 80039da:	e755      	b.n	8003888 <__ieee754_rem_pio2f+0xec>
 80039dc:	eddf 6a13 	vldr	s13, [pc, #76]	; 8003a2c <__ieee754_rem_pio2f+0x290>
 80039e0:	eddf 4a13 	vldr	s9, [pc, #76]	; 8003a30 <__ieee754_rem_pio2f+0x294>
 80039e4:	eef0 7a45 	vmov.f32	s15, s10
 80039e8:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80039ec:	ee35 7a67 	vsub.f32	s14, s10, s15
 80039f0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80039f4:	ee96 7a24 	vfnms.f32	s14, s12, s9
 80039f8:	e78a      	b.n	8003910 <__ieee754_rem_pio2f+0x174>
 80039fa:	bf00      	nop
 80039fc:	3f490fd8 	.word	0x3f490fd8
 8003a00:	4016cbe3 	.word	0x4016cbe3
 8003a04:	3fc90f80 	.word	0x3fc90f80
 8003a08:	3fc90fd0 	.word	0x3fc90fd0
 8003a0c:	37354443 	.word	0x37354443
 8003a10:	43490f80 	.word	0x43490f80
 8003a14:	43800000 	.word	0x43800000
 8003a18:	08004cd8 	.word	0x08004cd8
 8003a1c:	37354400 	.word	0x37354400
 8003a20:	2e85a308 	.word	0x2e85a308
 8003a24:	3f22f984 	.word	0x3f22f984
 8003a28:	08004c58 	.word	0x08004c58
 8003a2c:	2e85a300 	.word	0x2e85a300
 8003a30:	248d3132 	.word	0x248d3132

08003a34 <__kernel_cosf>:
 8003a34:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8003a38:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8003a3c:	ee06 0a10 	vmov	s12, r0
 8003a40:	ee06 1a90 	vmov	s13, r1
 8003a44:	da2e      	bge.n	8003aa4 <__kernel_cosf+0x70>
 8003a46:	eefd 7ac6 	vcvt.s32.f32	s15, s12
 8003a4a:	ee17 3a90 	vmov	r3, s15
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d064      	beq.n	8003b1c <__kernel_cosf+0xe8>
 8003a52:	ee26 7a06 	vmul.f32	s14, s12, s12
 8003a56:	eddf 3a34 	vldr	s7, [pc, #208]	; 8003b28 <__kernel_cosf+0xf4>
 8003a5a:	ed9f 4a34 	vldr	s8, [pc, #208]	; 8003b2c <__kernel_cosf+0xf8>
 8003a5e:	eddf 4a34 	vldr	s9, [pc, #208]	; 8003b30 <__kernel_cosf+0xfc>
 8003a62:	ed9f 5a34 	vldr	s10, [pc, #208]	; 8003b34 <__kernel_cosf+0x100>
 8003a66:	eddf 7a34 	vldr	s15, [pc, #208]	; 8003b38 <__kernel_cosf+0x104>
 8003a6a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003b3c <__kernel_cosf+0x108>
 8003a6e:	eea7 4a23 	vfma.f32	s8, s14, s7
 8003a72:	eee4 4a07 	vfma.f32	s9, s8, s14
 8003a76:	eea4 5a87 	vfma.f32	s10, s9, s14
 8003a7a:	eee5 7a07 	vfma.f32	s15, s10, s14
 8003a7e:	eee7 5a87 	vfma.f32	s11, s15, s14
 8003a82:	ee65 5a87 	vmul.f32	s11, s11, s14
 8003a86:	ee66 6ac6 	vnmul.f32	s13, s13, s12
 8003a8a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8003a8e:	eee7 6a25 	vfma.f32	s13, s14, s11
 8003a92:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8003a96:	eed7 6a06 	vfnms.f32	s13, s14, s12
 8003a9a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003a9e:	ee17 0a90 	vmov	r0, s15
 8003aa2:	4770      	bx	lr
 8003aa4:	ee26 7a06 	vmul.f32	s14, s12, s12
 8003aa8:	eddf 3a1f 	vldr	s7, [pc, #124]	; 8003b28 <__kernel_cosf+0xf4>
 8003aac:	ed9f 4a1f 	vldr	s8, [pc, #124]	; 8003b2c <__kernel_cosf+0xf8>
 8003ab0:	eddf 4a1f 	vldr	s9, [pc, #124]	; 8003b30 <__kernel_cosf+0xfc>
 8003ab4:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 8003b34 <__kernel_cosf+0x100>
 8003ab8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8003b38 <__kernel_cosf+0x104>
 8003abc:	eddf 5a1f 	vldr	s11, [pc, #124]	; 8003b3c <__kernel_cosf+0x108>
 8003ac0:	4a1f      	ldr	r2, [pc, #124]	; (8003b40 <__kernel_cosf+0x10c>)
 8003ac2:	eea7 4a23 	vfma.f32	s8, s14, s7
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	eee4 4a07 	vfma.f32	s9, s8, s14
 8003acc:	eea4 5a87 	vfma.f32	s10, s9, s14
 8003ad0:	eee5 7a07 	vfma.f32	s15, s10, s14
 8003ad4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8003ad8:	ee65 5a87 	vmul.f32	s11, s11, s14
 8003adc:	ddd3      	ble.n	8003a86 <__kernel_cosf+0x52>
 8003ade:	4a19      	ldr	r2, [pc, #100]	; (8003b44 <__kernel_cosf+0x110>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	dc16      	bgt.n	8003b12 <__kernel_cosf+0xde>
 8003ae4:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8003ae8:	ee07 3a90 	vmov	s15, r3
 8003aec:	eeb7 5a00 	vmov.f32	s10, #112	; 0x70
 8003af0:	ee35 5a67 	vsub.f32	s10, s10, s15
 8003af4:	ee66 6ac6 	vnmul.f32	s13, s13, s12
 8003af8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8003afc:	eee7 6a25 	vfma.f32	s13, s14, s11
 8003b00:	eed7 7a06 	vfnms.f32	s15, s14, s12
 8003b04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003b08:	ee75 7a67 	vsub.f32	s15, s10, s15
 8003b0c:	ee17 0a90 	vmov	r0, s15
 8003b10:	4770      	bx	lr
 8003b12:	eeb6 5a07 	vmov.f32	s10, #103	; 0x67
 8003b16:	eef5 7a02 	vmov.f32	s15, #82	; 0x52
 8003b1a:	e7eb      	b.n	8003af4 <__kernel_cosf+0xc0>
 8003b1c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8003b20:	ee17 0a90 	vmov	r0, s15
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	ad47d74e 	.word	0xad47d74e
 8003b2c:	310f74f6 	.word	0x310f74f6
 8003b30:	b493f27c 	.word	0xb493f27c
 8003b34:	37d00d01 	.word	0x37d00d01
 8003b38:	bab60b61 	.word	0xbab60b61
 8003b3c:	3d2aaaab 	.word	0x3d2aaaab
 8003b40:	3e999999 	.word	0x3e999999
 8003b44:	3f480000 	.word	0x3f480000

08003b48 <__kernel_rem_pio2f>:
 8003b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b4c:	ed2d 8b04 	vpush	{d8-d9}
 8003b50:	b0d7      	sub	sp, #348	; 0x15c
 8003b52:	1e5e      	subs	r6, r3, #1
 8003b54:	4ca5      	ldr	r4, [pc, #660]	; (8003dec <__kernel_rem_pio2f+0x2a4>)
 8003b56:	9d64      	ldr	r5, [sp, #400]	; 0x190
 8003b58:	9302      	str	r3, [sp, #8]
 8003b5a:	1ed3      	subs	r3, r2, #3
 8003b5c:	bf48      	it	mi
 8003b5e:	1d13      	addmi	r3, r2, #4
 8003b60:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8003b64:	9101      	str	r1, [sp, #4]
 8003b66:	10db      	asrs	r3, r3, #3
 8003b68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003b6c:	ea6f 0a03 	mvn.w	sl, r3
 8003b70:	1971      	adds	r1, r6, r5
 8003b72:	9303      	str	r3, [sp, #12]
 8003b74:	4681      	mov	r9, r0
 8003b76:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
 8003b7a:	eba3 0306 	sub.w	r3, r3, r6
 8003b7e:	d414      	bmi.n	8003baa <__kernel_rem_pio2f+0x62>
 8003b80:	4419      	add	r1, r3
 8003b82:	9865      	ldr	r0, [sp, #404]	; 0x194
 8003b84:	3101      	adds	r1, #1
 8003b86:	aa1a      	add	r2, sp, #104	; 0x68
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	bfaa      	itet	ge
 8003b8c:	f850 4023 	ldrge.w	r4, [r0, r3, lsl #2]
 8003b90:	eddf 7a97 	vldrlt	s15, [pc, #604]	; 8003df0 <__kernel_rem_pio2f+0x2a8>
 8003b94:	ee07 4a90 	vmovge	s15, r4
 8003b98:	f103 0301 	add.w	r3, r3, #1
 8003b9c:	bfa8      	it	ge
 8003b9e:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 8003ba2:	428b      	cmp	r3, r1
 8003ba4:	ece2 7a01 	vstmia	r2!, {s15}
 8003ba8:	d1ee      	bne.n	8003b88 <__kernel_rem_pio2f+0x40>
 8003baa:	2d00      	cmp	r5, #0
 8003bac:	db1a      	blt.n	8003be4 <__kernel_rem_pio2f+0x9c>
 8003bae:	9b02      	ldr	r3, [sp, #8]
 8003bb0:	a91a      	add	r1, sp, #104	; 0x68
 8003bb2:	1c6c      	adds	r4, r5, #1
 8003bb4:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8003bb8:	a842      	add	r0, sp, #264	; 0x108
 8003bba:	009f      	lsls	r7, r3, #2
 8003bbc:	2e00      	cmp	r6, #0
 8003bbe:	f2c0 81ce 	blt.w	8003f5e <__kernel_rem_pio2f+0x416>
 8003bc2:	eddf 7a8b 	vldr	s15, [pc, #556]	; 8003df0 <__kernel_rem_pio2f+0x2a8>
 8003bc6:	464a      	mov	r2, r9
 8003bc8:	19cb      	adds	r3, r1, r7
 8003bca:	ed33 7a01 	vldmdb	r3!, {s14}
 8003bce:	ecf2 6a01 	vldmia	r2!, {s13}
 8003bd2:	4299      	cmp	r1, r3
 8003bd4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003bd8:	d1f7      	bne.n	8003bca <__kernel_rem_pio2f+0x82>
 8003bda:	3104      	adds	r1, #4
 8003bdc:	42a1      	cmp	r1, r4
 8003bde:	ece0 7a01 	vstmia	r0!, {s15}
 8003be2:	d1eb      	bne.n	8003bbc <__kernel_rem_pio2f+0x74>
 8003be4:	9a02      	ldr	r2, [sp, #8]
 8003be6:	eddf 8a84 	vldr	s17, [pc, #528]	; 8003df8 <__kernel_rem_pio2f+0x2b0>
 8003bea:	ed9f 8a82 	vldr	s16, [pc, #520]	; 8003df4 <__kernel_rem_pio2f+0x2ac>
 8003bee:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	ebc2 7882 	rsb	r8, r2, r2, lsl #30
 8003bfa:	aa06      	add	r2, sp, #24
 8003bfc:	1d1f      	adds	r7, r3, #4
 8003bfe:	4413      	add	r3, r2
 8003c00:	4417      	add	r7, r2
 8003c02:	9304      	str	r3, [sp, #16]
 8003c04:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8003c08:	462c      	mov	r4, r5
 8003c0a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003c0e:	ab56      	add	r3, sp, #344	; 0x158
 8003c10:	445b      	add	r3, fp
 8003c12:	2c00      	cmp	r4, #0
 8003c14:	ed53 6a14 	vldr	s13, [r3, #-80]	; 0xffffffb0
 8003c18:	dd19      	ble.n	8003c4e <__kernel_rem_pio2f+0x106>
 8003c1a:	a942      	add	r1, sp, #264	; 0x108
 8003c1c:	eb01 030b 	add.w	r3, r1, fp
 8003c20:	aa05      	add	r2, sp, #20
 8003c22:	ee66 7aa8 	vmul.f32	s15, s13, s17
 8003c26:	eeb0 7a66 	vmov.f32	s14, s13
 8003c2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c2e:	ed33 6a01 	vldmdb	r3!, {s12}
 8003c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c36:	428b      	cmp	r3, r1
 8003c38:	eea7 7ac8 	vfms.f32	s14, s15, s16
 8003c3c:	ee77 6a86 	vadd.f32	s13, s15, s12
 8003c40:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003c44:	ee17 0a10 	vmov	r0, s14
 8003c48:	f842 0f04 	str.w	r0, [r2, #4]!
 8003c4c:	d1e9      	bne.n	8003c22 <__kernel_rem_pio2f+0xda>
 8003c4e:	ee16 0a90 	vmov	r0, s13
 8003c52:	4651      	mov	r1, sl
 8003c54:	f000 fb38 	bl	80042c8 <scalbnf>
 8003c58:	ee09 0a10 	vmov	s18, r0
 8003c5c:	eef4 7a00 	vmov.f32	s15, #64	; 0x40
 8003c60:	ee69 7a27 	vmul.f32	s15, s18, s15
 8003c64:	ee17 0a90 	vmov	r0, s15
 8003c68:	f000 fad4 	bl	8004214 <floorf>
 8003c6c:	ee07 0a10 	vmov	s14, r0
 8003c70:	eef2 7a00 	vmov.f32	s15, #32
 8003c74:	eea7 9a67 	vfms.f32	s18, s14, s15
 8003c78:	f1ba 0f00 	cmp.w	sl, #0
 8003c7c:	eefd 9ac9 	vcvt.s32.f32	s19, s18
 8003c80:	eef8 7ae9 	vcvt.f32.s32	s15, s19
 8003c84:	ee39 9a67 	vsub.f32	s18, s18, s15
 8003c88:	f340 814d 	ble.w	8003f26 <__kernel_rem_pio2f+0x3de>
 8003c8c:	1e61      	subs	r1, r4, #1
 8003c8e:	aa06      	add	r2, sp, #24
 8003c90:	f1ca 0308 	rsb	r3, sl, #8
 8003c94:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8003c98:	fa40 f203 	asr.w	r2, r0, r3
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	f10d 0e18 	add.w	lr, sp, #24
 8003ca4:	1ac3      	subs	r3, r0, r3
 8003ca6:	f84e 3021 	str.w	r3, [lr, r1, lsl #2]
 8003caa:	ee19 1a90 	vmov	r1, s19
 8003cae:	4411      	add	r1, r2
 8003cb0:	f1ca 0007 	rsb	r0, sl, #7
 8003cb4:	ee09 1a90 	vmov	s19, r1
 8003cb8:	fa43 fc00 	asr.w	ip, r3, r0
 8003cbc:	f1bc 0f00 	cmp.w	ip, #0
 8003cc0:	dd37      	ble.n	8003d32 <__kernel_rem_pio2f+0x1ea>
 8003cc2:	ee19 3a90 	vmov	r3, s19
 8003cc6:	2c00      	cmp	r4, #0
 8003cc8:	f103 0301 	add.w	r3, r3, #1
 8003ccc:	ee09 3a90 	vmov	s19, r3
 8003cd0:	f340 81de 	ble.w	8004090 <__kernel_rem_pio2f+0x548>
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	4610      	mov	r0, r2
 8003cd8:	a905      	add	r1, sp, #20
 8003cda:	e008      	b.n	8003cee <__kernel_rem_pio2f+0x1a6>
 8003cdc:	f5c3 7e80 	rsb	lr, r3, #256	; 0x100
 8003ce0:	b113      	cbz	r3, 8003ce8 <__kernel_rem_pio2f+0x1a0>
 8003ce2:	f8c1 e000 	str.w	lr, [r1]
 8003ce6:	2001      	movs	r0, #1
 8003ce8:	3201      	adds	r2, #1
 8003cea:	4294      	cmp	r4, r2
 8003cec:	dd0b      	ble.n	8003d06 <__kernel_rem_pio2f+0x1be>
 8003cee:	f851 3f04 	ldr.w	r3, [r1, #4]!
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d0f2      	beq.n	8003cdc <__kernel_rem_pio2f+0x194>
 8003cf6:	3201      	adds	r2, #1
 8003cf8:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8003cfc:	4294      	cmp	r4, r2
 8003cfe:	600b      	str	r3, [r1, #0]
 8003d00:	f04f 0001 	mov.w	r0, #1
 8003d04:	dcf3      	bgt.n	8003cee <__kernel_rem_pio2f+0x1a6>
 8003d06:	f1ba 0f00 	cmp.w	sl, #0
 8003d0a:	dd0f      	ble.n	8003d2c <__kernel_rem_pio2f+0x1e4>
 8003d0c:	f1ba 0f01 	cmp.w	sl, #1
 8003d10:	f000 8111 	beq.w	8003f36 <__kernel_rem_pio2f+0x3ee>
 8003d14:	f1ba 0f02 	cmp.w	sl, #2
 8003d18:	d108      	bne.n	8003d2c <__kernel_rem_pio2f+0x1e4>
 8003d1a:	1e62      	subs	r2, r4, #1
 8003d1c:	ab06      	add	r3, sp, #24
 8003d1e:	a906      	add	r1, sp, #24
 8003d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d28:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003d2c:	f1bc 0f02 	cmp.w	ip, #2
 8003d30:	d064      	beq.n	8003dfc <__kernel_rem_pio2f+0x2b4>
 8003d32:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8003d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d3a:	d177      	bne.n	8003e2c <__kernel_rem_pio2f+0x2e4>
 8003d3c:	1e63      	subs	r3, r4, #1
 8003d3e:	429d      	cmp	r5, r3
 8003d40:	dc0b      	bgt.n	8003d5a <__kernel_rem_pio2f+0x212>
 8003d42:	aa06      	add	r2, sp, #24
 8003d44:	4493      	add	fp, r2
 8003d46:	2200      	movs	r2, #0
 8003d48:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8003d4c:	45bb      	cmp	fp, r7
 8003d4e:	ea42 0201 	orr.w	r2, r2, r1
 8003d52:	d1f9      	bne.n	8003d48 <__kernel_rem_pio2f+0x200>
 8003d54:	2a00      	cmp	r2, #0
 8003d56:	f040 8185 	bne.w	8004064 <__kernel_rem_pio2f+0x51c>
 8003d5a:	1e6b      	subs	r3, r5, #1
 8003d5c:	aa06      	add	r2, sp, #24
 8003d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f040 8191 	bne.w	800408a <__kernel_rem_pio2f+0x542>
 8003d68:	9b04      	ldr	r3, [sp, #16]
 8003d6a:	f04f 0c01 	mov.w	ip, #1
 8003d6e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003d72:	f10c 0c01 	add.w	ip, ip, #1
 8003d76:	2a00      	cmp	r2, #0
 8003d78:	d0f9      	beq.n	8003d6e <__kernel_rem_pio2f+0x226>
 8003d7a:	44a4      	add	ip, r4
 8003d7c:	1c63      	adds	r3, r4, #1
 8003d7e:	4563      	cmp	r3, ip
 8003d80:	dc31      	bgt.n	8003de6 <__kernel_rem_pio2f+0x29e>
 8003d82:	9a03      	ldr	r2, [sp, #12]
 8003d84:	eb03 0e02 	add.w	lr, r3, r2
 8003d88:	9a02      	ldr	r2, [sp, #8]
 8003d8a:	f10e 4e80 	add.w	lr, lr, #1073741824	; 0x40000000
 8003d8e:	18a0      	adds	r0, r4, r2
 8003d90:	eb0c 0b02 	add.w	fp, ip, r2
 8003d94:	9a65      	ldr	r2, [sp, #404]	; 0x194
 8003d96:	f10e 3eff 	add.w	lr, lr, #4294967295
 8003d9a:	eb02 0e8e 	add.w	lr, r2, lr, lsl #2
 8003d9e:	aa1a      	add	r2, sp, #104	; 0x68
 8003da0:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8003da4:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8003da8:	aa42      	add	r2, sp, #264	; 0x108
 8003daa:	eb02 0483 	add.w	r4, r2, r3, lsl #2
 8003dae:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dba:	2e00      	cmp	r6, #0
 8003dbc:	ece0 7a01 	vstmia	r0!, {s15}
 8003dc0:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8003df0 <__kernel_rem_pio2f+0x2a8>
 8003dc4:	db0b      	blt.n	8003dde <__kernel_rem_pio2f+0x296>
 8003dc6:	464a      	mov	r2, r9
 8003dc8:	eb00 0108 	add.w	r1, r0, r8
 8003dcc:	4603      	mov	r3, r0
 8003dce:	ed33 7a01 	vldmdb	r3!, {s14}
 8003dd2:	ecf2 6a01 	vldmia	r2!, {s13}
 8003dd6:	428b      	cmp	r3, r1
 8003dd8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003ddc:	d1f7      	bne.n	8003dce <__kernel_rem_pio2f+0x286>
 8003dde:	4558      	cmp	r0, fp
 8003de0:	ece4 7a01 	vstmia	r4!, {s15}
 8003de4:	d1e3      	bne.n	8003dae <__kernel_rem_pio2f+0x266>
 8003de6:	4664      	mov	r4, ip
 8003de8:	e70f      	b.n	8003c0a <__kernel_rem_pio2f+0xc2>
 8003dea:	bf00      	nop
 8003dec:	08004ff0 	.word	0x08004ff0
 8003df0:	00000000 	.word	0x00000000
 8003df4:	43800000 	.word	0x43800000
 8003df8:	3b800000 	.word	0x3b800000
 8003dfc:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8003e00:	ee37 9ac9 	vsub.f32	s18, s15, s18
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d094      	beq.n	8003d32 <__kernel_rem_pio2f+0x1ea>
 8003e08:	ee17 0a90 	vmov	r0, s15
 8003e0c:	4651      	mov	r1, sl
 8003e0e:	f8cd c014 	str.w	ip, [sp, #20]
 8003e12:	f000 fa59 	bl	80042c8 <scalbnf>
 8003e16:	ee07 0a90 	vmov	s15, r0
 8003e1a:	ee39 9a67 	vsub.f32	s18, s18, s15
 8003e1e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8003e22:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8003e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2a:	d087      	beq.n	8003d3c <__kernel_rem_pio2f+0x1f4>
 8003e2c:	ee19 0a10 	vmov	r0, s18
 8003e30:	f1ca 0100 	rsb	r1, sl, #0
 8003e34:	f8cd c008 	str.w	ip, [sp, #8]
 8003e38:	f000 fa46 	bl	80042c8 <scalbnf>
 8003e3c:	ed5f 6a13 	vldr	s13, [pc, #-76]	; 8003df4 <__kernel_rem_pio2f+0x2ac>
 8003e40:	f8dd c008 	ldr.w	ip, [sp, #8]
 8003e44:	ee07 0a10 	vmov	s14, r0
 8003e48:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e50:	f2c0 8181 	blt.w	8004156 <__kernel_rem_pio2f+0x60e>
 8003e54:	ed5f 7a18 	vldr	s15, [pc, #-96]	; 8003df8 <__kernel_rem_pio2f+0x2b0>
 8003e58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e5c:	a906      	add	r1, sp, #24
 8003e5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e62:	1c63      	adds	r3, r4, #1
 8003e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e68:	f10a 0a08 	add.w	sl, sl, #8
 8003e6c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8003e70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e74:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003e78:	ee17 2a10 	vmov	r2, s14
 8003e7c:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8003e80:	ee17 2a90 	vmov	r2, s15
 8003e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003e88:	4651      	mov	r1, sl
 8003e8a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003e8e:	9303      	str	r3, [sp, #12]
 8003e90:	f8cd c008 	str.w	ip, [sp, #8]
 8003e94:	f000 fa18 	bl	80042c8 <scalbnf>
 8003e98:	9b03      	ldr	r3, [sp, #12]
 8003e9a:	f8dd c008 	ldr.w	ip, [sp, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	ee07 0a10 	vmov	s14, r0
 8003ea4:	f2c0 80c2 	blt.w	800402c <__kernel_rem_pio2f+0x4e4>
 8003ea8:	1c5f      	adds	r7, r3, #1
 8003eaa:	00ba      	lsls	r2, r7, #2
 8003eac:	a842      	add	r0, sp, #264	; 0x108
 8003eae:	a906      	add	r1, sp, #24
 8003eb0:	ed5f 6a2f 	vldr	s13, [pc, #-188]	; 8003df8 <__kernel_rem_pio2f+0x2b0>
 8003eb4:	4411      	add	r1, r2
 8003eb6:	1886      	adds	r6, r0, r2
 8003eb8:	ed71 7a01 	vldmdb	r1!, {s15}
 8003ebc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ec0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ec4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003ec8:	ed66 7a01 	vstmdb	r6!, {s15}
 8003ecc:	4286      	cmp	r6, r0
 8003ece:	d1f3      	bne.n	8003eb8 <__kernel_rem_pio2f+0x370>
 8003ed0:	3a04      	subs	r2, #4
 8003ed2:	4416      	add	r6, r2
 8003ed4:	2400      	movs	r4, #0
 8003ed6:	2d00      	cmp	r5, #0
 8003ed8:	f2c0 80a5 	blt.w	8004026 <__kernel_rem_pio2f+0x4de>
 8003edc:	2c00      	cmp	r4, #0
 8003ede:	f2c0 80a2 	blt.w	8004026 <__kernel_rem_pio2f+0x4de>
 8003ee2:	48a1      	ldr	r0, [pc, #644]	; (8004168 <__kernel_rem_pio2f+0x620>)
 8003ee4:	eddf 7aa1 	vldr	s15, [pc, #644]	; 800416c <__kernel_rem_pio2f+0x624>
 8003ee8:	4631      	mov	r1, r6
 8003eea:	2200      	movs	r2, #0
 8003eec:	e001      	b.n	8003ef2 <__kernel_rem_pio2f+0x3aa>
 8003eee:	42a2      	cmp	r2, r4
 8003ef0:	dc08      	bgt.n	8003f04 <__kernel_rem_pio2f+0x3bc>
 8003ef2:	ecf0 6a01 	vldmia	r0!, {s13}
 8003ef6:	ecb1 7a01 	vldmia	r1!, {s14}
 8003efa:	3201      	adds	r2, #1
 8003efc:	4295      	cmp	r5, r2
 8003efe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003f02:	daf4      	bge.n	8003eee <__kernel_rem_pio2f+0x3a6>
 8003f04:	aa56      	add	r2, sp, #344	; 0x158
 8003f06:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003f0a:	3401      	adds	r4, #1
 8003f0c:	42bc      	cmp	r4, r7
 8003f0e:	f1a6 0604 	sub.w	r6, r6, #4
 8003f12:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 8003f16:	d1de      	bne.n	8003ed6 <__kernel_rem_pio2f+0x38e>
 8003f18:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8003f1a:	2a03      	cmp	r2, #3
 8003f1c:	d865      	bhi.n	8003fea <__kernel_rem_pio2f+0x4a2>
 8003f1e:	e8df f002 	tbb	[pc, r2]
 8003f22:	3a6d      	.short	0x3a6d
 8003f24:	b93a      	.short	0xb93a
 8003f26:	d110      	bne.n	8003f4a <__kernel_rem_pio2f+0x402>
 8003f28:	1e63      	subs	r3, r4, #1
 8003f2a:	aa06      	add	r2, sp, #24
 8003f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f30:	ea4f 2c23 	mov.w	ip, r3, asr #8
 8003f34:	e6c2      	b.n	8003cbc <__kernel_rem_pio2f+0x174>
 8003f36:	1e62      	subs	r2, r4, #1
 8003f38:	ab06      	add	r3, sp, #24
 8003f3a:	a906      	add	r1, sp, #24
 8003f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f44:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003f48:	e6f0      	b.n	8003d2c <__kernel_rem_pio2f+0x1e4>
 8003f4a:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003f4e:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8003f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f56:	da0b      	bge.n	8003f70 <__kernel_rem_pio2f+0x428>
 8003f58:	f04f 0c00 	mov.w	ip, #0
 8003f5c:	e6e9      	b.n	8003d32 <__kernel_rem_pio2f+0x1ea>
 8003f5e:	eddf 7a83 	vldr	s15, [pc, #524]	; 800416c <__kernel_rem_pio2f+0x624>
 8003f62:	3104      	adds	r1, #4
 8003f64:	42a1      	cmp	r1, r4
 8003f66:	ece0 7a01 	vstmia	r0!, {s15}
 8003f6a:	f47f ae27 	bne.w	8003bbc <__kernel_rem_pio2f+0x74>
 8003f6e:	e639      	b.n	8003be4 <__kernel_rem_pio2f+0x9c>
 8003f70:	ee19 3a90 	vmov	r3, s19
 8003f74:	2c00      	cmp	r4, #0
 8003f76:	f103 0301 	add.w	r3, r3, #1
 8003f7a:	ee09 3a90 	vmov	s19, r3
 8003f7e:	bfc8      	it	gt
 8003f80:	f04f 0c02 	movgt.w	ip, #2
 8003f84:	f73f aea6 	bgt.w	8003cd4 <__kernel_rem_pio2f+0x18c>
 8003f88:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8003f8c:	ee37 9ac9 	vsub.f32	s18, s15, s18
 8003f90:	f04f 0c02 	mov.w	ip, #2
 8003f94:	e6cd      	b.n	8003d32 <__kernel_rem_pio2f+0x1ea>
 8003f96:	aa2e      	add	r2, sp, #184	; 0xb8
 8003f98:	eddf 7a74 	vldr	s15, [pc, #464]	; 800416c <__kernel_rem_pio2f+0x624>
 8003f9c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8003fa0:	ed37 7a01 	vldmdb	r7!, {s14}
 8003fa4:	4297      	cmp	r7, r2
 8003fa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003faa:	d1f9      	bne.n	8003fa0 <__kernel_rem_pio2f+0x458>
 8003fac:	f1bc 0f00 	cmp.w	ip, #0
 8003fb0:	d048      	beq.n	8004044 <__kernel_rem_pio2f+0x4fc>
 8003fb2:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8003fb6:	9a01      	ldr	r2, [sp, #4]
 8003fb8:	eeb1 7a67 	vneg.f32	s14, s15
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003fc2:	ed82 7a00 	vstr	s14, [r2]
 8003fc6:	dd0b      	ble.n	8003fe0 <__kernel_rem_pio2f+0x498>
 8003fc8:	a92f      	add	r1, sp, #188	; 0xbc
 8003fca:	2201      	movs	r2, #1
 8003fcc:	ecb1 7a01 	vldmia	r1!, {s14}
 8003fd0:	3201      	adds	r2, #1
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003fd8:	daf8      	bge.n	8003fcc <__kernel_rem_pio2f+0x484>
 8003fda:	f1bc 0f00 	cmp.w	ip, #0
 8003fde:	d001      	beq.n	8003fe4 <__kernel_rem_pio2f+0x49c>
 8003fe0:	eef1 7a67 	vneg.f32	s15, s15
 8003fe4:	9b01      	ldr	r3, [sp, #4]
 8003fe6:	edc3 7a01 	vstr	s15, [r3, #4]
 8003fea:	ee19 3a90 	vmov	r3, s19
 8003fee:	f003 0007 	and.w	r0, r3, #7
 8003ff2:	b057      	add	sp, #348	; 0x15c
 8003ff4:	ecbd 8b04 	vpop	{d8-d9}
 8003ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffc:	aa2e      	add	r2, sp, #184	; 0xb8
 8003ffe:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800416c <__kernel_rem_pio2f+0x624>
 8004002:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8004006:	ed37 7a01 	vldmdb	r7!, {s14}
 800400a:	3b01      	subs	r3, #1
 800400c:	1c5a      	adds	r2, r3, #1
 800400e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004012:	d1f8      	bne.n	8004006 <__kernel_rem_pio2f+0x4be>
 8004014:	f1bc 0f00 	cmp.w	ip, #0
 8004018:	d001      	beq.n	800401e <__kernel_rem_pio2f+0x4d6>
 800401a:	eef1 7a67 	vneg.f32	s15, s15
 800401e:	9b01      	ldr	r3, [sp, #4]
 8004020:	edc3 7a00 	vstr	s15, [r3]
 8004024:	e7e1      	b.n	8003fea <__kernel_rem_pio2f+0x4a2>
 8004026:	eddf 7a51 	vldr	s15, [pc, #324]	; 800416c <__kernel_rem_pio2f+0x624>
 800402a:	e76b      	b.n	8003f04 <__kernel_rem_pio2f+0x3bc>
 800402c:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800402e:	2a03      	cmp	r2, #3
 8004030:	d8db      	bhi.n	8003fea <__kernel_rem_pio2f+0x4a2>
 8004032:	e8df f002 	tbb	[pc, r2]
 8004036:	0214      	.short	0x0214
 8004038:	8302      	.short	0x8302
 800403a:	eddf 7a4c 	vldr	s15, [pc, #304]	; 800416c <__kernel_rem_pio2f+0x624>
 800403e:	f1bc 0f00 	cmp.w	ip, #0
 8004042:	d1b6      	bne.n	8003fb2 <__kernel_rem_pio2f+0x46a>
 8004044:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 8004048:	9a01      	ldr	r2, [sp, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	edc2 7a00 	vstr	s15, [r2]
 8004050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004054:	dcb8      	bgt.n	8003fc8 <__kernel_rem_pio2f+0x480>
 8004056:	9b01      	ldr	r3, [sp, #4]
 8004058:	edc3 7a01 	vstr	s15, [r3, #4]
 800405c:	e7c5      	b.n	8003fea <__kernel_rem_pio2f+0x4a2>
 800405e:	eddf 7a43 	vldr	s15, [pc, #268]	; 800416c <__kernel_rem_pio2f+0x624>
 8004062:	e7d7      	b.n	8004014 <__kernel_rem_pio2f+0x4cc>
 8004064:	aa06      	add	r2, sp, #24
 8004066:	f1aa 0a08 	sub.w	sl, sl, #8
 800406a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800406e:	2a00      	cmp	r2, #0
 8004070:	f47f af0a 	bne.w	8003e88 <__kernel_rem_pio2f+0x340>
 8004074:	aa06      	add	r2, sp, #24
 8004076:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800407a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800407e:	3b01      	subs	r3, #1
 8004080:	f1aa 0a08 	sub.w	sl, sl, #8
 8004084:	2900      	cmp	r1, #0
 8004086:	d0f8      	beq.n	800407a <__kernel_rem_pio2f+0x532>
 8004088:	e6fe      	b.n	8003e88 <__kernel_rem_pio2f+0x340>
 800408a:	f04f 0c01 	mov.w	ip, #1
 800408e:	e674      	b.n	8003d7a <__kernel_rem_pio2f+0x232>
 8004090:	2000      	movs	r0, #0
 8004092:	e638      	b.n	8003d06 <__kernel_rem_pio2f+0x1be>
 8004094:	2b00      	cmp	r3, #0
 8004096:	dd51      	ble.n	800413c <__kernel_rem_pio2f+0x5f4>
 8004098:	009a      	lsls	r2, r3, #2
 800409a:	a956      	add	r1, sp, #344	; 0x158
 800409c:	4411      	add	r1, r2
 800409e:	ac2e      	add	r4, sp, #184	; 0xb8
 80040a0:	1d10      	adds	r0, r2, #4
 80040a2:	ed11 7a28 	vldr	s14, [r1, #-160]	; 0xffffff60
 80040a6:	4420      	add	r0, r4
 80040a8:	18a1      	adds	r1, r4, r2
 80040aa:	ed71 7a01 	vldmdb	r1!, {s15}
 80040ae:	ee77 6a27 	vadd.f32	s13, s14, s15
 80040b2:	42a1      	cmp	r1, r4
 80040b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80040b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040bc:	eeb0 7a66 	vmov.f32	s14, s13
 80040c0:	ed60 7a01 	vstmdb	r0!, {s15}
 80040c4:	edc1 6a00 	vstr	s13, [r1]
 80040c8:	d1ef      	bne.n	80040aa <__kernel_rem_pio2f+0x562>
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	dd36      	ble.n	800413c <__kernel_rem_pio2f+0x5f4>
 80040ce:	1d13      	adds	r3, r2, #4
 80040d0:	a856      	add	r0, sp, #344	; 0x158
 80040d2:	4410      	add	r0, r2
 80040d4:	440b      	add	r3, r1
 80040d6:	ed10 7a28 	vldr	s14, [r0, #-160]	; 0xffffff60
 80040da:	440a      	add	r2, r1
 80040dc:	a82f      	add	r0, sp, #188	; 0xbc
 80040de:	4619      	mov	r1, r3
 80040e0:	ed72 7a01 	vldmdb	r2!, {s15}
 80040e4:	ee77 6a87 	vadd.f32	s13, s15, s14
 80040e8:	4282      	cmp	r2, r0
 80040ea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80040ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040f2:	eeb0 7a66 	vmov.f32	s14, s13
 80040f6:	ed61 7a01 	vstmdb	r1!, {s15}
 80040fa:	edc2 6a00 	vstr	s13, [r2]
 80040fe:	d1ef      	bne.n	80040e0 <__kernel_rem_pio2f+0x598>
 8004100:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800416c <__kernel_rem_pio2f+0x624>
 8004104:	aa30      	add	r2, sp, #192	; 0xc0
 8004106:	ed33 7a01 	vldmdb	r3!, {s14}
 800410a:	4293      	cmp	r3, r2
 800410c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004110:	d1f9      	bne.n	8004106 <__kernel_rem_pio2f+0x5be>
 8004112:	f1bc 0f00 	cmp.w	ip, #0
 8004116:	d016      	beq.n	8004146 <__kernel_rem_pio2f+0x5fe>
 8004118:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800411c:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8004120:	9a01      	ldr	r2, [sp, #4]
 8004122:	eef1 7a67 	vneg.f32	s15, s15
 8004126:	eef1 6a66 	vneg.f32	s13, s13
 800412a:	eeb1 7a47 	vneg.f32	s14, s14
 800412e:	edc2 7a02 	vstr	s15, [r2, #8]
 8004132:	edc2 6a00 	vstr	s13, [r2]
 8004136:	ed82 7a01 	vstr	s14, [r2, #4]
 800413a:	e756      	b.n	8003fea <__kernel_rem_pio2f+0x4a2>
 800413c:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800416c <__kernel_rem_pio2f+0x624>
 8004140:	f1bc 0f00 	cmp.w	ip, #0
 8004144:	d1e8      	bne.n	8004118 <__kernel_rem_pio2f+0x5d0>
 8004146:	9801      	ldr	r0, [sp, #4]
 8004148:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800414a:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800414c:	edc0 7a02 	vstr	s15, [r0, #8]
 8004150:	6002      	str	r2, [r0, #0]
 8004152:	6043      	str	r3, [r0, #4]
 8004154:	e749      	b.n	8003fea <__kernel_rem_pio2f+0x4a2>
 8004156:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800415a:	a906      	add	r1, sp, #24
 800415c:	ee17 2a10 	vmov	r2, s14
 8004160:	4623      	mov	r3, r4
 8004162:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8004166:	e68f      	b.n	8003e88 <__kernel_rem_pio2f+0x340>
 8004168:	08004ffc 	.word	0x08004ffc
 800416c:	00000000 	.word	0x00000000

08004170 <__kernel_sinf>:
 8004170:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004174:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8004178:	ee07 0a90 	vmov	s15, r0
 800417c:	ee06 1a10 	vmov	s12, r1
 8004180:	da04      	bge.n	800418c <__kernel_sinf+0x1c>
 8004182:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8004186:	ee17 3a10 	vmov	r3, s14
 800418a:	b323      	cbz	r3, 80041d6 <__kernel_sinf+0x66>
 800418c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004190:	ed9f 4a17 	vldr	s8, [pc, #92]	; 80041f0 <__kernel_sinf+0x80>
 8004194:	eddf 4a17 	vldr	s9, [pc, #92]	; 80041f4 <__kernel_sinf+0x84>
 8004198:	ed9f 5a17 	vldr	s10, [pc, #92]	; 80041f8 <__kernel_sinf+0x88>
 800419c:	eddf 5a17 	vldr	s11, [pc, #92]	; 80041fc <__kernel_sinf+0x8c>
 80041a0:	eddf 6a17 	vldr	s13, [pc, #92]	; 8004200 <__kernel_sinf+0x90>
 80041a4:	eee7 4a04 	vfma.f32	s9, s14, s8
 80041a8:	ee27 4a27 	vmul.f32	s8, s14, s15
 80041ac:	eea4 5a87 	vfma.f32	s10, s9, s14
 80041b0:	eee5 5a07 	vfma.f32	s11, s10, s14
 80041b4:	eee5 6a87 	vfma.f32	s13, s11, s14
 80041b8:	b182      	cbz	r2, 80041dc <__kernel_sinf+0x6c>
 80041ba:	ee66 6ac4 	vnmul.f32	s13, s13, s8
 80041be:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 80041c2:	eee6 6a25 	vfma.f32	s13, s12, s11
 80041c6:	eddf 5a0f 	vldr	s11, [pc, #60]	; 8004204 <__kernel_sinf+0x94>
 80041ca:	ee96 6a87 	vfnms.f32	s12, s13, s14
 80041ce:	eea4 6a25 	vfma.f32	s12, s8, s11
 80041d2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80041d6:	ee17 0a90 	vmov	r0, s15
 80041da:	4770      	bx	lr
 80041dc:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8004208 <__kernel_sinf+0x98>
 80041e0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80041e4:	eee6 7a04 	vfma.f32	s15, s12, s8
 80041e8:	ee17 0a90 	vmov	r0, s15
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	2f2ec9d3 	.word	0x2f2ec9d3
 80041f4:	b2d72f34 	.word	0xb2d72f34
 80041f8:	3638ef1b 	.word	0x3638ef1b
 80041fc:	b9500d01 	.word	0xb9500d01
 8004200:	3c088889 	.word	0x3c088889
 8004204:	3e2aaaab 	.word	0x3e2aaaab
 8004208:	be2aaaab 	.word	0xbe2aaaab

0800420c <fabsf>:
 800420c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop

08004214 <floorf>:
 8004214:	b410      	push	{r4}
 8004216:	b083      	sub	sp, #12
 8004218:	9001      	str	r0, [sp, #4]
 800421a:	9a01      	ldr	r2, [sp, #4]
 800421c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8004220:	0dcb      	lsrs	r3, r1, #23
 8004222:	3b7f      	subs	r3, #127	; 0x7f
 8004224:	2b16      	cmp	r3, #22
 8004226:	dc19      	bgt.n	800425c <floorf+0x48>
 8004228:	2b00      	cmp	r3, #0
 800422a:	4614      	mov	r4, r2
 800422c:	db28      	blt.n	8004280 <floorf+0x6c>
 800422e:	4824      	ldr	r0, [pc, #144]	; (80042c0 <floorf+0xac>)
 8004230:	4118      	asrs	r0, r3
 8004232:	4210      	tst	r0, r2
 8004234:	d015      	beq.n	8004262 <floorf+0x4e>
 8004236:	eddf 7a23 	vldr	s15, [pc, #140]	; 80042c4 <floorf+0xb0>
 800423a:	ed9d 7a01 	vldr	s14, [sp, #4]
 800423e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004242:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424a:	dd28      	ble.n	800429e <floorf+0x8a>
 800424c:	2a00      	cmp	r2, #0
 800424e:	db29      	blt.n	80042a4 <floorf+0x90>
 8004250:	ea24 0000 	bic.w	r0, r4, r0
 8004254:	b003      	add	sp, #12
 8004256:	f85d 4b04 	ldr.w	r4, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8004260:	d204      	bcs.n	800426c <floorf+0x58>
 8004262:	9801      	ldr	r0, [sp, #4]
 8004264:	b003      	add	sp, #12
 8004266:	f85d 4b04 	ldr.w	r4, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	eddd 7a01 	vldr	s15, [sp, #4]
 8004270:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004274:	ee17 0a90 	vmov	r0, s15
 8004278:	b003      	add	sp, #12
 800427a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	eddf 7a10 	vldr	s15, [pc, #64]	; 80042c4 <floorf+0xb0>
 8004284:	ee07 0a10 	vmov	s14, r0
 8004288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800428c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004294:	dde5      	ble.n	8004262 <floorf+0x4e>
 8004296:	2a00      	cmp	r2, #0
 8004298:	db0a      	blt.n	80042b0 <floorf+0x9c>
 800429a:	2000      	movs	r0, #0
 800429c:	e7e2      	b.n	8004264 <floorf+0x50>
 800429e:	ee17 0a10 	vmov	r0, s14
 80042a2:	e7df      	b.n	8004264 <floorf+0x50>
 80042a4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80042a8:	fa42 f303 	asr.w	r3, r2, r3
 80042ac:	441c      	add	r4, r3
 80042ae:	e7cf      	b.n	8004250 <floorf+0x3c>
 80042b0:	2900      	cmp	r1, #0
 80042b2:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 80042b6:	bf18      	it	ne
 80042b8:	ee17 0a90 	vmovne	r0, s15
 80042bc:	e7d2      	b.n	8004264 <floorf+0x50>
 80042be:	bf00      	nop
 80042c0:	007fffff 	.word	0x007fffff
 80042c4:	7149f2ca 	.word	0x7149f2ca

080042c8 <scalbnf>:
 80042c8:	b500      	push	{lr}
 80042ca:	ed2d 8b02 	vpush	{d8}
 80042ce:	b083      	sub	sp, #12
 80042d0:	9001      	str	r0, [sp, #4]
 80042d2:	9b01      	ldr	r3, [sp, #4]
 80042d4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80042d8:	d023      	beq.n	8004322 <scalbnf+0x5a>
 80042da:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80042de:	d215      	bcs.n	800430c <scalbnf+0x44>
 80042e0:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80042e4:	d326      	bcc.n	8004334 <scalbnf+0x6c>
 80042e6:	0dd2      	lsrs	r2, r2, #23
 80042e8:	440a      	add	r2, r1
 80042ea:	2afe      	cmp	r2, #254	; 0xfe
 80042ec:	dc3c      	bgt.n	8004368 <scalbnf+0xa0>
 80042ee:	2a00      	cmp	r2, #0
 80042f0:	dd30      	ble.n	8004354 <scalbnf+0x8c>
 80042f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80042f6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	ee17 0a90 	vmov	r0, s15
 8004302:	b003      	add	sp, #12
 8004304:	ecbd 8b02 	vpop	{d8}
 8004308:	f85d fb04 	ldr.w	pc, [sp], #4
 800430c:	ee07 0a90 	vmov	s15, r0
 8004310:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004314:	ee17 0a90 	vmov	r0, s15
 8004318:	b003      	add	sp, #12
 800431a:	ecbd 8b02 	vpop	{d8}
 800431e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004322:	eddd 7a01 	vldr	s15, [sp, #4]
 8004326:	ee17 0a90 	vmov	r0, s15
 800432a:	b003      	add	sp, #12
 800432c:	ecbd 8b02 	vpop	{d8}
 8004330:	f85d fb04 	ldr.w	pc, [sp], #4
 8004334:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004338:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80043b4 <scalbnf+0xec>
 800433c:	4b1e      	ldr	r3, [pc, #120]	; (80043b8 <scalbnf+0xf0>)
 800433e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004342:	4299      	cmp	r1, r3
 8004344:	edcd 7a01 	vstr	s15, [sp, #4]
 8004348:	db20      	blt.n	800438c <scalbnf+0xc4>
 800434a:	9b01      	ldr	r3, [sp, #4]
 800434c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004350:	3a19      	subs	r2, #25
 8004352:	e7c9      	b.n	80042e8 <scalbnf+0x20>
 8004354:	f112 0f16 	cmn.w	r2, #22
 8004358:	da1f      	bge.n	800439a <scalbnf+0xd2>
 800435a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800435e:	4299      	cmp	r1, r3
 8004360:	dc02      	bgt.n	8004368 <scalbnf+0xa0>
 8004362:	ed9f 8a16 	vldr	s16, [pc, #88]	; 80043bc <scalbnf+0xf4>
 8004366:	e001      	b.n	800436c <scalbnf+0xa4>
 8004368:	ed9f 8a15 	vldr	s16, [pc, #84]	; 80043c0 <scalbnf+0xf8>
 800436c:	9901      	ldr	r1, [sp, #4]
 800436e:	ee18 0a10 	vmov	r0, s16
 8004372:	f000 f829 	bl	80043c8 <copysignf>
 8004376:	ee07 0a90 	vmov	s15, r0
 800437a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800437e:	ee17 0a90 	vmov	r0, s15
 8004382:	b003      	add	sp, #12
 8004384:	ecbd 8b02 	vpop	{d8}
 8004388:	f85d fb04 	ldr.w	pc, [sp], #4
 800438c:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80043bc <scalbnf+0xf4>
 8004390:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004398:	e7bc      	b.n	8004314 <scalbnf+0x4c>
 800439a:	3219      	adds	r2, #25
 800439c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80043a0:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80043a4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80043c4 <scalbnf+0xfc>
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043b0:	e7b0      	b.n	8004314 <scalbnf+0x4c>
 80043b2:	bf00      	nop
 80043b4:	4c000000 	.word	0x4c000000
 80043b8:	ffff3cb0 	.word	0xffff3cb0
 80043bc:	0da24260 	.word	0x0da24260
 80043c0:	7149f2ca 	.word	0x7149f2ca
 80043c4:	33000000 	.word	0x33000000

080043c8 <copysignf>:
 80043c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80043cc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80043d0:	4308      	orrs	r0, r1
 80043d2:	4770      	bx	lr

080043d4 <__aeabi_drsub>:
 80043d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80043d8:	e002      	b.n	80043e0 <__adddf3>
 80043da:	bf00      	nop

080043dc <__aeabi_dsub>:
 80043dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080043e0 <__adddf3>:
 80043e0:	b530      	push	{r4, r5, lr}
 80043e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80043e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80043ea:	ea94 0f05 	teq	r4, r5
 80043ee:	bf08      	it	eq
 80043f0:	ea90 0f02 	teqeq	r0, r2
 80043f4:	bf1f      	itttt	ne
 80043f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80043fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80043fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004402:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004406:	f000 80e2 	beq.w	80045ce <__adddf3+0x1ee>
 800440a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800440e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004412:	bfb8      	it	lt
 8004414:	426d      	neglt	r5, r5
 8004416:	dd0c      	ble.n	8004432 <__adddf3+0x52>
 8004418:	442c      	add	r4, r5
 800441a:	ea80 0202 	eor.w	r2, r0, r2
 800441e:	ea81 0303 	eor.w	r3, r1, r3
 8004422:	ea82 0000 	eor.w	r0, r2, r0
 8004426:	ea83 0101 	eor.w	r1, r3, r1
 800442a:	ea80 0202 	eor.w	r2, r0, r2
 800442e:	ea81 0303 	eor.w	r3, r1, r3
 8004432:	2d36      	cmp	r5, #54	; 0x36
 8004434:	bf88      	it	hi
 8004436:	bd30      	pophi	{r4, r5, pc}
 8004438:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800443c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004440:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8004444:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8004448:	d002      	beq.n	8004450 <__adddf3+0x70>
 800444a:	4240      	negs	r0, r0
 800444c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004450:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8004454:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004458:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800445c:	d002      	beq.n	8004464 <__adddf3+0x84>
 800445e:	4252      	negs	r2, r2
 8004460:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004464:	ea94 0f05 	teq	r4, r5
 8004468:	f000 80a7 	beq.w	80045ba <__adddf3+0x1da>
 800446c:	f1a4 0401 	sub.w	r4, r4, #1
 8004470:	f1d5 0e20 	rsbs	lr, r5, #32
 8004474:	db0d      	blt.n	8004492 <__adddf3+0xb2>
 8004476:	fa02 fc0e 	lsl.w	ip, r2, lr
 800447a:	fa22 f205 	lsr.w	r2, r2, r5
 800447e:	1880      	adds	r0, r0, r2
 8004480:	f141 0100 	adc.w	r1, r1, #0
 8004484:	fa03 f20e 	lsl.w	r2, r3, lr
 8004488:	1880      	adds	r0, r0, r2
 800448a:	fa43 f305 	asr.w	r3, r3, r5
 800448e:	4159      	adcs	r1, r3
 8004490:	e00e      	b.n	80044b0 <__adddf3+0xd0>
 8004492:	f1a5 0520 	sub.w	r5, r5, #32
 8004496:	f10e 0e20 	add.w	lr, lr, #32
 800449a:	2a01      	cmp	r2, #1
 800449c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80044a0:	bf28      	it	cs
 80044a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80044a6:	fa43 f305 	asr.w	r3, r3, r5
 80044aa:	18c0      	adds	r0, r0, r3
 80044ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80044b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80044b4:	d507      	bpl.n	80044c6 <__adddf3+0xe6>
 80044b6:	f04f 0e00 	mov.w	lr, #0
 80044ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80044be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80044c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80044c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80044ca:	d31b      	bcc.n	8004504 <__adddf3+0x124>
 80044cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80044d0:	d30c      	bcc.n	80044ec <__adddf3+0x10c>
 80044d2:	0849      	lsrs	r1, r1, #1
 80044d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80044d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80044dc:	f104 0401 	add.w	r4, r4, #1
 80044e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80044e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80044e8:	f080 809a 	bcs.w	8004620 <__adddf3+0x240>
 80044ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80044f0:	bf08      	it	eq
 80044f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80044f6:	f150 0000 	adcs.w	r0, r0, #0
 80044fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80044fe:	ea41 0105 	orr.w	r1, r1, r5
 8004502:	bd30      	pop	{r4, r5, pc}
 8004504:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004508:	4140      	adcs	r0, r0
 800450a:	eb41 0101 	adc.w	r1, r1, r1
 800450e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004512:	f1a4 0401 	sub.w	r4, r4, #1
 8004516:	d1e9      	bne.n	80044ec <__adddf3+0x10c>
 8004518:	f091 0f00 	teq	r1, #0
 800451c:	bf04      	itt	eq
 800451e:	4601      	moveq	r1, r0
 8004520:	2000      	moveq	r0, #0
 8004522:	fab1 f381 	clz	r3, r1
 8004526:	bf08      	it	eq
 8004528:	3320      	addeq	r3, #32
 800452a:	f1a3 030b 	sub.w	r3, r3, #11
 800452e:	f1b3 0220 	subs.w	r2, r3, #32
 8004532:	da0c      	bge.n	800454e <__adddf3+0x16e>
 8004534:	320c      	adds	r2, #12
 8004536:	dd08      	ble.n	800454a <__adddf3+0x16a>
 8004538:	f102 0c14 	add.w	ip, r2, #20
 800453c:	f1c2 020c 	rsb	r2, r2, #12
 8004540:	fa01 f00c 	lsl.w	r0, r1, ip
 8004544:	fa21 f102 	lsr.w	r1, r1, r2
 8004548:	e00c      	b.n	8004564 <__adddf3+0x184>
 800454a:	f102 0214 	add.w	r2, r2, #20
 800454e:	bfd8      	it	le
 8004550:	f1c2 0c20 	rsble	ip, r2, #32
 8004554:	fa01 f102 	lsl.w	r1, r1, r2
 8004558:	fa20 fc0c 	lsr.w	ip, r0, ip
 800455c:	bfdc      	itt	le
 800455e:	ea41 010c 	orrle.w	r1, r1, ip
 8004562:	4090      	lslle	r0, r2
 8004564:	1ae4      	subs	r4, r4, r3
 8004566:	bfa2      	ittt	ge
 8004568:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800456c:	4329      	orrge	r1, r5
 800456e:	bd30      	popge	{r4, r5, pc}
 8004570:	ea6f 0404 	mvn.w	r4, r4
 8004574:	3c1f      	subs	r4, #31
 8004576:	da1c      	bge.n	80045b2 <__adddf3+0x1d2>
 8004578:	340c      	adds	r4, #12
 800457a:	dc0e      	bgt.n	800459a <__adddf3+0x1ba>
 800457c:	f104 0414 	add.w	r4, r4, #20
 8004580:	f1c4 0220 	rsb	r2, r4, #32
 8004584:	fa20 f004 	lsr.w	r0, r0, r4
 8004588:	fa01 f302 	lsl.w	r3, r1, r2
 800458c:	ea40 0003 	orr.w	r0, r0, r3
 8004590:	fa21 f304 	lsr.w	r3, r1, r4
 8004594:	ea45 0103 	orr.w	r1, r5, r3
 8004598:	bd30      	pop	{r4, r5, pc}
 800459a:	f1c4 040c 	rsb	r4, r4, #12
 800459e:	f1c4 0220 	rsb	r2, r4, #32
 80045a2:	fa20 f002 	lsr.w	r0, r0, r2
 80045a6:	fa01 f304 	lsl.w	r3, r1, r4
 80045aa:	ea40 0003 	orr.w	r0, r0, r3
 80045ae:	4629      	mov	r1, r5
 80045b0:	bd30      	pop	{r4, r5, pc}
 80045b2:	fa21 f004 	lsr.w	r0, r1, r4
 80045b6:	4629      	mov	r1, r5
 80045b8:	bd30      	pop	{r4, r5, pc}
 80045ba:	f094 0f00 	teq	r4, #0
 80045be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80045c2:	bf06      	itte	eq
 80045c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80045c8:	3401      	addeq	r4, #1
 80045ca:	3d01      	subne	r5, #1
 80045cc:	e74e      	b.n	800446c <__adddf3+0x8c>
 80045ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80045d2:	bf18      	it	ne
 80045d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80045d8:	d029      	beq.n	800462e <__adddf3+0x24e>
 80045da:	ea94 0f05 	teq	r4, r5
 80045de:	bf08      	it	eq
 80045e0:	ea90 0f02 	teqeq	r0, r2
 80045e4:	d005      	beq.n	80045f2 <__adddf3+0x212>
 80045e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80045ea:	bf04      	itt	eq
 80045ec:	4619      	moveq	r1, r3
 80045ee:	4610      	moveq	r0, r2
 80045f0:	bd30      	pop	{r4, r5, pc}
 80045f2:	ea91 0f03 	teq	r1, r3
 80045f6:	bf1e      	ittt	ne
 80045f8:	2100      	movne	r1, #0
 80045fa:	2000      	movne	r0, #0
 80045fc:	bd30      	popne	{r4, r5, pc}
 80045fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004602:	d105      	bne.n	8004610 <__adddf3+0x230>
 8004604:	0040      	lsls	r0, r0, #1
 8004606:	4149      	adcs	r1, r1
 8004608:	bf28      	it	cs
 800460a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800460e:	bd30      	pop	{r4, r5, pc}
 8004610:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004614:	bf3c      	itt	cc
 8004616:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800461a:	bd30      	popcc	{r4, r5, pc}
 800461c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004620:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004624:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004628:	f04f 0000 	mov.w	r0, #0
 800462c:	bd30      	pop	{r4, r5, pc}
 800462e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004632:	bf1a      	itte	ne
 8004634:	4619      	movne	r1, r3
 8004636:	4610      	movne	r0, r2
 8004638:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800463c:	bf1c      	itt	ne
 800463e:	460b      	movne	r3, r1
 8004640:	4602      	movne	r2, r0
 8004642:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004646:	bf06      	itte	eq
 8004648:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800464c:	ea91 0f03 	teqeq	r1, r3
 8004650:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8004654:	bd30      	pop	{r4, r5, pc}
 8004656:	bf00      	nop

08004658 <__aeabi_ui2d>:
 8004658:	f090 0f00 	teq	r0, #0
 800465c:	bf04      	itt	eq
 800465e:	2100      	moveq	r1, #0
 8004660:	4770      	bxeq	lr
 8004662:	b530      	push	{r4, r5, lr}
 8004664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800466c:	f04f 0500 	mov.w	r5, #0
 8004670:	f04f 0100 	mov.w	r1, #0
 8004674:	e750      	b.n	8004518 <__adddf3+0x138>
 8004676:	bf00      	nop

08004678 <__aeabi_i2d>:
 8004678:	f090 0f00 	teq	r0, #0
 800467c:	bf04      	itt	eq
 800467e:	2100      	moveq	r1, #0
 8004680:	4770      	bxeq	lr
 8004682:	b530      	push	{r4, r5, lr}
 8004684:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004688:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800468c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004690:	bf48      	it	mi
 8004692:	4240      	negmi	r0, r0
 8004694:	f04f 0100 	mov.w	r1, #0
 8004698:	e73e      	b.n	8004518 <__adddf3+0x138>
 800469a:	bf00      	nop

0800469c <__aeabi_f2d>:
 800469c:	0042      	lsls	r2, r0, #1
 800469e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80046a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80046a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80046aa:	bf1f      	itttt	ne
 80046ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80046b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80046b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80046b8:	4770      	bxne	lr
 80046ba:	f092 0f00 	teq	r2, #0
 80046be:	bf14      	ite	ne
 80046c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80046c4:	4770      	bxeq	lr
 80046c6:	b530      	push	{r4, r5, lr}
 80046c8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80046cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80046d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80046d4:	e720      	b.n	8004518 <__adddf3+0x138>
 80046d6:	bf00      	nop

080046d8 <__aeabi_ul2d>:
 80046d8:	ea50 0201 	orrs.w	r2, r0, r1
 80046dc:	bf08      	it	eq
 80046de:	4770      	bxeq	lr
 80046e0:	b530      	push	{r4, r5, lr}
 80046e2:	f04f 0500 	mov.w	r5, #0
 80046e6:	e00a      	b.n	80046fe <__aeabi_l2d+0x16>

080046e8 <__aeabi_l2d>:
 80046e8:	ea50 0201 	orrs.w	r2, r0, r1
 80046ec:	bf08      	it	eq
 80046ee:	4770      	bxeq	lr
 80046f0:	b530      	push	{r4, r5, lr}
 80046f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80046f6:	d502      	bpl.n	80046fe <__aeabi_l2d+0x16>
 80046f8:	4240      	negs	r0, r0
 80046fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80046fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004702:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004706:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800470a:	f43f aedc 	beq.w	80044c6 <__adddf3+0xe6>
 800470e:	f04f 0203 	mov.w	r2, #3
 8004712:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004716:	bf18      	it	ne
 8004718:	3203      	addne	r2, #3
 800471a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800471e:	bf18      	it	ne
 8004720:	3203      	addne	r2, #3
 8004722:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004726:	f1c2 0320 	rsb	r3, r2, #32
 800472a:	fa00 fc03 	lsl.w	ip, r0, r3
 800472e:	fa20 f002 	lsr.w	r0, r0, r2
 8004732:	fa01 fe03 	lsl.w	lr, r1, r3
 8004736:	ea40 000e 	orr.w	r0, r0, lr
 800473a:	fa21 f102 	lsr.w	r1, r1, r2
 800473e:	4414      	add	r4, r2
 8004740:	e6c1      	b.n	80044c6 <__adddf3+0xe6>
 8004742:	bf00      	nop

08004744 <__aeabi_dmul>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800474a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800474e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004752:	bf1d      	ittte	ne
 8004754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004758:	ea94 0f0c 	teqne	r4, ip
 800475c:	ea95 0f0c 	teqne	r5, ip
 8004760:	f000 f8de 	bleq	8004920 <__aeabi_dmul+0x1dc>
 8004764:	442c      	add	r4, r5
 8004766:	ea81 0603 	eor.w	r6, r1, r3
 800476a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800476e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004772:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004776:	bf18      	it	ne
 8004778:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800477c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004780:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004784:	d038      	beq.n	80047f8 <__aeabi_dmul+0xb4>
 8004786:	fba0 ce02 	umull	ip, lr, r0, r2
 800478a:	f04f 0500 	mov.w	r5, #0
 800478e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004792:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004796:	fbe0 e503 	umlal	lr, r5, r0, r3
 800479a:	f04f 0600 	mov.w	r6, #0
 800479e:	fbe1 5603 	umlal	r5, r6, r1, r3
 80047a2:	f09c 0f00 	teq	ip, #0
 80047a6:	bf18      	it	ne
 80047a8:	f04e 0e01 	orrne.w	lr, lr, #1
 80047ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80047b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80047b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80047b8:	d204      	bcs.n	80047c4 <__aeabi_dmul+0x80>
 80047ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80047be:	416d      	adcs	r5, r5
 80047c0:	eb46 0606 	adc.w	r6, r6, r6
 80047c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80047c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80047cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80047d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80047d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80047d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80047dc:	bf88      	it	hi
 80047de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80047e2:	d81e      	bhi.n	8004822 <__aeabi_dmul+0xde>
 80047e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80047e8:	bf08      	it	eq
 80047ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80047ee:	f150 0000 	adcs.w	r0, r0, #0
 80047f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80047f6:	bd70      	pop	{r4, r5, r6, pc}
 80047f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80047fc:	ea46 0101 	orr.w	r1, r6, r1
 8004800:	ea40 0002 	orr.w	r0, r0, r2
 8004804:	ea81 0103 	eor.w	r1, r1, r3
 8004808:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800480c:	bfc2      	ittt	gt
 800480e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004816:	bd70      	popgt	{r4, r5, r6, pc}
 8004818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800481c:	f04f 0e00 	mov.w	lr, #0
 8004820:	3c01      	subs	r4, #1
 8004822:	f300 80ab 	bgt.w	800497c <__aeabi_dmul+0x238>
 8004826:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800482a:	bfde      	ittt	le
 800482c:	2000      	movle	r0, #0
 800482e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8004832:	bd70      	pople	{r4, r5, r6, pc}
 8004834:	f1c4 0400 	rsb	r4, r4, #0
 8004838:	3c20      	subs	r4, #32
 800483a:	da35      	bge.n	80048a8 <__aeabi_dmul+0x164>
 800483c:	340c      	adds	r4, #12
 800483e:	dc1b      	bgt.n	8004878 <__aeabi_dmul+0x134>
 8004840:	f104 0414 	add.w	r4, r4, #20
 8004844:	f1c4 0520 	rsb	r5, r4, #32
 8004848:	fa00 f305 	lsl.w	r3, r0, r5
 800484c:	fa20 f004 	lsr.w	r0, r0, r4
 8004850:	fa01 f205 	lsl.w	r2, r1, r5
 8004854:	ea40 0002 	orr.w	r0, r0, r2
 8004858:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800485c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004860:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004864:	fa21 f604 	lsr.w	r6, r1, r4
 8004868:	eb42 0106 	adc.w	r1, r2, r6
 800486c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004870:	bf08      	it	eq
 8004872:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	f1c4 040c 	rsb	r4, r4, #12
 800487c:	f1c4 0520 	rsb	r5, r4, #32
 8004880:	fa00 f304 	lsl.w	r3, r0, r4
 8004884:	fa20 f005 	lsr.w	r0, r0, r5
 8004888:	fa01 f204 	lsl.w	r2, r1, r4
 800488c:	ea40 0002 	orr.w	r0, r0, r2
 8004890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004894:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004898:	f141 0100 	adc.w	r1, r1, #0
 800489c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80048a0:	bf08      	it	eq
 80048a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
 80048a8:	f1c4 0520 	rsb	r5, r4, #32
 80048ac:	fa00 f205 	lsl.w	r2, r0, r5
 80048b0:	ea4e 0e02 	orr.w	lr, lr, r2
 80048b4:	fa20 f304 	lsr.w	r3, r0, r4
 80048b8:	fa01 f205 	lsl.w	r2, r1, r5
 80048bc:	ea43 0302 	orr.w	r3, r3, r2
 80048c0:	fa21 f004 	lsr.w	r0, r1, r4
 80048c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80048c8:	fa21 f204 	lsr.w	r2, r1, r4
 80048cc:	ea20 0002 	bic.w	r0, r0, r2
 80048d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80048d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80048d8:	bf08      	it	eq
 80048da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80048de:	bd70      	pop	{r4, r5, r6, pc}
 80048e0:	f094 0f00 	teq	r4, #0
 80048e4:	d10f      	bne.n	8004906 <__aeabi_dmul+0x1c2>
 80048e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80048ea:	0040      	lsls	r0, r0, #1
 80048ec:	eb41 0101 	adc.w	r1, r1, r1
 80048f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80048f4:	bf08      	it	eq
 80048f6:	3c01      	subeq	r4, #1
 80048f8:	d0f7      	beq.n	80048ea <__aeabi_dmul+0x1a6>
 80048fa:	ea41 0106 	orr.w	r1, r1, r6
 80048fe:	f095 0f00 	teq	r5, #0
 8004902:	bf18      	it	ne
 8004904:	4770      	bxne	lr
 8004906:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800490a:	0052      	lsls	r2, r2, #1
 800490c:	eb43 0303 	adc.w	r3, r3, r3
 8004910:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004914:	bf08      	it	eq
 8004916:	3d01      	subeq	r5, #1
 8004918:	d0f7      	beq.n	800490a <__aeabi_dmul+0x1c6>
 800491a:	ea43 0306 	orr.w	r3, r3, r6
 800491e:	4770      	bx	lr
 8004920:	ea94 0f0c 	teq	r4, ip
 8004924:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004928:	bf18      	it	ne
 800492a:	ea95 0f0c 	teqne	r5, ip
 800492e:	d00c      	beq.n	800494a <__aeabi_dmul+0x206>
 8004930:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004934:	bf18      	it	ne
 8004936:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800493a:	d1d1      	bne.n	80048e0 <__aeabi_dmul+0x19c>
 800493c:	ea81 0103 	eor.w	r1, r1, r3
 8004940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004944:	f04f 0000 	mov.w	r0, #0
 8004948:	bd70      	pop	{r4, r5, r6, pc}
 800494a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800494e:	bf06      	itte	eq
 8004950:	4610      	moveq	r0, r2
 8004952:	4619      	moveq	r1, r3
 8004954:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004958:	d019      	beq.n	800498e <__aeabi_dmul+0x24a>
 800495a:	ea94 0f0c 	teq	r4, ip
 800495e:	d102      	bne.n	8004966 <__aeabi_dmul+0x222>
 8004960:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004964:	d113      	bne.n	800498e <__aeabi_dmul+0x24a>
 8004966:	ea95 0f0c 	teq	r5, ip
 800496a:	d105      	bne.n	8004978 <__aeabi_dmul+0x234>
 800496c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004970:	bf1c      	itt	ne
 8004972:	4610      	movne	r0, r2
 8004974:	4619      	movne	r1, r3
 8004976:	d10a      	bne.n	800498e <__aeabi_dmul+0x24a>
 8004978:	ea81 0103 	eor.w	r1, r1, r3
 800497c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004980:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004984:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004988:	f04f 0000 	mov.w	r0, #0
 800498c:	bd70      	pop	{r4, r5, r6, pc}
 800498e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004992:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004996:	bd70      	pop	{r4, r5, r6, pc}

08004998 <__aeabi_ddiv>:
 8004998:	b570      	push	{r4, r5, r6, lr}
 800499a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800499e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80049a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80049a6:	bf1d      	ittte	ne
 80049a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80049ac:	ea94 0f0c 	teqne	r4, ip
 80049b0:	ea95 0f0c 	teqne	r5, ip
 80049b4:	f000 f8a7 	bleq	8004b06 <__aeabi_ddiv+0x16e>
 80049b8:	eba4 0405 	sub.w	r4, r4, r5
 80049bc:	ea81 0e03 	eor.w	lr, r1, r3
 80049c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80049c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80049c8:	f000 8088 	beq.w	8004adc <__aeabi_ddiv+0x144>
 80049cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80049d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80049d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80049d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80049dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80049e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80049e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80049e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80049ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80049f0:	429d      	cmp	r5, r3
 80049f2:	bf08      	it	eq
 80049f4:	4296      	cmpeq	r6, r2
 80049f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80049fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80049fe:	d202      	bcs.n	8004a06 <__aeabi_ddiv+0x6e>
 8004a00:	085b      	lsrs	r3, r3, #1
 8004a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a06:	1ab6      	subs	r6, r6, r2
 8004a08:	eb65 0503 	sbc.w	r5, r5, r3
 8004a0c:	085b      	lsrs	r3, r3, #1
 8004a0e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a12:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004a16:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004a1a:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a22:	bf22      	ittt	cs
 8004a24:	1ab6      	subcs	r6, r6, r2
 8004a26:	4675      	movcs	r5, lr
 8004a28:	ea40 000c 	orrcs.w	r0, r0, ip
 8004a2c:	085b      	lsrs	r3, r3, #1
 8004a2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a32:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a36:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a3a:	bf22      	ittt	cs
 8004a3c:	1ab6      	subcs	r6, r6, r2
 8004a3e:	4675      	movcs	r5, lr
 8004a40:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004a44:	085b      	lsrs	r3, r3, #1
 8004a46:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a52:	bf22      	ittt	cs
 8004a54:	1ab6      	subcs	r6, r6, r2
 8004a56:	4675      	movcs	r5, lr
 8004a58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004a5c:	085b      	lsrs	r3, r3, #1
 8004a5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a62:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a6a:	bf22      	ittt	cs
 8004a6c:	1ab6      	subcs	r6, r6, r2
 8004a6e:	4675      	movcs	r5, lr
 8004a70:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004a74:	ea55 0e06 	orrs.w	lr, r5, r6
 8004a78:	d018      	beq.n	8004aac <__aeabi_ddiv+0x114>
 8004a7a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004a7e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004a82:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8004a86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004a8a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004a8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004a92:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8004a96:	d1c0      	bne.n	8004a1a <__aeabi_ddiv+0x82>
 8004a98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004a9c:	d10b      	bne.n	8004ab6 <__aeabi_ddiv+0x11e>
 8004a9e:	ea41 0100 	orr.w	r1, r1, r0
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004aaa:	e7b6      	b.n	8004a1a <__aeabi_ddiv+0x82>
 8004aac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004ab0:	bf04      	itt	eq
 8004ab2:	4301      	orreq	r1, r0
 8004ab4:	2000      	moveq	r0, #0
 8004ab6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004aba:	bf88      	it	hi
 8004abc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004ac0:	f63f aeaf 	bhi.w	8004822 <__aeabi_dmul+0xde>
 8004ac4:	ebb5 0c03 	subs.w	ip, r5, r3
 8004ac8:	bf04      	itt	eq
 8004aca:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004ace:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004ad2:	f150 0000 	adcs.w	r0, r0, #0
 8004ad6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004ada:	bd70      	pop	{r4, r5, r6, pc}
 8004adc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004ae0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004ae4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004ae8:	bfc2      	ittt	gt
 8004aea:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004aee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004af2:	bd70      	popgt	{r4, r5, r6, pc}
 8004af4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004af8:	f04f 0e00 	mov.w	lr, #0
 8004afc:	3c01      	subs	r4, #1
 8004afe:	e690      	b.n	8004822 <__aeabi_dmul+0xde>
 8004b00:	ea45 0e06 	orr.w	lr, r5, r6
 8004b04:	e68d      	b.n	8004822 <__aeabi_dmul+0xde>
 8004b06:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004b0a:	ea94 0f0c 	teq	r4, ip
 8004b0e:	bf08      	it	eq
 8004b10:	ea95 0f0c 	teqeq	r5, ip
 8004b14:	f43f af3b 	beq.w	800498e <__aeabi_dmul+0x24a>
 8004b18:	ea94 0f0c 	teq	r4, ip
 8004b1c:	d10a      	bne.n	8004b34 <__aeabi_ddiv+0x19c>
 8004b1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004b22:	f47f af34 	bne.w	800498e <__aeabi_dmul+0x24a>
 8004b26:	ea95 0f0c 	teq	r5, ip
 8004b2a:	f47f af25 	bne.w	8004978 <__aeabi_dmul+0x234>
 8004b2e:	4610      	mov	r0, r2
 8004b30:	4619      	mov	r1, r3
 8004b32:	e72c      	b.n	800498e <__aeabi_dmul+0x24a>
 8004b34:	ea95 0f0c 	teq	r5, ip
 8004b38:	d106      	bne.n	8004b48 <__aeabi_ddiv+0x1b0>
 8004b3a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004b3e:	f43f aefd 	beq.w	800493c <__aeabi_dmul+0x1f8>
 8004b42:	4610      	mov	r0, r2
 8004b44:	4619      	mov	r1, r3
 8004b46:	e722      	b.n	800498e <__aeabi_dmul+0x24a>
 8004b48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004b4c:	bf18      	it	ne
 8004b4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004b52:	f47f aec5 	bne.w	80048e0 <__aeabi_dmul+0x19c>
 8004b56:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004b5a:	f47f af0d 	bne.w	8004978 <__aeabi_dmul+0x234>
 8004b5e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004b62:	f47f aeeb 	bne.w	800493c <__aeabi_dmul+0x1f8>
 8004b66:	e712      	b.n	800498e <__aeabi_dmul+0x24a>

08004b68 <__aeabi_d2f>:
 8004b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8004b70:	bf24      	itt	cs
 8004b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8004b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8004b7a:	d90d      	bls.n	8004b98 <__aeabi_d2f+0x30>
 8004b7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004b88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8004b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004b90:	bf08      	it	eq
 8004b92:	f020 0001 	biceq.w	r0, r0, #1
 8004b96:	4770      	bx	lr
 8004b98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8004b9c:	d121      	bne.n	8004be2 <__aeabi_d2f+0x7a>
 8004b9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8004ba2:	bfbc      	itt	lt
 8004ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8004ba8:	4770      	bxlt	lr
 8004baa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004bb2:	f1c2 0218 	rsb	r2, r2, #24
 8004bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8004bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8004bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8004bc2:	bf18      	it	ne
 8004bc4:	f040 0001 	orrne.w	r0, r0, #1
 8004bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004bd4:	ea40 000c 	orr.w	r0, r0, ip
 8004bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8004bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004be0:	e7cc      	b.n	8004b7c <__aeabi_d2f+0x14>
 8004be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004be6:	d107      	bne.n	8004bf8 <__aeabi_d2f+0x90>
 8004be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004bec:	bf1e      	ittt	ne
 8004bee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004bf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004bf6:	4770      	bxne	lr
 8004bf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8004bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop

08004c08 <__libc_init_array>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	4e0f      	ldr	r6, [pc, #60]	; (8004c48 <__libc_init_array+0x40>)
 8004c0c:	4d0f      	ldr	r5, [pc, #60]	; (8004c4c <__libc_init_array+0x44>)
 8004c0e:	1b76      	subs	r6, r6, r5
 8004c10:	10b6      	asrs	r6, r6, #2
 8004c12:	bf18      	it	ne
 8004c14:	2400      	movne	r4, #0
 8004c16:	d005      	beq.n	8004c24 <__libc_init_array+0x1c>
 8004c18:	3401      	adds	r4, #1
 8004c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1e:	4798      	blx	r3
 8004c20:	42a6      	cmp	r6, r4
 8004c22:	d1f9      	bne.n	8004c18 <__libc_init_array+0x10>
 8004c24:	4e0a      	ldr	r6, [pc, #40]	; (8004c50 <__libc_init_array+0x48>)
 8004c26:	4d0b      	ldr	r5, [pc, #44]	; (8004c54 <__libc_init_array+0x4c>)
 8004c28:	1b76      	subs	r6, r6, r5
 8004c2a:	f7fb fd77 	bl	800071c <_init>
 8004c2e:	10b6      	asrs	r6, r6, #2
 8004c30:	bf18      	it	ne
 8004c32:	2400      	movne	r4, #0
 8004c34:	d006      	beq.n	8004c44 <__libc_init_array+0x3c>
 8004c36:	3401      	adds	r4, #1
 8004c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c3c:	4798      	blx	r3
 8004c3e:	42a6      	cmp	r6, r4
 8004c40:	d1f9      	bne.n	8004c36 <__libc_init_array+0x2e>
 8004c42:	bd70      	pop	{r4, r5, r6, pc}
 8004c44:	bd70      	pop	{r4, r5, r6, pc}
 8004c46:	bf00      	nop
 8004c48:	1ffe8828 	.word	0x1ffe8828
 8004c4c:	1ffe8828 	.word	0x1ffe8828
 8004c50:	1ffe8828 	.word	0x1ffe8828
 8004c54:	1ffe8828 	.word	0x1ffe8828

08004c58 <npio2_hw>:
 8004c58:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
 8004c68:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
 8004c78:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
 8004c88:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
 8004c98:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
 8004ca8:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
 8004cb8:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
 8004cc8:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

08004cd8 <two_over_pi>:
 8004cd8:	000000a2 000000f9 00000083 0000006e     ............n...
 8004ce8:	0000004e 00000044 00000015 00000029     N...D.......)...
 8004cf8:	000000fc 00000027 00000057 000000d1     ....'...W.......
 8004d08:	000000f5 00000034 000000dd 000000c0     ....4...........
 8004d18:	000000db 00000062 00000095 00000099     ....b...........
 8004d28:	0000003c 00000043 00000090 00000041     <...C.......A...
 8004d38:	000000fe 00000051 00000063 000000ab     ....Q...c.......
 8004d48:	000000de 000000bb 000000c5 00000061     ............a...
 8004d58:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
 8004d68:	00000042 0000004d 000000d2 000000e0     B...M...........
 8004d78:	00000006 00000049 0000002e 000000ea     ....I...........
 8004d88:	00000009 000000d1 00000092 0000001c     ................
 8004d98:	000000fe 0000001d 000000eb 0000001c     ................
 8004da8:	000000b1 00000029 000000a7 0000003e     ....).......>...
 8004db8:	000000e8 00000082 00000035 000000f5     ........5.......
 8004dc8:	0000002e 000000bb 00000044 00000084     ........D.......
 8004dd8:	000000e9 0000009c 00000070 00000026     ........p...&...
 8004de8:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
 8004df8:	00000039 00000091 000000d6 00000039     9...........9...
 8004e08:	00000083 00000053 00000039 000000f4     ....S...9.......
 8004e18:	0000009c 00000084 0000005f 0000008b     ........_.......
 8004e28:	000000bd 000000f9 00000028 0000003b     ........(...;...
 8004e38:	0000001f 000000f8 00000097 000000ff     ................
 8004e48:	000000de 00000005 00000098 0000000f     ................
 8004e58:	000000ef 0000002f 00000011 0000008b     ..../...........
 8004e68:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
 8004e78:	0000006d 00000036 0000007e 000000cf     m...6...~.......
 8004e88:	00000027 000000cb 00000009 000000b7     '...............
 8004e98:	0000004f 00000046 0000003f 00000066     O...F...?...f...
 8004ea8:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
 8004eb8:	00000075 00000027 000000ba 000000c7     u...'...........
 8004ec8:	000000eb 000000e5 000000f1 0000007b     ............{...
 8004ed8:	0000003d 00000007 00000039 000000f7     =.......9.......
 8004ee8:	0000008a 00000052 00000092 000000ea     ....R...........
 8004ef8:	0000006b 000000fb 0000005f 000000b1     k......._.......
 8004f08:	0000001f 0000008d 0000005d 00000008     ........].......
 8004f18:	00000056 00000003 00000030 00000046     V.......0...F...
 8004f28:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
 8004f38:	000000f0 000000cf 000000bc 00000020     ............ ...
 8004f48:	0000009a 000000f4 00000036 0000001d     ........6.......
 8004f58:	000000a9 000000e3 00000091 00000061     ............a...
 8004f68:	0000005e 000000e6 0000001b 00000008     ^...............
 8004f78:	00000065 00000099 00000085 0000005f     e..........._...
 8004f88:	00000014 000000a0 00000068 00000040     ........h...@...
 8004f98:	0000008d 000000ff 000000d8 00000080     ................
 8004fa8:	0000004d 00000073 00000027 00000031     M...s...'...1...
 8004fb8:	00000006 00000006 00000015 00000056     ............V...
 8004fc8:	000000ca 00000073 000000a8 000000c9     ....s...........
 8004fd8:	00000060 000000e2 0000007b 000000c0     `.......{.......
 8004fe8:	0000008c 0000006b                       ....k...

08004ff0 <init_jk>:
 8004ff0:	00000004 00000007 00000009              ............

08004ffc <PIo2>:
 8004ffc:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
 800500c:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
 800501c:	1fc40000 1bc60000 17440000              ..........D.
