# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v" \
"../../../../../../PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v" \
"../../../../../../PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v" \
"../../../../../../PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v" \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/empty.v" \
"../../../../../../PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v" \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/fifomen.v" \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/full.v" \
"../../../../../../PRJ/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v" \
"../../../../../../PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v" \
"../../../../../../PRJ/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v" \
"../../../../../../PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" \
"../../../../../../PRJ/design_rtl/my_rtl/qspi_simulator_top.v" \
"../../../../../../PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v" \
"../../../../../../PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v" \
"../../../../../../PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v" \
"../../../../../../PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" \
"../../../../../../PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" \
"../../../../../../PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v" \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/sync_r2w.v" \
"../../../../../../PRJ/design_rtl/my_rtl/async_fifo/sync_w2r.v" \
"../../../../../../PRJ/design_rtl/my_rtl/usb2_cyp_vip.v" \
"../../../../../../PRJ/design_rtl/my_rtl/tb_fpga_qspi_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
