/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [12:0] _03_;
  reg [17:0] _04_;
  reg [14:0] _05_;
  wire [9:0] _06_;
  reg [7:0] _07_;
  reg [14:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[93] ? _00_ : in_data[30];
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_3z[12] : celloutsig_0_4z;
  assign celloutsig_0_27z = celloutsig_0_25z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_0z = !(in_data[60] ? in_data[80] : in_data[57]);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_5z : in_data[21]);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_3z[9] : celloutsig_0_3z[6]);
  assign celloutsig_0_24z = !(celloutsig_0_19z ? celloutsig_0_1z : celloutsig_0_16z);
  assign celloutsig_0_45z = ~celloutsig_0_6z;
  assign celloutsig_1_2z = { in_data[109:100], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[174:167], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_1_2z[11:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= { _03_[8:6], celloutsig_1_1z, celloutsig_1_0z, _03_ };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 15'h0000;
    else _05_ <= celloutsig_0_3z;
  reg [9:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 10'h000;
    else _21_ <= { _02_[8:1], _00_, celloutsig_0_7z };
  assign { _06_[9:4], _01_, _06_[2:0] } = _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 8'h00;
    else _07_ <= { _06_[8:4], _01_, _06_[2:1] };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 15'h0000;
    else _08_ <= { _02_[7:3], _06_[9:4], _01_, _06_[2:0] };
  reg [8:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 9'h000;
    else _24_ <= in_data[48:40];
  assign { _02_[8:1], _00_ } = _24_;
  assign celloutsig_0_76z = in_data[51:48] / { 1'h1, celloutsig_0_50z, celloutsig_0_45z, celloutsig_0_26z };
  assign celloutsig_0_20z = { _08_[10:9], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_14z } / { 1'h1, _08_[7:2] };
  assign celloutsig_1_1z = in_data[136:128] === in_data[139:131];
  assign celloutsig_0_9z = { _02_[8:5], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } > { _05_[10:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[152:149] <= in_data[158:155];
  assign celloutsig_0_25z = { _06_[1:0], celloutsig_0_16z } <= { _05_[8:7], celloutsig_0_10z };
  assign celloutsig_1_3z = { celloutsig_1_2z[12:6], celloutsig_1_0z } && celloutsig_1_2z[9:2];
  assign celloutsig_1_7z = _04_[15:7] && celloutsig_1_4z[9:1];
  assign celloutsig_1_8z = celloutsig_1_7z & ~(celloutsig_1_4z[0]);
  assign celloutsig_0_16z = celloutsig_0_1z & ~(celloutsig_0_14z);
  assign celloutsig_0_13z[6:2] = _05_[13] ? _07_[4:0] : celloutsig_0_3z[14:10];
  assign celloutsig_1_18z = celloutsig_1_4z[9:7] !== { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_1z = & in_data[31:22];
  assign celloutsig_0_14z = & { _07_, celloutsig_0_9z, celloutsig_0_5z, in_data[31:22] };
  assign celloutsig_0_22z = | { _08_[14:4], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_16z, _02_[8:1], _00_, _06_[9:4], _01_, _06_[2:0], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_0z & in_data[37];
  assign celloutsig_0_50z = | _08_[8:3];
  assign celloutsig_0_26z = | { celloutsig_0_13z[2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_17z = ~^ { _05_[10:5], celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_26z } >>> { celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[20:6] - { _02_[8:1], _00_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[11:0] - { in_data[170:162], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_33z = ~((in_data[75] & _05_[1]) | (celloutsig_0_14z & celloutsig_0_0z));
  assign celloutsig_0_77z = ~((celloutsig_0_20z[5] & celloutsig_0_16z) | (_07_[1] & celloutsig_0_36z[1]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z[4] & celloutsig_0_0z) | (celloutsig_0_3z[3] & celloutsig_0_0z));
  assign _02_[0] = _00_;
  assign _06_[3] = _01_;
  assign celloutsig_0_13z[1:0] = { celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_76z, celloutsig_0_77z };
endmodule
