<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>specialreg.h source code [netbsd/objdir.amd64/destdir.amd64/usr/include/x86/specialreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/objdir.amd64/destdir.amd64/usr/include/x86/specialreg.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>objdir.amd64</a>/<a href='../../..'>destdir.amd64</a>/<a href='../..'>usr</a>/<a href='..'>include</a>/<a href='./'>x86</a>/<a href='specialreg.h.html'>specialreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: specialreg.h,v 1.149 2019/07/13 09:28:03 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2014-2019 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/*</i></td></tr>
<tr><th id="30">30</th><td><i> * Copyright (c) 1991 The Regents of the University of California.</i></td></tr>
<tr><th id="31">31</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="32">32</th><td><i> *</i></td></tr>
<tr><th id="33">33</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="34">34</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="35">35</th><td><i> * are met:</i></td></tr>
<tr><th id="36">36</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="37">37</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="38">38</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="39">39</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="40">40</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="41">41</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="42">42</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="43">43</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="44">44</th><td><i> *</i></td></tr>
<tr><th id="45">45</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="46">46</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="47">47</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="48">48</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="49">49</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="50">50</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="51">51</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="52">52</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="53">53</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="54">54</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="55">55</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="56">56</th><td><i> *</i></td></tr>
<tr><th id="57">57</th><td><i> *	@(#)specialreg.h	7.1 (Berkeley) 5/9/91</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * CR0</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CR0_PE" data-ref="_M/CR0_PE">CR0_PE</dfn>	0x00000001	/* Protected mode Enable */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CR0_MP" data-ref="_M/CR0_MP">CR0_MP</dfn>	0x00000002	/* "Math" Present (NPX or NPX emulator) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CR0_EM" data-ref="_M/CR0_EM">CR0_EM</dfn>	0x00000004	/* EMulate non-NPX coproc. (trap ESC only) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CR0_TS" data-ref="_M/CR0_TS">CR0_TS</dfn>	0x00000008	/* Task Switched (if MP, trap ESC and WAIT) */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CR0_ET" data-ref="_M/CR0_ET">CR0_ET</dfn>	0x00000010	/* Extension Type (387 (if set) vs 287) */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CR0_NE" data-ref="_M/CR0_NE">CR0_NE</dfn>	0x00000020	/* Numeric Error enable (EX16 vs IRQ13) */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CR0_WP" data-ref="_M/CR0_WP">CR0_WP</dfn>	0x00010000	/* Write Protect (honor PTE_W in all modes) */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CR0_AM" data-ref="_M/CR0_AM">CR0_AM</dfn>	0x00040000	/* Alignment Mask (set to enable AC flag) */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CR0_NW" data-ref="_M/CR0_NW">CR0_NW</dfn>	0x20000000	/* Not Write-through */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CR0_CD" data-ref="_M/CR0_CD">CR0_CD</dfn>	0x40000000	/* Cache Disable */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CR0_PG" data-ref="_M/CR0_PG">CR0_PG</dfn>	0x80000000	/* PaGing enable */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/*</i></td></tr>
<tr><th id="76">76</th><td><i> * Cyrix 486 DLC special registers, accessible as IO ports</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CCR0" data-ref="_M/CCR0">CCR0</dfn>		0xc0	/* configuration control register 0 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CCR0_NC0" data-ref="_M/CCR0_NC0">CCR0_NC0</dfn>	0x01	/* first 64K of each 1M memory region is non-cacheable */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CCR0_NC1" data-ref="_M/CCR0_NC1">CCR0_NC1</dfn>	0x02	/* 640K-1M region is non-cacheable */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CCR0_A20M" data-ref="_M/CCR0_A20M">CCR0_A20M</dfn>	0x04	/* enables A20M# input pin */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CCR0_KEN" data-ref="_M/CCR0_KEN">CCR0_KEN</dfn>	0x08	/* enables KEN# input pin */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CCR0_FLUSH" data-ref="_M/CCR0_FLUSH">CCR0_FLUSH</dfn>	0x10	/* enables FLUSH# input pin */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CCR0_BARB" data-ref="_M/CCR0_BARB">CCR0_BARB</dfn>	0x20	/* flushes internal cache when entering hold state */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CCR0_CO" data-ref="_M/CCR0_CO">CCR0_CO</dfn>		0x40	/* cache org: 1=direct mapped, 0=2x set assoc */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CCR0_SUSPEND" data-ref="_M/CCR0_SUSPEND">CCR0_SUSPEND</dfn>	0x80	/* enables SUSP# and SUSPA# pins */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CCR1" data-ref="_M/CCR1">CCR1</dfn>		0xc1	/* configuration control register 1 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CCR1_RPL" data-ref="_M/CCR1_RPL">CCR1_RPL</dfn>	0x01	/* enables RPLSET and RPLVAL# pins */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * CR3</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CR3_PCID" data-ref="_M/CR3_PCID">CR3_PCID</dfn>		__BITS(11,0)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CR3_PA" data-ref="_M/CR3_PA">CR3_PA</dfn>			__BITS(62,12)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CR3_NO_TLB_FLUSH" data-ref="_M/CR3_NO_TLB_FLUSH">CR3_NO_TLB_FLUSH</dfn>	__BIT(63)</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> * CR4</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CR4_VME" data-ref="_M/CR4_VME">CR4_VME</dfn>		0x00000001 /* virtual 8086 mode extension enable */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CR4_PVI" data-ref="_M/CR4_PVI">CR4_PVI</dfn>		0x00000002 /* protected mode virtual interrupt enable */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CR4_TSD" data-ref="_M/CR4_TSD">CR4_TSD</dfn>		0x00000004 /* restrict RDTSC instruction to cpl 0 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CR4_DE" data-ref="_M/CR4_DE">CR4_DE</dfn>		0x00000008 /* debugging extension */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CR4_PSE" data-ref="_M/CR4_PSE">CR4_PSE</dfn>		0x00000010 /* large (4MB) page size enable */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CR4_PAE" data-ref="_M/CR4_PAE">CR4_PAE</dfn>		0x00000020 /* physical address extension enable */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CR4_MCE" data-ref="_M/CR4_MCE">CR4_MCE</dfn>		0x00000040 /* machine check enable */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CR4_PGE" data-ref="_M/CR4_PGE">CR4_PGE</dfn>		0x00000080 /* page global enable */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CR4_PCE" data-ref="_M/CR4_PCE">CR4_PCE</dfn>		0x00000100 /* enable RDPMC instruction for all cpls */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CR4_OSFXSR" data-ref="_M/CR4_OSFXSR">CR4_OSFXSR</dfn>	0x00000200 /* enable fxsave/fxrestor and SSE */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CR4_OSXMMEXCPT" data-ref="_M/CR4_OSXMMEXCPT">CR4_OSXMMEXCPT</dfn>	0x00000400 /* enable unmasked SSE exceptions */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CR4_UMIP" data-ref="_M/CR4_UMIP">CR4_UMIP</dfn>	0x00000800 /* user-mode instruction prevention */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CR4_VMXE" data-ref="_M/CR4_VMXE">CR4_VMXE</dfn>	0x00002000 /* enable VMX operations */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CR4_SMXE" data-ref="_M/CR4_SMXE">CR4_SMXE</dfn>	0x00004000 /* enable SMX operations */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CR4_FSGSBASE" data-ref="_M/CR4_FSGSBASE">CR4_FSGSBASE</dfn>	0x00010000 /* enable *FSBASE and *GSBASE instructions */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CR4_PCIDE" data-ref="_M/CR4_PCIDE">CR4_PCIDE</dfn>	0x00020000 /* enable Process Context IDentifiers */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CR4_OSXSAVE" data-ref="_M/CR4_OSXSAVE">CR4_OSXSAVE</dfn>	0x00040000 /* enable xsave and xrestore */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/CR4_SMEP" data-ref="_M/CR4_SMEP">CR4_SMEP</dfn>	0x00100000 /* enable SMEP support */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CR4_SMAP" data-ref="_M/CR4_SMAP">CR4_SMAP</dfn>	0x00200000 /* enable SMAP support */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/CR4_PKE" data-ref="_M/CR4_PKE">CR4_PKE</dfn>		0x00400000 /* protection key enable */</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/*</i></td></tr>
<tr><th id="122">122</th><td><i> * Extended Control Register XCR0</i></td></tr>
<tr><th id="123">123</th><td><i> */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/XCR0_X87" data-ref="_M/XCR0_X87">XCR0_X87</dfn>	0x00000001	/* x87 FPU/MMX state */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/XCR0_SSE" data-ref="_M/XCR0_SSE">XCR0_SSE</dfn>	0x00000002	/* SSE state */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/XCR0_YMM_Hi128" data-ref="_M/XCR0_YMM_Hi128">XCR0_YMM_Hi128</dfn>	0x00000004	/* AVX-256 (ymmn registers) */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/XCR0_BNDREGS" data-ref="_M/XCR0_BNDREGS">XCR0_BNDREGS</dfn>	0x00000008	/* Memory protection ext bounds */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/XCR0_BNDCSR" data-ref="_M/XCR0_BNDCSR">XCR0_BNDCSR</dfn>	0x00000010	/* Memory protection ext state */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/XCR0_Opmask" data-ref="_M/XCR0_Opmask">XCR0_Opmask</dfn>	0x00000020	/* AVX-512 Opmask */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/XCR0_ZMM_Hi256" data-ref="_M/XCR0_ZMM_Hi256">XCR0_ZMM_Hi256</dfn>	0x00000040	/* AVX-512 upper 256 bits low regs */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/XCR0_Hi16_ZMM" data-ref="_M/XCR0_Hi16_ZMM">XCR0_Hi16_ZMM</dfn>	0x00000080	/* AVX-512 512 bits upper registers */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/XCR0_PT" data-ref="_M/XCR0_PT">XCR0_PT</dfn>		0x00000100	/* Processor Trace state */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/XCR0_PKRU" data-ref="_M/XCR0_PKRU">XCR0_PKRU</dfn>	0x00000200	/* Protection Key state */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/XCR0_HDC" data-ref="_M/XCR0_HDC">XCR0_HDC</dfn>	0x00002000	/* Hardware Duty Cycle state */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/XCR0_FLAGS1" data-ref="_M/XCR0_FLAGS1">XCR0_FLAGS1</dfn>	"\20" \</u></td></tr>
<tr><th id="137">137</th><td><u>	"\1" "x87"		"\2" "SSE"		"\3" "AVX"	\</u></td></tr>
<tr><th id="138">138</th><td><u>	"\4" "BNDREGS"		"\5" "BNDCSR"		"\6" "Opmask"	\</u></td></tr>
<tr><th id="139">139</th><td><u>	"\7" "ZMM_Hi256"	"\10" "Hi16_ZMM"	"\11" "PT"	\</u></td></tr>
<tr><th id="140">140</th><td><u>	"\12" "PKRU"		"\16" "HDC"</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/*</i></td></tr>
<tr><th id="143">143</th><td><i> * Known FPU bits, only these get enabled. The save area is sized for all the</i></td></tr>
<tr><th id="144">144</th><td><i> * fields below.</i></td></tr>
<tr><th id="145">145</th><td><i> */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/XCR0_FPU" data-ref="_M/XCR0_FPU">XCR0_FPU</dfn>	(XCR0_X87 | XCR0_SSE | XCR0_YMM_Hi128 | \</u></td></tr>
<tr><th id="147">147</th><td><u>			 XCR0_Opmask | XCR0_ZMM_Hi256 | XCR0_Hi16_ZMM)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * XSAVE component indices.</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/XSAVE_X87" data-ref="_M/XSAVE_X87">XSAVE_X87</dfn>	0</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/XSAVE_SSE" data-ref="_M/XSAVE_SSE">XSAVE_SSE</dfn>	1</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/XSAVE_YMM_Hi128" data-ref="_M/XSAVE_YMM_Hi128">XSAVE_YMM_Hi128</dfn>	2</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/XSAVE_BNDREGS" data-ref="_M/XSAVE_BNDREGS">XSAVE_BNDREGS</dfn>	3</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/XSAVE_BNDCSR" data-ref="_M/XSAVE_BNDCSR">XSAVE_BNDCSR</dfn>	4</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/XSAVE_Opmask" data-ref="_M/XSAVE_Opmask">XSAVE_Opmask</dfn>	5</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/XSAVE_ZMM_Hi256" data-ref="_M/XSAVE_ZMM_Hi256">XSAVE_ZMM_Hi256</dfn>	6</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/XSAVE_Hi16_ZMM" data-ref="_M/XSAVE_Hi16_ZMM">XSAVE_Hi16_ZMM</dfn>	7</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/XSAVE_PT" data-ref="_M/XSAVE_PT">XSAVE_PT</dfn>	8</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/XSAVE_PKRU" data-ref="_M/XSAVE_PKRU">XSAVE_PKRU</dfn>	9</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/XSAVE_HDC" data-ref="_M/XSAVE_HDC">XSAVE_HDC</dfn>	10</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*</i></td></tr>
<tr><th id="165">165</th><td><i> * Highest XSAVE component enabled by XCR0_FPU.</i></td></tr>
<tr><th id="166">166</th><td><i> */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/XSAVE_MAX_COMPONENT" data-ref="_M/XSAVE_MAX_COMPONENT">XSAVE_MAX_COMPONENT</dfn> XSAVE_Hi16_ZMM</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/*</i></td></tr>
<tr><th id="170">170</th><td><i> * CPUID "features" bits</i></td></tr>
<tr><th id="171">171</th><td><i> */</i></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* Fn00000001 %edx features */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/CPUID_FPU" data-ref="_M/CPUID_FPU">CPUID_FPU</dfn>	0x00000001	/* processor has an FPU? */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CPUID_VME" data-ref="_M/CPUID_VME">CPUID_VME</dfn>	0x00000002	/* has virtual mode (%cr4's VME/PVI) */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/CPUID_DE" data-ref="_M/CPUID_DE">CPUID_DE</dfn>	0x00000004	/* has debugging extension */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CPUID_PSE" data-ref="_M/CPUID_PSE">CPUID_PSE</dfn>	0x00000008	/* has 4MB page size extension */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/CPUID_TSC" data-ref="_M/CPUID_TSC">CPUID_TSC</dfn>	0x00000010	/* has time stamp counter */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/CPUID_MSR" data-ref="_M/CPUID_MSR">CPUID_MSR</dfn>	0x00000020	/* has model specific registers */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/CPUID_PAE" data-ref="_M/CPUID_PAE">CPUID_PAE</dfn>	0x00000040	/* has phys address extension */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CPUID_MCE" data-ref="_M/CPUID_MCE">CPUID_MCE</dfn>	0x00000080	/* has machine check exception */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CPUID_CX8" data-ref="_M/CPUID_CX8">CPUID_CX8</dfn>	0x00000100	/* has CMPXCHG8B instruction */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CPUID_APIC" data-ref="_M/CPUID_APIC">CPUID_APIC</dfn>	0x00000200	/* has enabled APIC */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/CPUID_B10" data-ref="_M/CPUID_B10">CPUID_B10</dfn>	0x00000400	/* reserved, MTRR */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEP" data-ref="_M/CPUID_SEP">CPUID_SEP</dfn>	0x00000800	/* has SYSENTER/SYSEXIT extension */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/CPUID_MTRR" data-ref="_M/CPUID_MTRR">CPUID_MTRR</dfn>	0x00001000	/* has memory type range register */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/CPUID_PGE" data-ref="_M/CPUID_PGE">CPUID_PGE</dfn>	0x00002000	/* has page global extension */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/CPUID_MCA" data-ref="_M/CPUID_MCA">CPUID_MCA</dfn>	0x00004000	/* has machine check architecture */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/CPUID_CMOV" data-ref="_M/CPUID_CMOV">CPUID_CMOV</dfn>	0x00008000	/* has CMOVcc instruction */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/CPUID_PAT" data-ref="_M/CPUID_PAT">CPUID_PAT</dfn>	0x00010000	/* Page Attribute Table */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/CPUID_PSE36" data-ref="_M/CPUID_PSE36">CPUID_PSE36</dfn>	0x00020000	/* 36-bit PSE */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/CPUID_PN" data-ref="_M/CPUID_PN">CPUID_PN</dfn>	0x00040000	/* processor serial number */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/CPUID_CFLUSH" data-ref="_M/CPUID_CFLUSH">CPUID_CFLUSH</dfn>	0x00080000	/* CLFLUSH insn supported */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/CPUID_B20" data-ref="_M/CPUID_B20">CPUID_B20</dfn>	0x00100000	/* reserved */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/CPUID_DS" data-ref="_M/CPUID_DS">CPUID_DS</dfn>	0x00200000	/* Debug Store */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/CPUID_ACPI" data-ref="_M/CPUID_ACPI">CPUID_ACPI</dfn>	0x00400000	/* ACPI performance modulation regs */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/CPUID_MMX" data-ref="_M/CPUID_MMX">CPUID_MMX</dfn>	0x00800000	/* MMX supported */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CPUID_FXSR" data-ref="_M/CPUID_FXSR">CPUID_FXSR</dfn>	0x01000000	/* fast FP/MMX save/restore */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/CPUID_SSE" data-ref="_M/CPUID_SSE">CPUID_SSE</dfn>	0x02000000	/* streaming SIMD extensions */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/CPUID_SSE2" data-ref="_M/CPUID_SSE2">CPUID_SSE2</dfn>	0x04000000	/* streaming SIMD extensions #2 */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CPUID_SS" data-ref="_M/CPUID_SS">CPUID_SS</dfn>	0x08000000	/* self-snoop */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CPUID_HTT" data-ref="_M/CPUID_HTT">CPUID_HTT</dfn>	0x10000000	/* Hyper-Threading Technology */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CPUID_TM" data-ref="_M/CPUID_TM">CPUID_TM</dfn>	0x20000000	/* thermal monitor (TCC) */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CPUID_IA64" data-ref="_M/CPUID_IA64">CPUID_IA64</dfn>	0x40000000	/* IA-64 architecture */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/CPUID_SBF" data-ref="_M/CPUID_SBF">CPUID_SBF</dfn>	0x80000000	/* signal break on FERR */</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CPUID_FLAGS1" data-ref="_M/CPUID_FLAGS1">CPUID_FLAGS1</dfn>	"\20" \</u></td></tr>
<tr><th id="208">208</th><td><u>	"\1" "FPU"	"\2" "VME"	"\3" "DE"	"\4" "PSE" \</u></td></tr>
<tr><th id="209">209</th><td><u>	"\5" "TSC"	"\6" "MSR"	"\7" "PAE"	"\10" "MCE" \</u></td></tr>
<tr><th id="210">210</th><td><u>	"\11" "CX8"	"\12" "APIC"	"\13" "B10"	"\14" "SEP" \</u></td></tr>
<tr><th id="211">211</th><td><u>	"\15" "MTRR"	"\16" "PGE"	"\17" "MCA"	"\20" "CMOV" \</u></td></tr>
<tr><th id="212">212</th><td><u>	"\21" "PAT"	"\22" "PSE36"	"\23" "PN"	"\24" "CLFLUSH" \</u></td></tr>
<tr><th id="213">213</th><td><u>	"\25" "B20"	"\26" "DS"	"\27" "ACPI"	"\30" "MMX" \</u></td></tr>
<tr><th id="214">214</th><td><u>	"\31" "FXSR"	"\32" "SSE"	"\33" "SSE2"	"\34" "SS" \</u></td></tr>
<tr><th id="215">215</th><td><u>	"\35" "HTT"	"\36" "TM"	"\37" "IA64"	"\40" "SBF"</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* Blacklists of CPUID flags - used to mask certain features */</i></td></tr>
<tr><th id="218">218</th><td><u>#<span data-ppcond="218">ifdef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="219">219</th><td><u>#define CPUID_FEAT_BLACKLIST	 (CPUID_PGE|CPUID_PSE|CPUID_MTRR)</u></td></tr>
<tr><th id="220">220</th><td><u>#<span data-ppcond="218">else</span></u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CPUID_FEAT_BLACKLIST" data-ref="_M/CPUID_FEAT_BLACKLIST">CPUID_FEAT_BLACKLIST</dfn>	 0</u></td></tr>
<tr><th id="222">222</th><td><u>#<span data-ppcond="218">endif</span></u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/*</i></td></tr>
<tr><th id="225">225</th><td><i> * CPUID "features" bits in Fn00000001 %ecx</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SSE3" data-ref="_M/CPUID2_SSE3">CPUID2_SSE3</dfn>	0x00000001	/* Streaming SIMD Extensions 3 */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CPUID2_PCLMUL" data-ref="_M/CPUID2_PCLMUL">CPUID2_PCLMUL</dfn>	0x00000002	/* PCLMULQDQ instructions */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CPUID2_DTES64" data-ref="_M/CPUID2_DTES64">CPUID2_DTES64</dfn>	0x00000004	/* 64-bit Debug Trace */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/CPUID2_MONITOR" data-ref="_M/CPUID2_MONITOR">CPUID2_MONITOR</dfn>	0x00000008	/* MONITOR/MWAIT instructions */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/CPUID2_DS_CPL" data-ref="_M/CPUID2_DS_CPL">CPUID2_DS_CPL</dfn>	0x00000010	/* CPL Qualified Debug Store */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/CPUID2_VMX" data-ref="_M/CPUID2_VMX">CPUID2_VMX</dfn>	0x00000020	/* Virtual Machine Extensions */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SMX" data-ref="_M/CPUID2_SMX">CPUID2_SMX</dfn>	0x00000040	/* Safer Mode Extensions */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/CPUID2_EST" data-ref="_M/CPUID2_EST">CPUID2_EST</dfn>	0x00000080	/* Enhanced SpeedStep Technology */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/CPUID2_TM2" data-ref="_M/CPUID2_TM2">CPUID2_TM2</dfn>	0x00000100	/* Thermal Monitor 2 */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SSSE3" data-ref="_M/CPUID2_SSSE3">CPUID2_SSSE3</dfn>	0x00000200	/* Supplemental SSE3 */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/CPUID2_CID" data-ref="_M/CPUID2_CID">CPUID2_CID</dfn>	0x00000400	/* Context ID */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SDBG" data-ref="_M/CPUID2_SDBG">CPUID2_SDBG</dfn>	0x00000800	/* Silicon Debug */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/CPUID2_FMA" data-ref="_M/CPUID2_FMA">CPUID2_FMA</dfn>	0x00001000	/* has Fused Multiply Add */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/CPUID2_CX16" data-ref="_M/CPUID2_CX16">CPUID2_CX16</dfn>	0x00002000	/* has CMPXCHG16B instruction */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/CPUID2_xTPR" data-ref="_M/CPUID2_xTPR">CPUID2_xTPR</dfn>	0x00004000	/* Task Priority Messages disabled? */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/CPUID2_PDCM" data-ref="_M/CPUID2_PDCM">CPUID2_PDCM</dfn>	0x00008000	/* Perf/Debug Capability MSR */</u></td></tr>
<tr><th id="244">244</th><td><i>/* bit 16 unused	0x00010000 */</i></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/CPUID2_PCID" data-ref="_M/CPUID2_PCID">CPUID2_PCID</dfn>	0x00020000	/* Process Context ID */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/CPUID2_DCA" data-ref="_M/CPUID2_DCA">CPUID2_DCA</dfn>	0x00040000	/* Direct Cache Access */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SSE41" data-ref="_M/CPUID2_SSE41">CPUID2_SSE41</dfn>	0x00080000	/* Streaming SIMD Extensions 4.1 */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/CPUID2_SSE42" data-ref="_M/CPUID2_SSE42">CPUID2_SSE42</dfn>	0x00100000	/* Streaming SIMD Extensions 4.2 */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/CPUID2_X2APIC" data-ref="_M/CPUID2_X2APIC">CPUID2_X2APIC</dfn>	0x00200000	/* xAPIC Extensions */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/CPUID2_MOVBE" data-ref="_M/CPUID2_MOVBE">CPUID2_MOVBE</dfn>	0x00400000	/* MOVBE (move after byteswap) */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/CPUID2_POPCNT" data-ref="_M/CPUID2_POPCNT">CPUID2_POPCNT</dfn>	0x00800000	/* popcount instruction available */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/CPUID2_DEADLINE" data-ref="_M/CPUID2_DEADLINE">CPUID2_DEADLINE</dfn>	0x01000000	/* APIC Timer supports TSC Deadline */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/CPUID2_AES" data-ref="_M/CPUID2_AES">CPUID2_AES</dfn>	0x02000000	/* AES instructions */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/CPUID2_XSAVE" data-ref="_M/CPUID2_XSAVE">CPUID2_XSAVE</dfn>	0x04000000	/* XSAVE instructions */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/CPUID2_OSXSAVE" data-ref="_M/CPUID2_OSXSAVE">CPUID2_OSXSAVE</dfn>	0x08000000	/* XGETBV/XSETBV instructions */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/CPUID2_AVX" data-ref="_M/CPUID2_AVX">CPUID2_AVX</dfn>	0x10000000	/* AVX instructions */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/CPUID2_F16C" data-ref="_M/CPUID2_F16C">CPUID2_F16C</dfn>	0x20000000	/* half precision conversion */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/CPUID2_RDRAND" data-ref="_M/CPUID2_RDRAND">CPUID2_RDRAND</dfn>	0x40000000	/* RDRAND (hardware random number) */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/CPUID2_RAZ" data-ref="_M/CPUID2_RAZ">CPUID2_RAZ</dfn>	0x80000000	/* RAZ. Indicates guest state. */</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/CPUID2_FLAGS1" data-ref="_M/CPUID2_FLAGS1">CPUID2_FLAGS1</dfn>	"\20" \</u></td></tr>
<tr><th id="262">262</th><td><u>	"\1" "SSE3"	"\2" "PCLMULQDQ" "\3" "DTES64"	"\4" "MONITOR" \</u></td></tr>
<tr><th id="263">263</th><td><u>	"\5" "DS-CPL"	"\6" "VMX"	"\7" "SMX"	"\10" "EST" \</u></td></tr>
<tr><th id="264">264</th><td><u>	"\11" "TM2"	"\12" "SSSE3"	"\13" "CID"	"\14" "SDBG" \</u></td></tr>
<tr><th id="265">265</th><td><u>	"\15" "FMA"	"\16" "CX16"	"\17" "xTPR"	"\20" "PDCM" \</u></td></tr>
<tr><th id="266">266</th><td><u>	"\21" "B16"	"\22" "PCID"	"\23" "DCA"	"\24" "SSE41" \</u></td></tr>
<tr><th id="267">267</th><td><u>	"\25" "SSE42"	"\26" "X2APIC"	"\27" "MOVBE"	"\30" "POPCNT" \</u></td></tr>
<tr><th id="268">268</th><td><u>	"\31" "DEADLINE" "\32" "AES"	"\33" "XSAVE"	"\34" "OSXSAVE" \</u></td></tr>
<tr><th id="269">269</th><td><u>	"\35" "AVX"	"\36" "F16C"	"\37" "RDRAND"	"\40" "RAZ"</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* CPUID Fn00000001 %eax */</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_BASEFAMILY" data-ref="_M/CPUID_TO_BASEFAMILY">CPUID_TO_BASEFAMILY</dfn>(cpuid)	(((cpuid) &gt;&gt; 8) &amp; 0xf)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_BASEMODEL" data-ref="_M/CPUID_TO_BASEMODEL">CPUID_TO_BASEMODEL</dfn>(cpuid)	(((cpuid) &gt;&gt; 4) &amp; 0xf)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_STEPPING" data-ref="_M/CPUID_TO_STEPPING">CPUID_TO_STEPPING</dfn>(cpuid)	((cpuid) &amp; 0xf)</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/*</i></td></tr>
<tr><th id="278">278</th><td><i> * The Extended family bits should only be inspected when CPUID_TO_BASEFAMILY()</i></td></tr>
<tr><th id="279">279</th><td><i> * returns 15. They are use to encode family value 16 to 270 (add 15).</i></td></tr>
<tr><th id="280">280</th><td><i> * The Extended model bits are the high 4 bits of the model.</i></td></tr>
<tr><th id="281">281</th><td><i> * They are only valid for family &gt;= 15 or family 6 (intel, but all amd</i></td></tr>
<tr><th id="282">282</th><td><i> * family 6 are documented to return zero bits for them).</i></td></tr>
<tr><th id="283">283</th><td><i> */</i></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_EXTFAMILY" data-ref="_M/CPUID_TO_EXTFAMILY">CPUID_TO_EXTFAMILY</dfn>(cpuid)	(((cpuid) &gt;&gt; 20) &amp; 0xff)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_EXTMODEL" data-ref="_M/CPUID_TO_EXTMODEL">CPUID_TO_EXTMODEL</dfn>(cpuid)	(((cpuid) &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* The macros for the Display Family and the Display Model */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_FAMILY" data-ref="_M/CPUID_TO_FAMILY">CPUID_TO_FAMILY</dfn>(cpuid)	(CPUID_TO_BASEFAMILY(cpuid)	\</u></td></tr>
<tr><th id="289">289</th><td><u>	    + ((CPUID_TO_BASEFAMILY(cpuid) != 0x0f)		\</u></td></tr>
<tr><th id="290">290</th><td><u>		? 0 : CPUID_TO_EXTFAMILY(cpuid)))</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/CPUID_TO_MODEL" data-ref="_M/CPUID_TO_MODEL">CPUID_TO_MODEL</dfn>(cpuid)	(CPUID_TO_BASEMODEL(cpuid)	\</u></td></tr>
<tr><th id="292">292</th><td><u>	    | ((CPUID_TO_BASEFAMILY(cpuid) != 0x0f)		\</u></td></tr>
<tr><th id="293">293</th><td><u>		&amp;&amp; (CPUID_TO_BASEFAMILY(cpuid) != 0x06)		\</u></td></tr>
<tr><th id="294">294</th><td><u>		? 0 : (CPUID_TO_EXTMODEL(cpuid) &lt;&lt; 4)))</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* CPUID Fn00000001 %ebx */</i></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/CPUID_BRAND_INDEX" data-ref="_M/CPUID_BRAND_INDEX">CPUID_BRAND_INDEX</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/CPUID_CLFLUSH_SIZE" data-ref="_M/CPUID_CLFLUSH_SIZE">CPUID_CLFLUSH_SIZE</dfn>	__BITS(15,8)</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/CPUID_HTT_CORES" data-ref="_M/CPUID_HTT_CORES">CPUID_HTT_CORES</dfn>		__BITS(23,16)</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/CPUID_LOCAL_APIC_ID" data-ref="_M/CPUID_LOCAL_APIC_ID">CPUID_LOCAL_APIC_ID</dfn>	__BITS(31,24)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/*</i></td></tr>
<tr><th id="303">303</th><td><i> * Intel Deterministic Cache Parameter Leaf</i></td></tr>
<tr><th id="304">304</th><td><i> * Fn0000_0004</i></td></tr>
<tr><th id="305">305</th><td><i> */</i></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/* %eax */</i></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHETYPE" data-ref="_M/CPUID_DCP_CACHETYPE">CPUID_DCP_CACHETYPE</dfn>	__BITS(4, 0)	/* Cache type */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHETYPE_N" data-ref="_M/CPUID_DCP_CACHETYPE_N">CPUID_DCP_CACHETYPE_N</dfn>	0		/*   NULL */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHETYPE_D" data-ref="_M/CPUID_DCP_CACHETYPE_D">CPUID_DCP_CACHETYPE_D</dfn>	1		/*   Data cache */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHETYPE_I" data-ref="_M/CPUID_DCP_CACHETYPE_I">CPUID_DCP_CACHETYPE_I</dfn>	2		/*   Instruction cache */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHETYPE_U" data-ref="_M/CPUID_DCP_CACHETYPE_U">CPUID_DCP_CACHETYPE_U</dfn>	3		/*   Unified cache */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CACHELEVEL" data-ref="_M/CPUID_DCP_CACHELEVEL">CPUID_DCP_CACHELEVEL</dfn>	__BITS(7, 5)	/* Cache level (start at 1) */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_SELFINITCL" data-ref="_M/CPUID_DCP_SELFINITCL">CPUID_DCP_SELFINITCL</dfn>	__BIT(8)	/* Self initializing cachelvl*/</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_FULLASSOC" data-ref="_M/CPUID_DCP_FULLASSOC">CPUID_DCP_FULLASSOC</dfn>	__BIT(9)	/* Full associative */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_SHAREING" data-ref="_M/CPUID_DCP_SHAREING">CPUID_DCP_SHAREING</dfn>	__BITS(25, 14)	/* shareing */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_CORE_P_PKG" data-ref="_M/CPUID_DCP_CORE_P_PKG">CPUID_DCP_CORE_P_PKG</dfn>	__BITS(31, 26)	/* Cores/package */</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/* %ebx */</i></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_LINESIZE" data-ref="_M/CPUID_DCP_LINESIZE">CPUID_DCP_LINESIZE</dfn>	__BITS(11, 0)	/* System coherency linesize */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_PARTITIONS" data-ref="_M/CPUID_DCP_PARTITIONS">CPUID_DCP_PARTITIONS</dfn>	__BITS(21, 12)	/* Physical line partitions */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_WAYS" data-ref="_M/CPUID_DCP_WAYS">CPUID_DCP_WAYS</dfn>		__BITS(31, 22)	/* Ways of associativity */</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/* Number of sets: %ecx */</i></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i>/* %edx */</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_INVALIDATE" data-ref="_M/CPUID_DCP_INVALIDATE">CPUID_DCP_INVALIDATE</dfn>	__BIT(0)	/* WB invalidate/invalidate */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_INCLUSIVE" data-ref="_M/CPUID_DCP_INCLUSIVE">CPUID_DCP_INCLUSIVE</dfn>	__BIT(1)	/* Cache inclusiveness */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/CPUID_DCP_COMPLEX" data-ref="_M/CPUID_DCP_COMPLEX">CPUID_DCP_COMPLEX</dfn>	__BIT(2)	/* Complex cache indexing */</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/*</i></td></tr>
<tr><th id="332">332</th><td><i> * Intel/AMD MONITOR/MWAIT</i></td></tr>
<tr><th id="333">333</th><td><i> * Fn0000_0005</i></td></tr>
<tr><th id="334">334</th><td><i> */</i></td></tr>
<tr><th id="335">335</th><td><i>/* %eax */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_MINSIZE" data-ref="_M/CPUID_MON_MINSIZE">CPUID_MON_MINSIZE</dfn>	__BITS(15, 0)  /* Smallest monitor-line size */</u></td></tr>
<tr><th id="337">337</th><td><i>/* %ebx */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_MAXSIZE" data-ref="_M/CPUID_MON_MAXSIZE">CPUID_MON_MAXSIZE</dfn>	__BITS(15, 0)  /* Largest monitor-line size */</u></td></tr>
<tr><th id="339">339</th><td><i>/* %ecx */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_EMX" data-ref="_M/CPUID_MON_EMX">CPUID_MON_EMX</dfn>		__BIT(0)       /* MONITOR/MWAIT Extensions */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_IBE" data-ref="_M/CPUID_MON_IBE">CPUID_MON_IBE</dfn>		__BIT(1)       /* Interrupt as Break Event */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_FLAGS" data-ref="_M/CPUID_MON_FLAGS">CPUID_MON_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="344">344</th><td><u>	"\1" "EMX"	"\2" "IBE"</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* %edx: number of substates for specific C-state */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/CPUID_MON_SUBSTATE" data-ref="_M/CPUID_MON_SUBSTATE">CPUID_MON_SUBSTATE</dfn>(edx, cstate) (((edx) &gt;&gt; (cstate * 4)) &amp; 0x0000000f)</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/*</i></td></tr>
<tr><th id="350">350</th><td><i> * Intel/AMD Digital Thermal Sensor and</i></td></tr>
<tr><th id="351">351</th><td><i> * Power Management, Fn0000_0006 - %eax.</i></td></tr>
<tr><th id="352">352</th><td><i> */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_DTS" data-ref="_M/CPUID_DSPM_DTS">CPUID_DSPM_DTS</dfn>	__BIT(0)	/* Digital Thermal Sensor */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_IDA" data-ref="_M/CPUID_DSPM_IDA">CPUID_DSPM_IDA</dfn>	__BIT(1)	/* Intel Dynamic Acceleration */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_ARAT" data-ref="_M/CPUID_DSPM_ARAT">CPUID_DSPM_ARAT</dfn>	__BIT(2)	/* Always Running APIC Timer */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_PLN" data-ref="_M/CPUID_DSPM_PLN">CPUID_DSPM_PLN</dfn>	__BIT(4)	/* Power Limit Notification */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_ECMD" data-ref="_M/CPUID_DSPM_ECMD">CPUID_DSPM_ECMD</dfn>	__BIT(5)	/* Clock Modulation Extension */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_PTM" data-ref="_M/CPUID_DSPM_PTM">CPUID_DSPM_PTM</dfn>	__BIT(6)	/* Package Level Thermal Management */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP" data-ref="_M/CPUID_DSPM_HWP">CPUID_DSPM_HWP</dfn>	__BIT(7)	/* HWP */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_NOTIFY" data-ref="_M/CPUID_DSPM_HWP_NOTIFY">CPUID_DSPM_HWP_NOTIFY</dfn> __BIT(8)	/* HWP Notification */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_ACTWIN" data-ref="_M/CPUID_DSPM_HWP_ACTWIN">CPUID_DSPM_HWP_ACTWIN</dfn>  __BIT(9)	/* HWP Activity Window */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_EPP" data-ref="_M/CPUID_DSPM_HWP_EPP">CPUID_DSPM_HWP_EPP</dfn> __BIT(10)	/* HWP Energy Performance Preference */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_PLR" data-ref="_M/CPUID_DSPM_HWP_PLR">CPUID_DSPM_HWP_PLR</dfn> __BIT(11)	/* HWP Package Level Request */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HDC" data-ref="_M/CPUID_DSPM_HDC">CPUID_DSPM_HDC</dfn>	__BIT(13)	/* Hardware Duty Cycling */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_TBMT3" data-ref="_M/CPUID_DSPM_TBMT3">CPUID_DSPM_TBMT3</dfn> __BIT(14)	/* Turbo Boost Max Technology 3.0 */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_CAP" data-ref="_M/CPUID_DSPM_HWP_CAP">CPUID_DSPM_HWP_CAP</dfn>    __BIT(15)	/* HWP Capabilities */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_PECI" data-ref="_M/CPUID_DSPM_HWP_PECI">CPUID_DSPM_HWP_PECI</dfn>   __BIT(16)	/* HWP PECI override */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_FLEX" data-ref="_M/CPUID_DSPM_HWP_FLEX">CPUID_DSPM_HWP_FLEX</dfn>   __BIT(17)	/* Flexible HWP */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_FAST" data-ref="_M/CPUID_DSPM_HWP_FAST">CPUID_DSPM_HWP_FAST</dfn>   __BIT(18)	/* Fast access for IA32_HWP_REQUEST */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWP_IGNIDL" data-ref="_M/CPUID_DSPM_HWP_IGNIDL">CPUID_DSPM_HWP_IGNIDL</dfn> __BIT(20)	/* Ignore Idle Logical Processor HWP */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_FLAGS" data-ref="_M/CPUID_DSPM_FLAGS">CPUID_DSPM_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="373">373</th><td><u>	"\1" "DTS"	"\2" "IDA"	"\3" "ARAT" 			\</u></td></tr>
<tr><th id="374">374</th><td><u>	"\5" "PLN"	"\6" "ECMD"	"\7" "PTM"	"\10" "HWP"	\</u></td></tr>
<tr><th id="375">375</th><td><u>	"\11" "HWP_NOTIFY" "\12" "HWP_ACTWIN" "\13" "HWP_EPP" "\14" "HWP_PLR" \</u></td></tr>
<tr><th id="376">376</th><td><u>			"\16" "HDC"	"\17" "TBM3"	"\20" "HWP_CAP" \</u></td></tr>
<tr><th id="377">377</th><td><u>	"\21" "HWP_PECI" "\22" "HWP_FLEX" "\23" "HWP_FAST"		\</u></td></tr>
<tr><th id="378">378</th><td><u>	"25" "HWP_IGNIDL"</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/*</i></td></tr>
<tr><th id="381">381</th><td><i> * Intel/AMD Digital Thermal Sensor and</i></td></tr>
<tr><th id="382">382</th><td><i> * Power Management, Fn0000_0006 - %ecx.</i></td></tr>
<tr><th id="383">383</th><td><i> */</i></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_HWF" data-ref="_M/CPUID_DSPM_HWF">CPUID_DSPM_HWF</dfn>	0x00000001	/* MSR_APERF/MSR_MPERF available */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_EPB" data-ref="_M/CPUID_DSPM_EPB">CPUID_DSPM_EPB</dfn>	0x00000008	/* Energy Performance Bias */</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/CPUID_DSPM_FLAGS1" data-ref="_M/CPUID_DSPM_FLAGS1">CPUID_DSPM_FLAGS1</dfn>	"\20" "\1" "HWF" "\4" "EPB"</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/*</i></td></tr>
<tr><th id="390">390</th><td><i> * Intel/AMD Structured Extended Feature leaf Fn0000_0007</i></td></tr>
<tr><th id="391">391</th><td><i> * %eax == 0: Subleaf 0</i></td></tr>
<tr><th id="392">392</th><td><i> *	%eax: The Maximum input value for supported subleaf.</i></td></tr>
<tr><th id="393">393</th><td><i> *	%ebx: Feature bits.</i></td></tr>
<tr><th id="394">394</th><td><i> *	%ecx: Feature bits.</i></td></tr>
<tr><th id="395">395</th><td><i> *	%edx: Feature bits.</i></td></tr>
<tr><th id="396">396</th><td><i> */</i></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i>/* %ebx */</i></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FSGSBASE" data-ref="_M/CPUID_SEF_FSGSBASE">CPUID_SEF_FSGSBASE</dfn>	__BIT(0)  /* {RD,WR}{FS,GS}BASE */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_TSC_ADJUST" data-ref="_M/CPUID_SEF_TSC_ADJUST">CPUID_SEF_TSC_ADJUST</dfn>	__BIT(1)  /* IA32_TSC_ADJUST MSR support */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SGX" data-ref="_M/CPUID_SEF_SGX">CPUID_SEF_SGX</dfn>		__BIT(2)  /* Software Guard Extensions */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_BMI1" data-ref="_M/CPUID_SEF_BMI1">CPUID_SEF_BMI1</dfn>		__BIT(3)  /* advanced bit manipulation ext. 1st grp */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_HLE" data-ref="_M/CPUID_SEF_HLE">CPUID_SEF_HLE</dfn>		__BIT(4)  /* Hardware Lock Elision */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX2" data-ref="_M/CPUID_SEF_AVX2">CPUID_SEF_AVX2</dfn>		__BIT(5)  /* Advanced Vector Extensions 2 */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FDPEXONLY" data-ref="_M/CPUID_SEF_FDPEXONLY">CPUID_SEF_FDPEXONLY</dfn>	__BIT(6)  /* x87FPU Data ptr updated only on x87exp */</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SMEP" data-ref="_M/CPUID_SEF_SMEP">CPUID_SEF_SMEP</dfn>		__BIT(7)  /* Supervisor-Mode Execution Prevention */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_BMI2" data-ref="_M/CPUID_SEF_BMI2">CPUID_SEF_BMI2</dfn>		__BIT(8)  /* advanced bit manipulation ext. 2nd grp */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_ERMS" data-ref="_M/CPUID_SEF_ERMS">CPUID_SEF_ERMS</dfn>		__BIT(9)  /* Enhanced REP MOVSB/STOSB */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_INVPCID" data-ref="_M/CPUID_SEF_INVPCID">CPUID_SEF_INVPCID</dfn>	__BIT(10) /* INVPCID instruction */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_RTM" data-ref="_M/CPUID_SEF_RTM">CPUID_SEF_RTM</dfn>		__BIT(11) /* Restricted Transactional Memory */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_QM" data-ref="_M/CPUID_SEF_QM">CPUID_SEF_QM</dfn>		__BIT(12) /* Resource Director Technology Monitoring */</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FPUCSDS" data-ref="_M/CPUID_SEF_FPUCSDS">CPUID_SEF_FPUCSDS</dfn>	__BIT(13) /* Deprecate FPU CS and FPU DS values */</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_MPX" data-ref="_M/CPUID_SEF_MPX">CPUID_SEF_MPX</dfn>		__BIT(14) /* Memory Protection Extensions */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_PQE" data-ref="_M/CPUID_SEF_PQE">CPUID_SEF_PQE</dfn>		__BIT(15) /* Resource Director Technology Allocation */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512F" data-ref="_M/CPUID_SEF_AVX512F">CPUID_SEF_AVX512F</dfn>	__BIT(16) /* AVX-512 Foundation */</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512DQ" data-ref="_M/CPUID_SEF_AVX512DQ">CPUID_SEF_AVX512DQ</dfn>	__BIT(17) /* AVX-512 Double/Quadword */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_RDSEED" data-ref="_M/CPUID_SEF_RDSEED">CPUID_SEF_RDSEED</dfn>	__BIT(18) /* RDSEED instruction */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_ADX" data-ref="_M/CPUID_SEF_ADX">CPUID_SEF_ADX</dfn>		__BIT(19) /* ADCX/ADOX instructions */</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SMAP" data-ref="_M/CPUID_SEF_SMAP">CPUID_SEF_SMAP</dfn>		__BIT(20) /* Supervisor-Mode Access Prevention */</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_IFMA" data-ref="_M/CPUID_SEF_AVX512_IFMA">CPUID_SEF_AVX512_IFMA</dfn>	__BIT(21) /* AVX-512 Integer Fused Multiply Add */</u></td></tr>
<tr><th id="421">421</th><td><i>/* Bit 22 was PCOMMIT */</i></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_CLFLUSHOPT" data-ref="_M/CPUID_SEF_CLFLUSHOPT">CPUID_SEF_CLFLUSHOPT</dfn>	__BIT(23) /* Cache Line FLUSH OPTimized */</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_CLWB" data-ref="_M/CPUID_SEF_CLWB">CPUID_SEF_CLWB</dfn>		__BIT(24) /* Cache Line Write Back */</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_PT" data-ref="_M/CPUID_SEF_PT">CPUID_SEF_PT</dfn>		__BIT(25) /* Processor Trace */</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512PF" data-ref="_M/CPUID_SEF_AVX512PF">CPUID_SEF_AVX512PF</dfn>	__BIT(26) /* AVX-512 PreFetch */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512ER" data-ref="_M/CPUID_SEF_AVX512ER">CPUID_SEF_AVX512ER</dfn>	__BIT(27) /* AVX-512 Exponential and Reciprocal */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512CD" data-ref="_M/CPUID_SEF_AVX512CD">CPUID_SEF_AVX512CD</dfn>	__BIT(28) /* AVX-512 Conflict Detection */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SHA" data-ref="_M/CPUID_SEF_SHA">CPUID_SEF_SHA</dfn>		__BIT(29) /* SHA Extensions */</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512BW" data-ref="_M/CPUID_SEF_AVX512BW">CPUID_SEF_AVX512BW</dfn>	__BIT(30) /* AVX-512 Byte and Word */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512VL" data-ref="_M/CPUID_SEF_AVX512VL">CPUID_SEF_AVX512VL</dfn>	__BIT(31) /* AVX-512 Vector Length */</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FLAGS" data-ref="_M/CPUID_SEF_FLAGS">CPUID_SEF_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="433">433</th><td><u>	"\1" "FSGSBASE"	"\2" "TSCADJUST" "\3" "SGX"	"\4" "BMI1"	\</u></td></tr>
<tr><th id="434">434</th><td><u>	"\5" "HLE"	"\6" "AVX2"	"\7" "FDPEXONLY" "\10" "SMEP"	\</u></td></tr>
<tr><th id="435">435</th><td><u>	"\11" "BMI2"	"\12" "ERMS"	"\13" "INVPCID"	"\14" "RTM"	\</u></td></tr>
<tr><th id="436">436</th><td><u>	"\15" "QM"	"\16" "FPUCSDS"	"\17" "MPX"    	"\20" "PQE"	\</u></td></tr>
<tr><th id="437">437</th><td><u>	"\21" "AVX512F"	"\22" "AVX512DQ" "\23" "RDSEED"	"\24" "ADX"	\</u></td></tr>
<tr><th id="438">438</th><td><u>	"\25" "SMAP"	"\26" "AVX512_IFMA"		"\30" "CLFLUSHOPT" \</u></td></tr>
<tr><th id="439">439</th><td><u>	"\31" "CLWB"	"\32" "PT"	"\33" "AVX512PF" "\34" "AVX512ER" \</u></td></tr>
<tr><th id="440">440</th><td><u>	"\35" "AVX512CD""\36" "SHA"	"\37" "AVX512BW" "\40" "AVX512VL"</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i>/* %ecx */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_PREFETCHWT1" data-ref="_M/CPUID_SEF_PREFETCHWT1">CPUID_SEF_PREFETCHWT1</dfn>	__BIT(0)  /* PREFETCHWT1 instruction */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_VBMI" data-ref="_M/CPUID_SEF_AVX512_VBMI">CPUID_SEF_AVX512_VBMI</dfn>	__BIT(1)  /* AVX-512 Vector Byte Manipulation */</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_UMIP" data-ref="_M/CPUID_SEF_UMIP">CPUID_SEF_UMIP</dfn>		__BIT(2)  /* User-Mode Instruction prevention */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_PKU" data-ref="_M/CPUID_SEF_PKU">CPUID_SEF_PKU</dfn>		__BIT(3)  /* Protection Keys for User-mode pages */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_OSPKE" data-ref="_M/CPUID_SEF_OSPKE">CPUID_SEF_OSPKE</dfn>		__BIT(4)  /* OS has set CR4.PKE to ena. protec. keys */</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_WAITPKG" data-ref="_M/CPUID_SEF_WAITPKG">CPUID_SEF_WAITPKG</dfn>	__BIT(5)  /* TPAUSE,UMONITOR,UMWAIT */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_VBMI2" data-ref="_M/CPUID_SEF_AVX512_VBMI2">CPUID_SEF_AVX512_VBMI2</dfn>	__BIT(6)  /* AVX-512 Vector Byte Manipulation 2 */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_GFNI" data-ref="_M/CPUID_SEF_GFNI">CPUID_SEF_GFNI</dfn>		__BIT(8)</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_VAES" data-ref="_M/CPUID_SEF_VAES">CPUID_SEF_VAES</dfn>		__BIT(9)</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_VPCLMULQDQ" data-ref="_M/CPUID_SEF_VPCLMULQDQ">CPUID_SEF_VPCLMULQDQ</dfn>	__BIT(10)</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_VNNI" data-ref="_M/CPUID_SEF_AVX512_VNNI">CPUID_SEF_AVX512_VNNI</dfn>	__BIT(11) /* Vector neural Network Instruction */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_BITALG" data-ref="_M/CPUID_SEF_AVX512_BITALG">CPUID_SEF_AVX512_BITALG</dfn>	__BIT(12)</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_VPOPCNTDQ" data-ref="_M/CPUID_SEF_AVX512_VPOPCNTDQ">CPUID_SEF_AVX512_VPOPCNTDQ</dfn> __BIT(14)</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_MAWAU" data-ref="_M/CPUID_SEF_MAWAU">CPUID_SEF_MAWAU</dfn>		__BITS(21, 17) /* MAWAU for BND{LD,ST}X */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_RDPID" data-ref="_M/CPUID_SEF_RDPID">CPUID_SEF_RDPID</dfn>		__BIT(22) /* RDPID and IA32_TSC_AUX */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_CLDEMOTE" data-ref="_M/CPUID_SEF_CLDEMOTE">CPUID_SEF_CLDEMOTE</dfn>	__BIT(25) /* Cache line demote */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_MOVDIRI" data-ref="_M/CPUID_SEF_MOVDIRI">CPUID_SEF_MOVDIRI</dfn>	__BIT(27) /* MOVDIRI instruction */</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_MOVDIR64B" data-ref="_M/CPUID_SEF_MOVDIR64B">CPUID_SEF_MOVDIR64B</dfn>	__BIT(28) /* MOVDIR64B instruction */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SGXLC" data-ref="_M/CPUID_SEF_SGXLC">CPUID_SEF_SGXLC</dfn>		__BIT(30) /* SGX Launch Configuration */</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FLAGS1" data-ref="_M/CPUID_SEF_FLAGS1">CPUID_SEF_FLAGS1</dfn>	"\177\20" \</u></td></tr>
<tr><th id="464">464</th><td><u>	"b\0PREFETCHWT1\0" "b\1AVX512_VBMI\0" "b\2UMIP\0" "b\3PKU\0"	\</u></td></tr>
<tr><th id="465">465</th><td><u>	"b\4OSPKE\0"	"b\5WAITPKG\0"	"b\6AVX512_VBMI2\0"		      \</u></td></tr>
<tr><th id="466">466</th><td><u>	"b\10GFNI\0"	"b\11VAES\0"	"b\12VPCLMULQDQ\0" "b\13AVX512_VNNI\0"\</u></td></tr>
<tr><th id="467">467</th><td><u>	"b\14AVX512_BITALG\0"		"b\16AVX512_VPOPCNTDQ\0"	\</u></td></tr>
<tr><th id="468">468</th><td><u>	"f\21\5MAWAU\0"							\</u></td></tr>
<tr><th id="469">469</th><td><u>					"b\26RDPID\0"			\</u></td></tr>
<tr><th id="470">470</th><td><u>			"b\31CLDEMOTE\0"		"b\33MOVDIRI\0"	\</u></td></tr>
<tr><th id="471">471</th><td><u>	"b\34MOVDIR64B\0"		"b\36SGXLC\0"</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i>/* %edx */</i></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_4VNNIW" data-ref="_M/CPUID_SEF_AVX512_4VNNIW">CPUID_SEF_AVX512_4VNNIW</dfn>	__BIT(2)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_AVX512_4FMAPS" data-ref="_M/CPUID_SEF_AVX512_4FMAPS">CPUID_SEF_AVX512_4FMAPS</dfn>	__BIT(3)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_MD_CLEAR" data-ref="_M/CPUID_SEF_MD_CLEAR">CPUID_SEF_MD_CLEAR</dfn>	__BIT(10)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_TSX_FORCE_ABORT" data-ref="_M/CPUID_SEF_TSX_FORCE_ABORT">CPUID_SEF_TSX_FORCE_ABORT</dfn> __BIT(13) /* MSR_TSX_FORCE_ABORT bit 0 */</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_IBRS" data-ref="_M/CPUID_SEF_IBRS">CPUID_SEF_IBRS</dfn>		__BIT(26) /* IBRS / IBPB Speculation Control */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_STIBP" data-ref="_M/CPUID_SEF_STIBP">CPUID_SEF_STIBP</dfn>		__BIT(27) /* STIBP Speculation Control */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_L1D_FLUSH" data-ref="_M/CPUID_SEF_L1D_FLUSH">CPUID_SEF_L1D_FLUSH</dfn>	__BIT(28) /* IA32_FLUSH_CMD MSR */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_ARCH_CAP" data-ref="_M/CPUID_SEF_ARCH_CAP">CPUID_SEF_ARCH_CAP</dfn>	__BIT(29) /* IA32_ARCH_CAPABILITIES */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_CORE_CAP" data-ref="_M/CPUID_SEF_CORE_CAP">CPUID_SEF_CORE_CAP</dfn>	__BIT(30) /* IA32_CORE_CAPABILITIES */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_SSBD" data-ref="_M/CPUID_SEF_SSBD">CPUID_SEF_SSBD</dfn>		__BIT(31) /* Speculative Store Bypass Disable */</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEF_FLAGS2" data-ref="_M/CPUID_SEF_FLAGS2">CPUID_SEF_FLAGS2</dfn>	"\20" \</u></td></tr>
<tr><th id="486">486</th><td><u>				"\3" "AVX512_4VNNIW" "\4" "AVX512_4FMAPS" \</u></td></tr>
<tr><th id="487">487</th><td><u>				"\13" "MD_CLEAR"			\</u></td></tr>
<tr><th id="488">488</th><td><u>			"\16" "TSX_FORCE_ABORT"				\</u></td></tr>
<tr><th id="489">489</th><td><u>	"\33" "IBRS"	"\34" "STIBP"					\</u></td></tr>
<tr><th id="490">490</th><td><u>	"\35" "L1D_FLUSH" "\36" "ARCH_CAP" "\37CORE_CAP"	"\40" "SSBD"</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>/*</i></td></tr>
<tr><th id="493">493</th><td><i> * Intel CPUID Architectural Performance Monitoring Fn0000000a</i></td></tr>
<tr><th id="494">494</th><td><i> *</i></td></tr>
<tr><th id="495">495</th><td><i> * See also src/usr.sbin/tprof/arch/tprof_x86.c</i></td></tr>
<tr><th id="496">496</th><td><i> */</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i>/* %eax */</i></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_VERSION" data-ref="_M/CPUID_PERF_VERSION">CPUID_PERF_VERSION</dfn>	__BITS(7, 0)   /* Version ID */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_NGPPC" data-ref="_M/CPUID_PERF_NGPPC">CPUID_PERF_NGPPC</dfn>	__BITS(15, 8)  /* Num of G.P. perf counter */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_NBWGPPC" data-ref="_M/CPUID_PERF_NBWGPPC">CPUID_PERF_NBWGPPC</dfn>	__BITS(23, 16) /* Bit width of G.P. perfcnt */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_BVECLEN" data-ref="_M/CPUID_PERF_BVECLEN">CPUID_PERF_BVECLEN</dfn>	__BITS(31, 24) /* Length of EBX bit vector */</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_FLAGS0" data-ref="_M/CPUID_PERF_FLAGS0">CPUID_PERF_FLAGS0</dfn>	"\177\20"	\</u></td></tr>
<tr><th id="505">505</th><td><u>	"f\0\10VERSION\0" "f\10\10GPCounter\0"	\</u></td></tr>
<tr><th id="506">506</th><td><u>	"f\20\10GPBitwidth\0" "f\30\10Vectorlen\0"</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><i>/* %ebx */</i></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_CORECYCL" data-ref="_M/CPUID_PERF_CORECYCL">CPUID_PERF_CORECYCL</dfn>	__BIT(0)       /* No core cycle */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_INSTRETRY" data-ref="_M/CPUID_PERF_INSTRETRY">CPUID_PERF_INSTRETRY</dfn>	__BIT(1)       /* No instruction retried */</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_REFCYCL" data-ref="_M/CPUID_PERF_REFCYCL">CPUID_PERF_REFCYCL</dfn>	__BIT(2)       /* No reference cycles */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_LLCREF" data-ref="_M/CPUID_PERF_LLCREF">CPUID_PERF_LLCREF</dfn>	__BIT(3)       /* No LLCache reference */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_LLCMISS" data-ref="_M/CPUID_PERF_LLCMISS">CPUID_PERF_LLCMISS</dfn>	__BIT(4)       /* No LLCache miss */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_BRINSRETR" data-ref="_M/CPUID_PERF_BRINSRETR">CPUID_PERF_BRINSRETR</dfn>	__BIT(5)       /* No branch inst. retried */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_BRMISPRRETR" data-ref="_M/CPUID_PERF_BRMISPRRETR">CPUID_PERF_BRMISPRRETR</dfn>	__BIT(6)       /* No branch mispredict retry */</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_FLAGS1" data-ref="_M/CPUID_PERF_FLAGS1">CPUID_PERF_FLAGS1</dfn>	"\177\20"				      \</u></td></tr>
<tr><th id="518">518</th><td><u>	"b\0CORECYCL\0" "b\1INSTRETRY\0" "b\2REFCYCL\0" "b\3LLCREF\0" \</u></td></tr>
<tr><th id="519">519</th><td><u>	"b\4LLCMISS\0" "b\5BRINSRETR\0" "b\6BRMISPRRETR\0"</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* %edx */</i></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_NFFPC" data-ref="_M/CPUID_PERF_NFFPC">CPUID_PERF_NFFPC</dfn>	__BITS(4, 0)   /* Num of fixed-funct perfcnt */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_NBWFFPC" data-ref="_M/CPUID_PERF_NBWFFPC">CPUID_PERF_NBWFFPC</dfn>	__BITS(12, 5)  /* Bit width of fixed-func pc */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_ANYTHREADDEPR" data-ref="_M/CPUID_PERF_ANYTHREADDEPR">CPUID_PERF_ANYTHREADDEPR</dfn> __BIT(15)      /* Any Thread deprecation */</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/CPUID_PERF_FLAGS3" data-ref="_M/CPUID_PERF_FLAGS3">CPUID_PERF_FLAGS3</dfn>	"\177\20"				\</u></td></tr>
<tr><th id="527">527</th><td><u>	"f\0\5FixedFunc\0" "f\5\10FFBitwidth\0" "b\17ANYTHREADDEPR\0"</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><i>/*</i></td></tr>
<tr><th id="530">530</th><td><i> * Intel CPUID Extended Topology Enumeration Fn0000000b</i></td></tr>
<tr><th id="531">531</th><td><i> * %ecx == level number</i></td></tr>
<tr><th id="532">532</th><td><i> *	%eax: See below.</i></td></tr>
<tr><th id="533">533</th><td><i> *	%ebx: Number of logical processors at this level.</i></td></tr>
<tr><th id="534">534</th><td><i> *	%ecx: See below.</i></td></tr>
<tr><th id="535">535</th><td><i> *	%edx: x2APIC ID of the current logical processor.</i></td></tr>
<tr><th id="536">536</th><td><i> */</i></td></tr>
<tr><th id="537">537</th><td><i>/* %eax */</i></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_SHIFTNUM" data-ref="_M/CPUID_TOP_SHIFTNUM">CPUID_TOP_SHIFTNUM</dfn>	__BITS(4, 0) /* Topology ID shift value */</u></td></tr>
<tr><th id="539">539</th><td><i>/* %ecx */</i></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_LVLNUM" data-ref="_M/CPUID_TOP_LVLNUM">CPUID_TOP_LVLNUM</dfn>	__BITS(7, 0) /* Level number */</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_LVLTYPE" data-ref="_M/CPUID_TOP_LVLTYPE">CPUID_TOP_LVLTYPE</dfn>	__BITS(15, 8) /* Level type */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_LVLTYPE_INVAL" data-ref="_M/CPUID_TOP_LVLTYPE_INVAL">CPUID_TOP_LVLTYPE_INVAL</dfn>	0	 	/* Invalid */</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_LVLTYPE_SMT" data-ref="_M/CPUID_TOP_LVLTYPE_SMT">CPUID_TOP_LVLTYPE_SMT</dfn>	1	 	/* SMT */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOP_LVLTYPE_CORE" data-ref="_M/CPUID_TOP_LVLTYPE_CORE">CPUID_TOP_LVLTYPE_CORE</dfn>	2	 	/* Core */</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><i>/*</i></td></tr>
<tr><th id="547">547</th><td><i> * Intel/AMD CPUID Processor extended state Enumeration Fn0000000d</i></td></tr>
<tr><th id="548">548</th><td><i> *</i></td></tr>
<tr><th id="549">549</th><td><i> * %ecx == 0: supported features info:</i></td></tr>
<tr><th id="550">550</th><td><i> *	%eax: Valid bits of lower 32bits of XCR0</i></td></tr>
<tr><th id="551">551</th><td><i> *	%ebx: Maximum save area size for features enabled in XCR0</i></td></tr>
<tr><th id="552">552</th><td><i> *	%ecx: Maximum save area size for all cpu features</i></td></tr>
<tr><th id="553">553</th><td><i> *	%edx: Valid bits of upper 32bits of XCR0</i></td></tr>
<tr><th id="554">554</th><td><i> *</i></td></tr>
<tr><th id="555">555</th><td><i> * %ecx == 1:</i></td></tr>
<tr><th id="556">556</th><td><i> *	%eax: Bit 0 =&gt; xsaveopt instruction available (sandy bridge onwards)</i></td></tr>
<tr><th id="557">557</th><td><i> *	%ebx: Save area size for features enabled by XCR0 | IA32_XSS</i></td></tr>
<tr><th id="558">558</th><td><i> *	%ecx: Valid bits of lower 32bits of IA32_XSS</i></td></tr>
<tr><th id="559">559</th><td><i> *	%edx: Valid bits of upper 32bits of IA32_XSS</i></td></tr>
<tr><th id="560">560</th><td><i> *</i></td></tr>
<tr><th id="561">561</th><td><i> * %ecx &gt;= 2: Save area details for XCR0 bit n</i></td></tr>
<tr><th id="562">562</th><td><i> *	%eax: size of save area for this feature</i></td></tr>
<tr><th id="563">563</th><td><i> *	%ebx: offset of save area for this feature</i></td></tr>
<tr><th id="564">564</th><td><i> *	%ecx, %edx: reserved</i></td></tr>
<tr><th id="565">565</th><td><i> *	All of %eax, %ebx, %ecx and %edx are zero for unsupported features.</i></td></tr>
<tr><th id="566">566</th><td><i> */</i></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><i>/* %ecx=1 %eax */</i></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/CPUID_PES1_XSAVEOPT" data-ref="_M/CPUID_PES1_XSAVEOPT">CPUID_PES1_XSAVEOPT</dfn>	0x00000001	/* xsaveopt instruction */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/CPUID_PES1_XSAVEC" data-ref="_M/CPUID_PES1_XSAVEC">CPUID_PES1_XSAVEC</dfn>	0x00000002	/* xsavec &amp; compacted XRSTOR */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/CPUID_PES1_XGETBV" data-ref="_M/CPUID_PES1_XGETBV">CPUID_PES1_XGETBV</dfn>	0x00000004	/* xgetbv with ECX = 1 */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/CPUID_PES1_XSAVES" data-ref="_M/CPUID_PES1_XSAVES">CPUID_PES1_XSAVES</dfn>	0x00000008	/* xsaves/xrstors, IA32_XSS */</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/CPUID_PES1_FLAGS" data-ref="_M/CPUID_PES1_FLAGS">CPUID_PES1_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="575">575</th><td><u>	"\1" "XSAVEOPT"	"\2" "XSAVEC"	"\3" "XGETBV"	"\4" "XSAVES"</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/*</i></td></tr>
<tr><th id="578">578</th><td><i> * Intel Deterministic Address Translation Parameter Leaf</i></td></tr>
<tr><th id="579">579</th><td><i> * Fn0000_0018</i></td></tr>
<tr><th id="580">580</th><td><i> */</i></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i>/* %ecx=0 %eax __BITS(31, 0): the maximum input value of supported sub-leaf */</i></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* %ebx */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PGSIZE" data-ref="_M/CPUID_DATP_PGSIZE">CPUID_DATP_PGSIZE</dfn>	__BITS(3, 0)	/* page size */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PGSIZE_4KB" data-ref="_M/CPUID_DATP_PGSIZE_4KB">CPUID_DATP_PGSIZE_4KB</dfn>	__BIT(0)	/* 4KB page support */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PGSIZE_2MB" data-ref="_M/CPUID_DATP_PGSIZE_2MB">CPUID_DATP_PGSIZE_2MB</dfn>	__BIT(1)	/* 2MB page support */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PGSIZE_4MB" data-ref="_M/CPUID_DATP_PGSIZE_4MB">CPUID_DATP_PGSIZE_4MB</dfn>	__BIT(2)	/* 4MB page support */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PGSIZE_1GB" data-ref="_M/CPUID_DATP_PGSIZE_1GB">CPUID_DATP_PGSIZE_1GB</dfn>	__BIT(3)	/* 1GB page support */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_PARTITIONING" data-ref="_M/CPUID_DATP_PARTITIONING">CPUID_DATP_PARTITIONING</dfn>	__BITS(10, 8)	/* Partitioning */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_WAYS" data-ref="_M/CPUID_DATP_WAYS">CPUID_DATP_WAYS</dfn>		__BITS(31, 16)	/* Ways of associativity */</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i>/* Number of sets: %ecx */</i></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/* %edx */</i></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCTYPE" data-ref="_M/CPUID_DATP_TCTYPE">CPUID_DATP_TCTYPE</dfn>	__BITS(4, 0)	/* Translation Cache type */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCTYPE_N" data-ref="_M/CPUID_DATP_TCTYPE_N">CPUID_DATP_TCTYPE_N</dfn>	0		/*   NULL (not valid) */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCTYPE_D" data-ref="_M/CPUID_DATP_TCTYPE_D">CPUID_DATP_TCTYPE_D</dfn>	1		/*   Data TLB */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCTYPE_I" data-ref="_M/CPUID_DATP_TCTYPE_I">CPUID_DATP_TCTYPE_I</dfn>	2		/*   Instruction TLB */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCTYPE_U" data-ref="_M/CPUID_DATP_TCTYPE_U">CPUID_DATP_TCTYPE_U</dfn>	3		/*   Unified TLB */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_TCLEVEL" data-ref="_M/CPUID_DATP_TCLEVEL">CPUID_DATP_TCLEVEL</dfn>	__BITS(7, 5)	/* TLB level (start at 1) */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_FULLASSOC" data-ref="_M/CPUID_DATP_FULLASSOC">CPUID_DATP_FULLASSOC</dfn>	__BIT(8)	/* Full associative */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/CPUID_DATP_SHAREING" data-ref="_M/CPUID_DATP_SHAREING">CPUID_DATP_SHAREING</dfn>	__BITS(25, 14)	/* shareing */</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/* Intel Fn80000001 extended features - %edx */</i></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/CPUID_SYSCALL" data-ref="_M/CPUID_SYSCALL">CPUID_SYSCALL</dfn>	0x00000800	/* SYSCALL/SYSRET */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/CPUID_XD" data-ref="_M/CPUID_XD">CPUID_XD</dfn>	0x00100000	/* Execute Disable (like CPUID_NOX) */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/CPUID_P1GB" data-ref="_M/CPUID_P1GB">CPUID_P1GB</dfn>	0x04000000	/* 1GB Large Page Support */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/CPUID_RDTSCP" data-ref="_M/CPUID_RDTSCP">CPUID_RDTSCP</dfn>	0x08000000	/* Read TSC Pair Instruction */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/CPUID_EM64T" data-ref="_M/CPUID_EM64T">CPUID_EM64T</dfn>	0x20000000	/* Intel EM64T */</u></td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/CPUID_INTEL_EXT_FLAGS" data-ref="_M/CPUID_INTEL_EXT_FLAGS">CPUID_INTEL_EXT_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="614">614</th><td><u>	"\14" "SYSCALL/SYSRET"	"\25" "XD"	"\33" "P1GB" \</u></td></tr>
<tr><th id="615">615</th><td><u>	"\34" "RDTSCP"	"\36" "EM64T"</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><i>/* Intel Fn80000001 extended features - %ecx */</i></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/CPUID_LAHF" data-ref="_M/CPUID_LAHF">CPUID_LAHF</dfn>	0x00000001	/* LAHF/SAHF in IA-32e mode, 64bit sub*/</u></td></tr>
<tr><th id="619">619</th><td>		<i>/*	0x00000020 */</i>	<i>/* LZCNT. Same as AMD's CPUID_LZCNT */</i></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/CPUID_PREFETCHW" data-ref="_M/CPUID_PREFETCHW">CPUID_PREFETCHW</dfn>	0x00000100	/* PREFETCHW */</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/CPUID_INTEL_FLAGS4" data-ref="_M/CPUID_INTEL_FLAGS4">CPUID_INTEL_FLAGS4</dfn>	"\20"				\</u></td></tr>
<tr><th id="623">623</th><td><u>	"\1" "LAHF"	"\02" "B01"	"\03" "B02"		\</u></td></tr>
<tr><th id="624">624</th><td><u>			"\06" "LZCNT"				\</u></td></tr>
<tr><th id="625">625</th><td><u>	"\11" "PREFETCHW"</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* AMD/VIA Fn80000001 extended features - %edx */</i></td></tr>
<tr><th id="629">629</th><td><i>/*	CPUID_SYSCALL			   SYSCALL/SYSRET */</i></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/CPUID_MPC" data-ref="_M/CPUID_MPC">CPUID_MPC</dfn>	0x00080000	/* Multiprocessing Capable */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/CPUID_NOX" data-ref="_M/CPUID_NOX">CPUID_NOX</dfn>	0x00100000	/* No Execute Page Protection */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/CPUID_MMXX" data-ref="_M/CPUID_MMXX">CPUID_MMXX</dfn>	0x00400000	/* AMD MMX Extensions */</u></td></tr>
<tr><th id="633">633</th><td><i>/*	CPUID_MMX			   MMX supported */</i></td></tr>
<tr><th id="634">634</th><td><i>/*	CPUID_FXSR			   fast FP/MMX save/restore */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/CPUID_FFXSR" data-ref="_M/CPUID_FFXSR">CPUID_FFXSR</dfn>	0x02000000	/* FXSAVE/FXSTOR Extensions */</u></td></tr>
<tr><th id="636">636</th><td><i>/*	CPUID_P1GB			   1GB Large Page Support */</i></td></tr>
<tr><th id="637">637</th><td><i>/*	CPUID_RDTSCP			   Read TSC Pair Instruction */</i></td></tr>
<tr><th id="638">638</th><td><i>/*	CPUID_EM64T			   Long mode */</i></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/CPUID_3DNOW2" data-ref="_M/CPUID_3DNOW2">CPUID_3DNOW2</dfn>	0x40000000	/* 3DNow! Instruction Extension */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/CPUID_3DNOW" data-ref="_M/CPUID_3DNOW">CPUID_3DNOW</dfn>	0x80000000	/* 3DNow! Instructions */</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_FLAGS" data-ref="_M/CPUID_EXT_FLAGS">CPUID_EXT_FLAGS</dfn>	"\20" \</u></td></tr>
<tr><th id="643">643</th><td><u>						"\14" "SYSCALL/SYSRET"	\</u></td></tr>
<tr><th id="644">644</th><td><u>							"\24" "MPC"	\</u></td></tr>
<tr><th id="645">645</th><td><u>	"\25" "NOX"			"\27" "MMXX"	"\30" "MMX"	\</u></td></tr>
<tr><th id="646">646</th><td><u>	"\31" "FXSR"	"\32" "FFXSR"	"\33" "P1GB"	"\34" "RDTSCP"	\</u></td></tr>
<tr><th id="647">647</th><td><u>			"\36" "LONG"	"\37" "3DNOW2"	"\40" "3DNOW"</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i>/* AMD Fn80000001 extended features - %ecx */</i></td></tr>
<tr><th id="650">650</th><td><i>/* 	CPUID_LAHF			   LAHF/SAHF instruction */</i></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/CPUID_CMPLEGACY" data-ref="_M/CPUID_CMPLEGACY">CPUID_CMPLEGACY</dfn>	0x00000002	/* Compare Legacy */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM" data-ref="_M/CPUID_SVM">CPUID_SVM</dfn>	0x00000004	/* Secure Virtual Machine */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/CPUID_EAPIC" data-ref="_M/CPUID_EAPIC">CPUID_EAPIC</dfn>	0x00000008	/* Extended APIC space */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/CPUID_ALTMOVCR0" data-ref="_M/CPUID_ALTMOVCR0">CPUID_ALTMOVCR0</dfn>	0x00000010	/* Lock Mov Cr0 */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/CPUID_LZCNT" data-ref="_M/CPUID_LZCNT">CPUID_LZCNT</dfn>	0x00000020	/* LZCNT instruction */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/CPUID_SSE4A" data-ref="_M/CPUID_SSE4A">CPUID_SSE4A</dfn>	0x00000040	/* SSE4A instruction set */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/CPUID_MISALIGNSSE" data-ref="_M/CPUID_MISALIGNSSE">CPUID_MISALIGNSSE</dfn> 0x00000080	/* Misaligned SSE */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/CPUID_3DNOWPF" data-ref="_M/CPUID_3DNOWPF">CPUID_3DNOWPF</dfn>	0x00000100	/* 3DNow Prefetch */</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/CPUID_OSVW" data-ref="_M/CPUID_OSVW">CPUID_OSVW</dfn>	0x00000200	/* OS visible workarounds */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/CPUID_IBS" data-ref="_M/CPUID_IBS">CPUID_IBS</dfn>	0x00000400	/* Instruction Based Sampling */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/CPUID_XOP" data-ref="_M/CPUID_XOP">CPUID_XOP</dfn>	0x00000800	/* XOP instruction set */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/CPUID_SKINIT" data-ref="_M/CPUID_SKINIT">CPUID_SKINIT</dfn>	0x00001000	/* SKINIT */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/CPUID_WDT" data-ref="_M/CPUID_WDT">CPUID_WDT</dfn>	0x00002000	/* watchdog timer support */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/CPUID_LWP" data-ref="_M/CPUID_LWP">CPUID_LWP</dfn>	0x00008000	/* Light Weight Profiling */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/CPUID_FMA4" data-ref="_M/CPUID_FMA4">CPUID_FMA4</dfn>	0x00010000	/* FMA4 instructions */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/CPUID_TCE" data-ref="_M/CPUID_TCE">CPUID_TCE</dfn>	0x00020000	/* Translation cache Extension */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/CPUID_NODEID" data-ref="_M/CPUID_NODEID">CPUID_NODEID</dfn>	0x00080000	/* NodeID MSR available*/</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/CPUID_TBM" data-ref="_M/CPUID_TBM">CPUID_TBM</dfn>	0x00200000	/* TBM instructions */</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOPOEXT" data-ref="_M/CPUID_TOPOEXT">CPUID_TOPOEXT</dfn>	0x00400000	/* cpuid Topology Extension */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/CPUID_PCEC" data-ref="_M/CPUID_PCEC">CPUID_PCEC</dfn>	0x00800000	/* Perf Ctr Ext Core */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/CPUID_PCENB" data-ref="_M/CPUID_PCENB">CPUID_PCENB</dfn>	0x01000000	/* Perf Ctr Ext NB */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/CPUID_SPM" data-ref="_M/CPUID_SPM">CPUID_SPM</dfn>	0x02000000	/* Stream Perf Mon */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/CPUID_DBE" data-ref="_M/CPUID_DBE">CPUID_DBE</dfn>	0x04000000	/* Data Breakpoint Extension */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/CPUID_PTSC" data-ref="_M/CPUID_PTSC">CPUID_PTSC</dfn>	0x08000000	/* PerfTsc */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/CPUID_L2IPERFC" data-ref="_M/CPUID_L2IPERFC">CPUID_L2IPERFC</dfn>	0x10000000	/* L2I performance counter Extension */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/CPUID_MWAITX" data-ref="_M/CPUID_MWAITX">CPUID_MWAITX</dfn>	0x20000000	/* MWAITX/MONITORX support */</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_FLAGS4" data-ref="_M/CPUID_AMD_FLAGS4">CPUID_AMD_FLAGS4</dfn>	"\20" \</u></td></tr>
<tr><th id="679">679</th><td><u>	"\1" "LAHF"	"\2" "CMPLEGACY" "\3" "SVM"	"\4" "EAPIC" \</u></td></tr>
<tr><th id="680">680</th><td><u>	"\5" "ALTMOVCR0" "\6" "LZCNT"	"\7" "SSE4A"	"\10" "MISALIGNSSE" \</u></td></tr>
<tr><th id="681">681</th><td><u>	"\11" "3DNOWPREFETCH" \</u></td></tr>
<tr><th id="682">682</th><td><u>			"\12" "OSVW"	"\13" "IBS"	"\14" "XOP" \</u></td></tr>
<tr><th id="683">683</th><td><u>	"\15" "SKINIT"	"\16" "WDT"	"\17" "B14"	"\20" "LWP" \</u></td></tr>
<tr><th id="684">684</th><td><u>	"\21" "FMA4"	"\22" "TCE"	"\23" "B18"	"\24" "NodeID" \</u></td></tr>
<tr><th id="685">685</th><td><u>	"\25" "B20"	"\26" "TBM"	"\27" "TopoExt"	"\30" "PCExtC" \</u></td></tr>
<tr><th id="686">686</th><td><u>	"\31" "PCExtNB"	"\32" "StrmPM"	"\33" "DBExt"	"\34" "PerfTsc" \</u></td></tr>
<tr><th id="687">687</th><td><u>	"\35" "L2IPERFC" "\36" "MWAITX"	"\37" "B30"	"\40" "B31"</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><i>/*</i></td></tr>
<tr><th id="690">690</th><td><i> * AMD Advanced Power Management</i></td></tr>
<tr><th id="691">691</th><td><i> * CPUID Fn8000_0007 %edx</i></td></tr>
<tr><th id="692">692</th><td><i> */</i></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_TS" data-ref="_M/CPUID_APM_TS">CPUID_APM_TS</dfn>	0x00000001	/* Temperature Sensor */</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_FID" data-ref="_M/CPUID_APM_FID">CPUID_APM_FID</dfn>	0x00000002	/* Frequency ID control */</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_VID" data-ref="_M/CPUID_APM_VID">CPUID_APM_VID</dfn>	0x00000004	/* Voltage ID control */</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_TTP" data-ref="_M/CPUID_APM_TTP">CPUID_APM_TTP</dfn>	0x00000008	/* THERMTRIP (PCI F3xE4 register) */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_HTC" data-ref="_M/CPUID_APM_HTC">CPUID_APM_HTC</dfn>	0x00000010	/* Hardware thermal control (HTC) */</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_STC" data-ref="_M/CPUID_APM_STC">CPUID_APM_STC</dfn>	0x00000020	/* Software thermal control (STC) */</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_100" data-ref="_M/CPUID_APM_100">CPUID_APM_100</dfn>	0x00000040	/* 100MHz multiplier control */</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_HWP" data-ref="_M/CPUID_APM_HWP">CPUID_APM_HWP</dfn>	0x00000080	/* HW P-State control */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_TSC" data-ref="_M/CPUID_APM_TSC">CPUID_APM_TSC</dfn>	0x00000100	/* TSC invariant */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_CPB" data-ref="_M/CPUID_APM_CPB">CPUID_APM_CPB</dfn>	0x00000200	/* Core performance boost */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_EFF" data-ref="_M/CPUID_APM_EFF">CPUID_APM_EFF</dfn>	0x00000400	/* Effective Frequency (read-only) */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_PROCFI" data-ref="_M/CPUID_APM_PROCFI">CPUID_APM_PROCFI</dfn> 0x00000800	/* Proc Feedback Interface */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_PROCPR" data-ref="_M/CPUID_APM_PROCPR">CPUID_APM_PROCPR</dfn> 0x00001000	/* Proc Power Reporting  */</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_CONNSTBY" data-ref="_M/CPUID_APM_CONNSTBY">CPUID_APM_CONNSTBY</dfn> 0x00002000	/* Connected Standby */</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_RAPL" data-ref="_M/CPUID_APM_RAPL">CPUID_APM_RAPL</dfn>	0x00004000	/* Running Average Power Limit */</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_FLAGS" data-ref="_M/CPUID_APM_FLAGS">CPUID_APM_FLAGS</dfn>		"\20"					      \</u></td></tr>
<tr><th id="710">710</th><td><u>	"\1" "TS"	"\2" "FID"	"\3" "VID"	"\4" "TTP"	      \</u></td></tr>
<tr><th id="711">711</th><td><u>	"\5" "HTC"	"\6" "STC"	"\7" "100"	"\10" "HWP"	      \</u></td></tr>
<tr><th id="712">712</th><td><u>	"\11" "TSC"	"\12" "CPB"	"\13" "EffFreq"	"\14" "PROCFI"	      \</u></td></tr>
<tr><th id="713">713</th><td><u>	"\15" "PROCPR"	"\16" "CONNSTBY" "\17" "RAPL"</u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><i>/* AMD Fn8000000a %edx features (SVM features) */</i></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_NP" data-ref="_M/CPUID_AMD_SVM_NP">CPUID_AMD_SVM_NP</dfn>		0x00000001</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_LbrVirt" data-ref="_M/CPUID_AMD_SVM_LbrVirt">CPUID_AMD_SVM_LbrVirt</dfn>		0x00000002</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_SVML" data-ref="_M/CPUID_AMD_SVM_SVML">CPUID_AMD_SVM_SVML</dfn>		0x00000004</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_NRIPS" data-ref="_M/CPUID_AMD_SVM_NRIPS">CPUID_AMD_SVM_NRIPS</dfn>		0x00000008</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_TSCRateCtrl" data-ref="_M/CPUID_AMD_SVM_TSCRateCtrl">CPUID_AMD_SVM_TSCRateCtrl</dfn>	0x00000010</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_VMCBCleanBits" data-ref="_M/CPUID_AMD_SVM_VMCBCleanBits">CPUID_AMD_SVM_VMCBCleanBits</dfn>	0x00000020</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_FlushByASID" data-ref="_M/CPUID_AMD_SVM_FlushByASID">CPUID_AMD_SVM_FlushByASID</dfn>	0x00000040</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_DecodeAssist" data-ref="_M/CPUID_AMD_SVM_DecodeAssist">CPUID_AMD_SVM_DecodeAssist</dfn>	0x00000080</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_PauseFilter" data-ref="_M/CPUID_AMD_SVM_PauseFilter">CPUID_AMD_SVM_PauseFilter</dfn>	0x00000400</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_PFThreshold" data-ref="_M/CPUID_AMD_SVM_PFThreshold">CPUID_AMD_SVM_PFThreshold</dfn>	0x0x001000 /* PAUSE filter threshold */</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_AVIC" data-ref="_M/CPUID_AMD_SVM_AVIC">CPUID_AMD_SVM_AVIC</dfn>		0x00002000 /* AMD Virtual intr. ctrl */</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_V_VMSAVE_VMLOAD" data-ref="_M/CPUID_AMD_SVM_V_VMSAVE_VMLOAD">CPUID_AMD_SVM_V_VMSAVE_VMLOAD</dfn>	0x00008000 /* Virtual VM{SAVE/LOAD} */</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_vGIF" data-ref="_M/CPUID_AMD_SVM_vGIF">CPUID_AMD_SVM_vGIF</dfn>		0x00010000 /* Virtualized GIF */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/CPUID_AMD_SVM_FLAGS" data-ref="_M/CPUID_AMD_SVM_FLAGS">CPUID_AMD_SVM_FLAGS</dfn>	 "\20" \</u></td></tr>
<tr><th id="730">730</th><td><u>	"\1" "NP"	"\2" "LbrVirt"	"\3" "SVML"	"\4" "NRIPS"	\</u></td></tr>
<tr><th id="731">731</th><td><u>	"\5" "TSCRate"	"\6" "VMCBCleanBits" 				\</u></td></tr>
<tr><th id="732">732</th><td><u>			        "\7" "FlushByASID" "\10" "DecodeAssist"	\</u></td></tr>
<tr><th id="733">733</th><td><u>	"\11" "B08"	"\12" "B09"	"\13" "PauseFilter" "\14" "B11" \</u></td></tr>
<tr><th id="734">734</th><td><u>	"\15" "PFThreshold" "\16" "AVIC" "\17" "B14"			\</u></td></tr>
<tr><th id="735">735</th><td><u>						"\20" "V_VMSAVE_VMLOAD"	\</u></td></tr>
<tr><th id="736">736</th><td><u>	"\21" "VGIF"</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i>/*</i></td></tr>
<tr><th id="739">739</th><td><i> * Centaur Extended Feature flags</i></td></tr>
<tr><th id="740">740</th><td><i> */</i></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_HAS_RNG" data-ref="_M/CPUID_VIA_HAS_RNG">CPUID_VIA_HAS_RNG</dfn>	0x00000004	/* Random number generator */</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_DO_RNG" data-ref="_M/CPUID_VIA_DO_RNG">CPUID_VIA_DO_RNG</dfn>	0x00000008</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_HAS_ACE" data-ref="_M/CPUID_VIA_HAS_ACE">CPUID_VIA_HAS_ACE</dfn>	0x00000040	/* AES Encryption */</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_DO_ACE" data-ref="_M/CPUID_VIA_DO_ACE">CPUID_VIA_DO_ACE</dfn>	0x00000080</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_HAS_ACE2" data-ref="_M/CPUID_VIA_HAS_ACE2">CPUID_VIA_HAS_ACE2</dfn>	0x00000100	/* AES+CTR instructions */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_DO_ACE2" data-ref="_M/CPUID_VIA_DO_ACE2">CPUID_VIA_DO_ACE2</dfn>	0x00000200</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_HAS_PHE" data-ref="_M/CPUID_VIA_HAS_PHE">CPUID_VIA_HAS_PHE</dfn>	0x00000400	/* SHA1+SHA256 HMAC */</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_DO_PHE" data-ref="_M/CPUID_VIA_DO_PHE">CPUID_VIA_DO_PHE</dfn>	0x00000800</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_HAS_PMM" data-ref="_M/CPUID_VIA_HAS_PMM">CPUID_VIA_HAS_PMM</dfn>	0x00001000	/* RSA Instructions */</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/CPUID_VIA_DO_PMM" data-ref="_M/CPUID_VIA_DO_PMM">CPUID_VIA_DO_PMM</dfn>	0x00002000</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/CPUID_FLAGS_PADLOCK" data-ref="_M/CPUID_FLAGS_PADLOCK">CPUID_FLAGS_PADLOCK</dfn>	"\20" \</u></td></tr>
<tr><th id="753">753</th><td><u>	"\3" "RNG"	"\7" "AES"	"\11" "AES/CTR"	"\13" "SHA1/SHA256" \</u></td></tr>
<tr><th id="754">754</th><td><u>	"\15" "RSA"</u></td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i>/*</i></td></tr>
<tr><th id="757">757</th><td><i> * Model-Specific Registers</i></td></tr>
<tr><th id="758">758</th><td><i> */</i></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/MSR_TSC" data-ref="_M/MSR_TSC">MSR_TSC</dfn>			0x010</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PLATFORM_ID" data-ref="_M/MSR_IA32_PLATFORM_ID">MSR_IA32_PLATFORM_ID</dfn>	0x017</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/MSR_APICBASE" data-ref="_M/MSR_APICBASE">MSR_APICBASE</dfn>		0x01b</u></td></tr>
<tr><th id="762">762</th><td><u>#define 	<dfn class="macro" id="_M/APICBASE_BSP" data-ref="_M/APICBASE_BSP">APICBASE_BSP</dfn>		0x00000100	/* boot processor */</u></td></tr>
<tr><th id="763">763</th><td><u>#define 	<dfn class="macro" id="_M/APICBASE_EXTD" data-ref="_M/APICBASE_EXTD">APICBASE_EXTD</dfn>		0x00000400	/* x2APIC mode */</u></td></tr>
<tr><th id="764">764</th><td><u>#define 	<dfn class="macro" id="_M/APICBASE_EN" data-ref="_M/APICBASE_EN">APICBASE_EN</dfn>		0x00000800	/* software enable */</u></td></tr>
<tr><th id="765">765</th><td><i>/*</i></td></tr>
<tr><th id="766">766</th><td><i> * APICBASE_PHYSADDR is actually variable-sized on some CPUs. But we're</i></td></tr>
<tr><th id="767">767</th><td><i> * only interested in the initial value, which is guaranteed to fit the</i></td></tr>
<tr><th id="768">768</th><td><i> * first 32 bits. So this macro is fine.</i></td></tr>
<tr><th id="769">769</th><td><i> */</i></td></tr>
<tr><th id="770">770</th><td><u>#define 	<dfn class="macro" id="_M/APICBASE_PHYSADDR" data-ref="_M/APICBASE_PHYSADDR">APICBASE_PHYSADDR</dfn>	0xfffff000	/* physical address */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/MSR_EBL_CR_POWERON" data-ref="_M/MSR_EBL_CR_POWERON">MSR_EBL_CR_POWERON</dfn>	0x02a</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/MSR_EBC_FREQUENCY_ID" data-ref="_M/MSR_EBC_FREQUENCY_ID">MSR_EBC_FREQUENCY_ID</dfn>	0x02c	/* PIV only */</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SPEC_CTRL" data-ref="_M/MSR_IA32_SPEC_CTRL">MSR_IA32_SPEC_CTRL</dfn>	0x048</u></td></tr>
<tr><th id="774">774</th><td><u>#define 	<dfn class="macro" id="_M/IA32_SPEC_CTRL_IBRS" data-ref="_M/IA32_SPEC_CTRL_IBRS">IA32_SPEC_CTRL_IBRS</dfn>	0x01</u></td></tr>
<tr><th id="775">775</th><td><u>#define 	<dfn class="macro" id="_M/IA32_SPEC_CTRL_STIBP" data-ref="_M/IA32_SPEC_CTRL_STIBP">IA32_SPEC_CTRL_STIBP</dfn>	0x02</u></td></tr>
<tr><th id="776">776</th><td><u>#define 	<dfn class="macro" id="_M/IA32_SPEC_CTRL_SSBD" data-ref="_M/IA32_SPEC_CTRL_SSBD">IA32_SPEC_CTRL_SSBD</dfn>	0x04</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PRED_CMD" data-ref="_M/MSR_IA32_PRED_CMD">MSR_IA32_PRED_CMD</dfn>	0x049</u></td></tr>
<tr><th id="778">778</th><td><u>#define 	<dfn class="macro" id="_M/IA32_PRED_CMD_IBPB" data-ref="_M/IA32_PRED_CMD_IBPB">IA32_PRED_CMD_IBPB</dfn>	0x01</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/MSR_BIOS_UPDT_TRIG" data-ref="_M/MSR_BIOS_UPDT_TRIG">MSR_BIOS_UPDT_TRIG</dfn>	0x079</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/MSR_BIOS_SIGN" data-ref="_M/MSR_BIOS_SIGN">MSR_BIOS_SIGN</dfn>		0x08b</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/MSR_PERFCTR0" data-ref="_M/MSR_PERFCTR0">MSR_PERFCTR0</dfn>		0x0c1</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/MSR_PERFCTR1" data-ref="_M/MSR_PERFCTR1">MSR_PERFCTR1</dfn>		0x0c2</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/MSR_FSB_FREQ" data-ref="_M/MSR_FSB_FREQ">MSR_FSB_FREQ</dfn>		0x0cd	/* Core Duo/Solo only */</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/MSR_MPERF" data-ref="_M/MSR_MPERF">MSR_MPERF</dfn>		0x0e7</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/MSR_APERF" data-ref="_M/MSR_APERF">MSR_APERF</dfn>		0x0e8</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_EXT_CONFIG" data-ref="_M/MSR_IA32_EXT_CONFIG">MSR_IA32_EXT_CONFIG</dfn>	0x0ee	/* Undocumented. Core Solo/Duo only */</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap" data-ref="_M/MSR_MTRRcap">MSR_MTRRcap</dfn>		0x0fe</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_ARCH_CAPABILITIES" data-ref="_M/MSR_IA32_ARCH_CAPABILITIES">MSR_IA32_ARCH_CAPABILITIES</dfn> 0x10a</u></td></tr>
<tr><th id="789">789</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_RDCL_NO" data-ref="_M/IA32_ARCH_RDCL_NO">IA32_ARCH_RDCL_NO</dfn>	0x01</u></td></tr>
<tr><th id="790">790</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_IBRS_ALL" data-ref="_M/IA32_ARCH_IBRS_ALL">IA32_ARCH_IBRS_ALL</dfn>	0x02</u></td></tr>
<tr><th id="791">791</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_RSBA" data-ref="_M/IA32_ARCH_RSBA">IA32_ARCH_RSBA</dfn>		0x04</u></td></tr>
<tr><th id="792">792</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_SKIP_L1DFL_VMENTRY" data-ref="_M/IA32_ARCH_SKIP_L1DFL_VMENTRY">IA32_ARCH_SKIP_L1DFL_VMENTRY</dfn> 0x08</u></td></tr>
<tr><th id="793">793</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_SSB_NO" data-ref="_M/IA32_ARCH_SSB_NO">IA32_ARCH_SSB_NO</dfn>	0x10</u></td></tr>
<tr><th id="794">794</th><td><u>#define 	<dfn class="macro" id="_M/IA32_ARCH_MDS_NO" data-ref="_M/IA32_ARCH_MDS_NO">IA32_ARCH_MDS_NO</dfn>	0x20</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_FLUSH_CMD" data-ref="_M/MSR_IA32_FLUSH_CMD">MSR_IA32_FLUSH_CMD</dfn>	0x10b</u></td></tr>
<tr><th id="796">796</th><td><u>#define 	<dfn class="macro" id="_M/IA32_FLUSH_CMD_L1D_FLUSH" data-ref="_M/IA32_FLUSH_CMD_L1D_FLUSH">IA32_FLUSH_CMD_L1D_FLUSH</dfn> 0x01</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/MSR_TSX_FORCE_ABORT" data-ref="_M/MSR_TSX_FORCE_ABORT">MSR_TSX_FORCE_ABORT</dfn>	0x10f</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/MSR_SYSENTER_CS" data-ref="_M/MSR_SYSENTER_CS">MSR_SYSENTER_CS</dfn>		0x174	/* PII+ only */</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/MSR_SYSENTER_ESP" data-ref="_M/MSR_SYSENTER_ESP">MSR_SYSENTER_ESP</dfn>	0x175	/* PII+ only */</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/MSR_SYSENTER_EIP" data-ref="_M/MSR_SYSENTER_EIP">MSR_SYSENTER_EIP</dfn>	0x176	/* PII+ only */</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_CAP" data-ref="_M/MSR_MCG_CAP">MSR_MCG_CAP</dfn>		0x179</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_STATUS" data-ref="_M/MSR_MCG_STATUS">MSR_MCG_STATUS</dfn>		0x17a</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_CTL" data-ref="_M/MSR_MCG_CTL">MSR_MCG_CTL</dfn>		0x17b</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/MSR_EVNTSEL0" data-ref="_M/MSR_EVNTSEL0">MSR_EVNTSEL0</dfn>		0x186</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/MSR_EVNTSEL1" data-ref="_M/MSR_EVNTSEL1">MSR_EVNTSEL1</dfn>		0x187</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/MSR_PERF_STATUS" data-ref="_M/MSR_PERF_STATUS">MSR_PERF_STATUS</dfn>		0x198	/* Pentium M */</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/MSR_PERF_CTL" data-ref="_M/MSR_PERF_CTL">MSR_PERF_CTL</dfn>		0x199	/* Pentium M */</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM_CONTROL" data-ref="_M/MSR_THERM_CONTROL">MSR_THERM_CONTROL</dfn>	0x19a</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM_INTERRUPT" data-ref="_M/MSR_THERM_INTERRUPT">MSR_THERM_INTERRUPT</dfn>	0x19b</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM_STATUS" data-ref="_M/MSR_THERM_STATUS">MSR_THERM_STATUS</dfn>	0x19c</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/MSR_THERM2_CTL" data-ref="_M/MSR_THERM2_CTL">MSR_THERM2_CTL</dfn>		0x19d	/* Pentium M */</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/MSR_MISC_ENABLE" data-ref="_M/MSR_MISC_ENABLE">MSR_MISC_ENABLE</dfn>		0x1a0</u></td></tr>
<tr><th id="813">813</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_FAST_STR_EN" data-ref="_M/IA32_MISC_FAST_STR_EN">IA32_MISC_FAST_STR_EN</dfn>	__BIT(0)</u></td></tr>
<tr><th id="814">814</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_ATCC_EN" data-ref="_M/IA32_MISC_ATCC_EN">IA32_MISC_ATCC_EN</dfn>	__BIT(3)</u></td></tr>
<tr><th id="815">815</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_PERFMON_EN" data-ref="_M/IA32_MISC_PERFMON_EN">IA32_MISC_PERFMON_EN</dfn>	__BIT(7)</u></td></tr>
<tr><th id="816">816</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_BTS_UNAVAIL" data-ref="_M/IA32_MISC_BTS_UNAVAIL">IA32_MISC_BTS_UNAVAIL</dfn>	__BIT(11)</u></td></tr>
<tr><th id="817">817</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_PEBS_UNAVAIL" data-ref="_M/IA32_MISC_PEBS_UNAVAIL">IA32_MISC_PEBS_UNAVAIL</dfn>	__BIT(12)</u></td></tr>
<tr><th id="818">818</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_EISST_EN" data-ref="_M/IA32_MISC_EISST_EN">IA32_MISC_EISST_EN</dfn>	__BIT(16)</u></td></tr>
<tr><th id="819">819</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_MWAIT_EN" data-ref="_M/IA32_MISC_MWAIT_EN">IA32_MISC_MWAIT_EN</dfn>	__BIT(18)</u></td></tr>
<tr><th id="820">820</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_LIMIT_CPUID" data-ref="_M/IA32_MISC_LIMIT_CPUID">IA32_MISC_LIMIT_CPUID</dfn>	__BIT(22)</u></td></tr>
<tr><th id="821">821</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_XTPR_DIS" data-ref="_M/IA32_MISC_XTPR_DIS">IA32_MISC_XTPR_DIS</dfn>	__BIT(23)</u></td></tr>
<tr><th id="822">822</th><td><u>#define 	<dfn class="macro" id="_M/IA32_MISC_XD_DIS" data-ref="_M/IA32_MISC_XD_DIS">IA32_MISC_XD_DIS</dfn>	__BIT(34)</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/MSR_TEMPERATURE_TARGET" data-ref="_M/MSR_TEMPERATURE_TARGET">MSR_TEMPERATURE_TARGET</dfn>	0x1a2</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/MSR_DEBUGCTLMSR" data-ref="_M/MSR_DEBUGCTLMSR">MSR_DEBUGCTLMSR</dfn>		0x1d9</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/MSR_LASTBRANCHFROMIP" data-ref="_M/MSR_LASTBRANCHFROMIP">MSR_LASTBRANCHFROMIP</dfn>	0x1db</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/MSR_LASTBRANCHTOIP" data-ref="_M/MSR_LASTBRANCHTOIP">MSR_LASTBRANCHTOIP</dfn>	0x1dc</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/MSR_LASTINTFROMIP" data-ref="_M/MSR_LASTINTFROMIP">MSR_LASTINTFROMIP</dfn>	0x1dd</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/MSR_LASTINTTOIP" data-ref="_M/MSR_LASTINTTOIP">MSR_LASTINTTOIP</dfn>		0x1de</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/MSR_ROB_CR_BKUPTMPDR6" data-ref="_M/MSR_ROB_CR_BKUPTMPDR6">MSR_ROB_CR_BKUPTMPDR6</dfn>	0x1e0</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase0" data-ref="_M/MSR_MTRRphysBase0">MSR_MTRRphysBase0</dfn>	0x200</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask0" data-ref="_M/MSR_MTRRphysMask0">MSR_MTRRphysMask0</dfn>	0x201</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase1" data-ref="_M/MSR_MTRRphysBase1">MSR_MTRRphysBase1</dfn>	0x202</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask1" data-ref="_M/MSR_MTRRphysMask1">MSR_MTRRphysMask1</dfn>	0x203</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase2" data-ref="_M/MSR_MTRRphysBase2">MSR_MTRRphysBase2</dfn>	0x204</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask2" data-ref="_M/MSR_MTRRphysMask2">MSR_MTRRphysMask2</dfn>	0x205</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase3" data-ref="_M/MSR_MTRRphysBase3">MSR_MTRRphysBase3</dfn>	0x206</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask3" data-ref="_M/MSR_MTRRphysMask3">MSR_MTRRphysMask3</dfn>	0x207</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase4" data-ref="_M/MSR_MTRRphysBase4">MSR_MTRRphysBase4</dfn>	0x208</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask4" data-ref="_M/MSR_MTRRphysMask4">MSR_MTRRphysMask4</dfn>	0x209</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase5" data-ref="_M/MSR_MTRRphysBase5">MSR_MTRRphysBase5</dfn>	0x20a</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask5" data-ref="_M/MSR_MTRRphysMask5">MSR_MTRRphysMask5</dfn>	0x20b</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase6" data-ref="_M/MSR_MTRRphysBase6">MSR_MTRRphysBase6</dfn>	0x20c</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask6" data-ref="_M/MSR_MTRRphysMask6">MSR_MTRRphysMask6</dfn>	0x20d</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase7" data-ref="_M/MSR_MTRRphysBase7">MSR_MTRRphysBase7</dfn>	0x20e</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask7" data-ref="_M/MSR_MTRRphysMask7">MSR_MTRRphysMask7</dfn>	0x20f</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase8" data-ref="_M/MSR_MTRRphysBase8">MSR_MTRRphysBase8</dfn>	0x210</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask8" data-ref="_M/MSR_MTRRphysMask8">MSR_MTRRphysMask8</dfn>	0x211</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase9" data-ref="_M/MSR_MTRRphysBase9">MSR_MTRRphysBase9</dfn>	0x212</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask9" data-ref="_M/MSR_MTRRphysMask9">MSR_MTRRphysMask9</dfn>	0x213</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase10" data-ref="_M/MSR_MTRRphysBase10">MSR_MTRRphysBase10</dfn>	0x214</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask10" data-ref="_M/MSR_MTRRphysMask10">MSR_MTRRphysMask10</dfn>	0x215</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase11" data-ref="_M/MSR_MTRRphysBase11">MSR_MTRRphysBase11</dfn>	0x216</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask11" data-ref="_M/MSR_MTRRphysMask11">MSR_MTRRphysMask11</dfn>	0x217</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase12" data-ref="_M/MSR_MTRRphysBase12">MSR_MTRRphysBase12</dfn>	0x218</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask12" data-ref="_M/MSR_MTRRphysMask12">MSR_MTRRphysMask12</dfn>	0x219</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase13" data-ref="_M/MSR_MTRRphysBase13">MSR_MTRRphysBase13</dfn>	0x21a</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask13" data-ref="_M/MSR_MTRRphysMask13">MSR_MTRRphysMask13</dfn>	0x21b</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase14" data-ref="_M/MSR_MTRRphysBase14">MSR_MTRRphysBase14</dfn>	0x21c</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask14" data-ref="_M/MSR_MTRRphysMask14">MSR_MTRRphysMask14</dfn>	0x21d</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase15" data-ref="_M/MSR_MTRRphysBase15">MSR_MTRRphysBase15</dfn>	0x21e</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask15" data-ref="_M/MSR_MTRRphysMask15">MSR_MTRRphysMask15</dfn>	0x21f</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix64K_00000" data-ref="_M/MSR_MTRRfix64K_00000">MSR_MTRRfix64K_00000</dfn>	0x250</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_80000" data-ref="_M/MSR_MTRRfix16K_80000">MSR_MTRRfix16K_80000</dfn>	0x258</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_A0000" data-ref="_M/MSR_MTRRfix16K_A0000">MSR_MTRRfix16K_A0000</dfn>	0x259</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C0000" data-ref="_M/MSR_MTRRfix4K_C0000">MSR_MTRRfix4K_C0000</dfn>	0x268</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C8000" data-ref="_M/MSR_MTRRfix4K_C8000">MSR_MTRRfix4K_C8000</dfn>	0x269</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D0000" data-ref="_M/MSR_MTRRfix4K_D0000">MSR_MTRRfix4K_D0000</dfn>	0x26a</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D8000" data-ref="_M/MSR_MTRRfix4K_D8000">MSR_MTRRfix4K_D8000</dfn>	0x26b</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E0000" data-ref="_M/MSR_MTRRfix4K_E0000">MSR_MTRRfix4K_E0000</dfn>	0x26c</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E8000" data-ref="_M/MSR_MTRRfix4K_E8000">MSR_MTRRfix4K_E8000</dfn>	0x26d</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F0000" data-ref="_M/MSR_MTRRfix4K_F0000">MSR_MTRRfix4K_F0000</dfn>	0x26e</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F8000" data-ref="_M/MSR_MTRRfix4K_F8000">MSR_MTRRfix4K_F8000</dfn>	0x26f</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/MSR_CR_PAT" data-ref="_M/MSR_CR_PAT">MSR_CR_PAT</dfn>		0x277</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRdefType" data-ref="_M/MSR_MTRRdefType">MSR_MTRRdefType</dfn>		0x2ff</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_CTL" data-ref="_M/MSR_MC0_CTL">MSR_MC0_CTL</dfn>		0x400</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_STATUS" data-ref="_M/MSR_MC0_STATUS">MSR_MC0_STATUS</dfn>		0x401</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_ADDR" data-ref="_M/MSR_MC0_ADDR">MSR_MC0_ADDR</dfn>		0x402</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_MISC" data-ref="_M/MSR_MC0_MISC">MSR_MC0_MISC</dfn>		0x403</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/MSR_MC1_CTL" data-ref="_M/MSR_MC1_CTL">MSR_MC1_CTL</dfn>		0x404</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/MSR_MC1_STATUS" data-ref="_M/MSR_MC1_STATUS">MSR_MC1_STATUS</dfn>		0x405</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/MSR_MC1_ADDR" data-ref="_M/MSR_MC1_ADDR">MSR_MC1_ADDR</dfn>		0x406</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/MSR_MC1_MISC" data-ref="_M/MSR_MC1_MISC">MSR_MC1_MISC</dfn>		0x407</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/MSR_MC2_CTL" data-ref="_M/MSR_MC2_CTL">MSR_MC2_CTL</dfn>		0x408</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/MSR_MC2_STATUS" data-ref="_M/MSR_MC2_STATUS">MSR_MC2_STATUS</dfn>		0x409</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/MSR_MC2_ADDR" data-ref="_M/MSR_MC2_ADDR">MSR_MC2_ADDR</dfn>		0x40a</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/MSR_MC2_MISC" data-ref="_M/MSR_MC2_MISC">MSR_MC2_MISC</dfn>		0x40b</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/MSR_MC3_CTL" data-ref="_M/MSR_MC3_CTL">MSR_MC3_CTL</dfn>		0x40c</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/MSR_MC3_STATUS" data-ref="_M/MSR_MC3_STATUS">MSR_MC3_STATUS</dfn>		0x40d</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/MSR_MC3_ADDR" data-ref="_M/MSR_MC3_ADDR">MSR_MC3_ADDR</dfn>		0x40e</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/MSR_MC3_MISC" data-ref="_M/MSR_MC3_MISC">MSR_MC3_MISC</dfn>		0x40f</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/MSR_MC4_CTL" data-ref="_M/MSR_MC4_CTL">MSR_MC4_CTL</dfn>		0x410</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/MSR_MC4_STATUS" data-ref="_M/MSR_MC4_STATUS">MSR_MC4_STATUS</dfn>		0x411</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/MSR_MC4_ADDR" data-ref="_M/MSR_MC4_ADDR">MSR_MC4_ADDR</dfn>		0x412</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/MSR_MC4_MISC" data-ref="_M/MSR_MC4_MISC">MSR_MC4_MISC</dfn>		0x413</u></td></tr>
<tr><th id="895">895</th><td>				<i>/* 0x480 - 0x490 VMX */</i></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/MSR_X2APIC_BASE" data-ref="_M/MSR_X2APIC_BASE">MSR_X2APIC_BASE</dfn>		0x800	/* 0x800 - 0xBFF */</u></td></tr>
<tr><th id="897">897</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_ID" data-ref="_M/MSR_X2APIC_ID">MSR_X2APIC_ID</dfn>			0x002	/* x2APIC ID. (RO) */</u></td></tr>
<tr><th id="898">898</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_VERS" data-ref="_M/MSR_X2APIC_VERS">MSR_X2APIC_VERS</dfn>		0x003	/* Version. (RO) */</u></td></tr>
<tr><th id="899">899</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_TPRI" data-ref="_M/MSR_X2APIC_TPRI">MSR_X2APIC_TPRI</dfn>		0x008	/* Task Prio. (RW) */</u></td></tr>
<tr><th id="900">900</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_PPRI" data-ref="_M/MSR_X2APIC_PPRI">MSR_X2APIC_PPRI</dfn>		0x00a	/* Processor prio. (RO) */</u></td></tr>
<tr><th id="901">901</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_EOI" data-ref="_M/MSR_X2APIC_EOI">MSR_X2APIC_EOI</dfn>			0x00b	/* End Int. (W) */</u></td></tr>
<tr><th id="902">902</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LDR" data-ref="_M/MSR_X2APIC_LDR">MSR_X2APIC_LDR</dfn>			0x00d	/* Logical dest. (RO) */</u></td></tr>
<tr><th id="903">903</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_SVR" data-ref="_M/MSR_X2APIC_SVR">MSR_X2APIC_SVR</dfn>			0x00f	/* Spurious intvec (RW) */</u></td></tr>
<tr><th id="904">904</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_ISR" data-ref="_M/MSR_X2APIC_ISR">MSR_X2APIC_ISR</dfn>			0x010	/* In-Service Status (RO) */</u></td></tr>
<tr><th id="905">905</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_TMR" data-ref="_M/MSR_X2APIC_TMR">MSR_X2APIC_TMR</dfn>			0x018	/* Trigger Mode (RO) */</u></td></tr>
<tr><th id="906">906</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_IRR" data-ref="_M/MSR_X2APIC_IRR">MSR_X2APIC_IRR</dfn>			0x020	/* Interrupt Req (RO) */</u></td></tr>
<tr><th id="907">907</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_ESR" data-ref="_M/MSR_X2APIC_ESR">MSR_X2APIC_ESR</dfn>			0x028	/* Err status. (RW) */</u></td></tr>
<tr><th id="908">908</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LVT_CMCI" data-ref="_M/MSR_X2APIC_LVT_CMCI">MSR_X2APIC_LVT_CMCI</dfn>		0x02f	/* LVT CMCI (RW) */</u></td></tr>
<tr><th id="909">909</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_ICRLO" data-ref="_M/MSR_X2APIC_ICRLO">MSR_X2APIC_ICRLO</dfn>		0x030	/* Int. cmd. (RW64) */</u></td></tr>
<tr><th id="910">910</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LVTT" data-ref="_M/MSR_X2APIC_LVTT">MSR_X2APIC_LVTT</dfn>		0x032	/* Loc.vec.(timer) (RW) */</u></td></tr>
<tr><th id="911">911</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_TMINT" data-ref="_M/MSR_X2APIC_TMINT">MSR_X2APIC_TMINT</dfn>		0x033	/* Loc.vec (Thermal) (RW) */</u></td></tr>
<tr><th id="912">912</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_PCINT" data-ref="_M/MSR_X2APIC_PCINT">MSR_X2APIC_PCINT</dfn>		0x034	/* Loc.vec (Perf Mon) (RW) */</u></td></tr>
<tr><th id="913">913</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LVINT0" data-ref="_M/MSR_X2APIC_LVINT0">MSR_X2APIC_LVINT0</dfn>		0x035	/* Loc.vec (LINT0) (RW) */</u></td></tr>
<tr><th id="914">914</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LVINT1" data-ref="_M/MSR_X2APIC_LVINT1">MSR_X2APIC_LVINT1</dfn>		0x036	/* Loc.vec (LINT1) (RW) */</u></td></tr>
<tr><th id="915">915</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_LVERR" data-ref="_M/MSR_X2APIC_LVERR">MSR_X2APIC_LVERR</dfn>		0x037	/* Loc.vec (ERROR) (RW) */</u></td></tr>
<tr><th id="916">916</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_ICR_TIMER" data-ref="_M/MSR_X2APIC_ICR_TIMER">MSR_X2APIC_ICR_TIMER</dfn>		0x038	/* Initial count (RW) */</u></td></tr>
<tr><th id="917">917</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_CCR_TIMER" data-ref="_M/MSR_X2APIC_CCR_TIMER">MSR_X2APIC_CCR_TIMER</dfn>		0x039	/* Current count (RO) */</u></td></tr>
<tr><th id="918">918</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_DCR_TIMER" data-ref="_M/MSR_X2APIC_DCR_TIMER">MSR_X2APIC_DCR_TIMER</dfn>		0x03e	/* Divisor config (RW) */</u></td></tr>
<tr><th id="919">919</th><td><u>#define  <dfn class="macro" id="_M/MSR_X2APIC_SELF_IPI" data-ref="_M/MSR_X2APIC_SELF_IPI">MSR_X2APIC_SELF_IPI</dfn>		0x03f	/* SELF IPI (W) */</u></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><i>/*</i></td></tr>
<tr><th id="922">922</th><td><i> * VIA "Nehemiah" MSRs</i></td></tr>
<tr><th id="923">923</th><td><i> */</i></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG" data-ref="_M/MSR_VIA_RNG">MSR_VIA_RNG</dfn>		0x0000110b</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG_ENABLE" data-ref="_M/MSR_VIA_RNG_ENABLE">MSR_VIA_RNG_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG_NOISE_MASK" data-ref="_M/MSR_VIA_RNG_NOISE_MASK">MSR_VIA_RNG_NOISE_MASK</dfn>	0x00000300</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG_NOISE_A" data-ref="_M/MSR_VIA_RNG_NOISE_A">MSR_VIA_RNG_NOISE_A</dfn>	0x00000000</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG_NOISE_B" data-ref="_M/MSR_VIA_RNG_NOISE_B">MSR_VIA_RNG_NOISE_B</dfn>	0x00000100</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_RNG_2NOISE" data-ref="_M/MSR_VIA_RNG_2NOISE">MSR_VIA_RNG_2NOISE</dfn>	0x00000300</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_ACE" data-ref="_M/MSR_VIA_ACE">MSR_VIA_ACE</dfn>		0x00001107</u></td></tr>
<tr><th id="931">931</th><td><u>#define 	<dfn class="macro" id="_M/VIA_ACE_ALTINST" data-ref="_M/VIA_ACE_ALTINST">VIA_ACE_ALTINST</dfn>	0x00000001</u></td></tr>
<tr><th id="932">932</th><td><u>#define 	<dfn class="macro" id="_M/VIA_ACE_ECX8" data-ref="_M/VIA_ACE_ECX8">VIA_ACE_ECX8</dfn>	0x00000002</u></td></tr>
<tr><th id="933">933</th><td><u>#define 	<dfn class="macro" id="_M/VIA_ACE_ENABLE" data-ref="_M/VIA_ACE_ENABLE">VIA_ACE_ENABLE</dfn>	0x10000000</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/*</i></td></tr>
<tr><th id="936">936</th><td><i> * VIA "Eden" MSRs</i></td></tr>
<tr><th id="937">937</th><td><i> */</i></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/MSR_VIA_FCR" data-ref="_M/MSR_VIA_FCR">MSR_VIA_FCR</dfn>		MSR_VIA_ACE</u></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><i>/*</i></td></tr>
<tr><th id="941">941</th><td><i> * AMD K6/K7 MSRs.</i></td></tr>
<tr><th id="942">942</th><td><i> */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/MSR_K6_UWCCR" data-ref="_M/MSR_K6_UWCCR">MSR_K6_UWCCR</dfn>		0xc0000085</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL0" data-ref="_M/MSR_K7_EVNTSEL0">MSR_K7_EVNTSEL0</dfn>		0xc0010000</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL1" data-ref="_M/MSR_K7_EVNTSEL1">MSR_K7_EVNTSEL1</dfn>		0xc0010001</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL2" data-ref="_M/MSR_K7_EVNTSEL2">MSR_K7_EVNTSEL2</dfn>		0xc0010002</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_EVNTSEL3" data-ref="_M/MSR_K7_EVNTSEL3">MSR_K7_EVNTSEL3</dfn>		0xc0010003</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR0" data-ref="_M/MSR_K7_PERFCTR0">MSR_K7_PERFCTR0</dfn>		0xc0010004</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR1" data-ref="_M/MSR_K7_PERFCTR1">MSR_K7_PERFCTR1</dfn>		0xc0010005</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR2" data-ref="_M/MSR_K7_PERFCTR2">MSR_K7_PERFCTR2</dfn>		0xc0010006</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/MSR_K7_PERFCTR3" data-ref="_M/MSR_K7_PERFCTR3">MSR_K7_PERFCTR3</dfn>		0xc0010007</u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i>/*</i></td></tr>
<tr><th id="954">954</th><td><i> * AMD K8 (Opteron) MSRs.</i></td></tr>
<tr><th id="955">955</th><td><i> */</i></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/MSR_SYSCFG" data-ref="_M/MSR_SYSCFG">MSR_SYSCFG</dfn>	0xc0010010</u></td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER" data-ref="_M/MSR_EFER">MSR_EFER</dfn>	0xc0000080		/* Extended feature enable */</u></td></tr>
<tr><th id="959">959</th><td><u>#define 	<dfn class="macro" id="_M/EFER_SCE" data-ref="_M/EFER_SCE">EFER_SCE</dfn>	0x00000001	/* SYSCALL extension */</u></td></tr>
<tr><th id="960">960</th><td><u>#define 	<dfn class="macro" id="_M/EFER_LME" data-ref="_M/EFER_LME">EFER_LME</dfn>	0x00000100	/* Long Mode Enable */</u></td></tr>
<tr><th id="961">961</th><td><u>#define 	<dfn class="macro" id="_M/EFER_LMA" data-ref="_M/EFER_LMA">EFER_LMA</dfn>	0x00000400	/* Long Mode Active */</u></td></tr>
<tr><th id="962">962</th><td><u>#define 	<dfn class="macro" id="_M/EFER_NXE" data-ref="_M/EFER_NXE">EFER_NXE</dfn>	0x00000800	/* No-Execute Enabled */</u></td></tr>
<tr><th id="963">963</th><td><u>#define 	<dfn class="macro" id="_M/EFER_SVME" data-ref="_M/EFER_SVME">EFER_SVME</dfn>	0x00001000	/* Secure Virtual Machine En. */</u></td></tr>
<tr><th id="964">964</th><td><u>#define 	<dfn class="macro" id="_M/EFER_LMSLE" data-ref="_M/EFER_LMSLE">EFER_LMSLE</dfn>	0x00002000	/* Long Mode Segment Limit E. */</u></td></tr>
<tr><th id="965">965</th><td><u>#define 	<dfn class="macro" id="_M/EFER_FFXSR" data-ref="_M/EFER_FFXSR">EFER_FFXSR</dfn>	0x00004000	/* Fast FXSAVE/FXRSTOR En. */</u></td></tr>
<tr><th id="966">966</th><td><u>#define 	<dfn class="macro" id="_M/EFER_TCE" data-ref="_M/EFER_TCE">EFER_TCE</dfn>	0x00008000	/* Translation Cache Ext. */</u></td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/MSR_STAR" data-ref="_M/MSR_STAR">MSR_STAR</dfn>	0xc0000081		/* 32 bit syscall gate addr */</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/MSR_LSTAR" data-ref="_M/MSR_LSTAR">MSR_LSTAR</dfn>	0xc0000082		/* 64 bit syscall gate addr */</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/MSR_CSTAR" data-ref="_M/MSR_CSTAR">MSR_CSTAR</dfn>	0xc0000083		/* compat syscall gate addr */</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/MSR_SFMASK" data-ref="_M/MSR_SFMASK">MSR_SFMASK</dfn>	0xc0000084		/* flags to clear on syscall */</u></td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/MSR_FSBASE" data-ref="_M/MSR_FSBASE">MSR_FSBASE</dfn>	0xc0000100		/* 64bit offset for fs: */</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/MSR_GSBASE" data-ref="_M/MSR_GSBASE">MSR_GSBASE</dfn>	0xc0000101		/* 64bit offset for gs: */</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/MSR_KERNELGSBASE" data-ref="_M/MSR_KERNELGSBASE">MSR_KERNELGSBASE</dfn> 0xc0000102		/* storage for swapgs ins */</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/MSR_VMCR" data-ref="_M/MSR_VMCR">MSR_VMCR</dfn>	0xc0010114	/* Virtual Machine Control Register */</u></td></tr>
<tr><th id="978">978</th><td><u>#define 	<dfn class="macro" id="_M/VMCR_DPD" data-ref="_M/VMCR_DPD">VMCR_DPD</dfn>	0x00000001	/* Debug port disable */</u></td></tr>
<tr><th id="979">979</th><td><u>#define 	<dfn class="macro" id="_M/VMCR_RINIT" data-ref="_M/VMCR_RINIT">VMCR_RINIT</dfn>	0x00000002	/* intercept init */</u></td></tr>
<tr><th id="980">980</th><td><u>#define 	<dfn class="macro" id="_M/VMCR_DISA20" data-ref="_M/VMCR_DISA20">VMCR_DISA20</dfn>	0x00000004	/* Disable A20 masking */</u></td></tr>
<tr><th id="981">981</th><td><u>#define 	<dfn class="macro" id="_M/VMCR_LOCK" data-ref="_M/VMCR_LOCK">VMCR_LOCK</dfn>	0x00000008	/* SVM Lock */</u></td></tr>
<tr><th id="982">982</th><td><u>#define 	<dfn class="macro" id="_M/VMCR_SVMED" data-ref="_M/VMCR_SVMED">VMCR_SVMED</dfn>	0x00000010	/* SVME Disable */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/MSR_SVMLOCK" data-ref="_M/MSR_SVMLOCK">MSR_SVMLOCK</dfn>	0xc0010118	/* SVM Lock key */</u></td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><i>/*</i></td></tr>
<tr><th id="986">986</th><td><i> * These require a 'passcode' for access.  See cpufunc.h.</i></td></tr>
<tr><th id="987">987</th><td><i> */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/MSR_HWCR" data-ref="_M/MSR_HWCR">MSR_HWCR</dfn>	0xc0010015</u></td></tr>
<tr><th id="989">989</th><td><u>#define 	<dfn class="macro" id="_M/HWCR_TLBCACHEDIS" data-ref="_M/HWCR_TLBCACHEDIS">HWCR_TLBCACHEDIS</dfn>	0x00000008</u></td></tr>
<tr><th id="990">990</th><td><u>#define 	<dfn class="macro" id="_M/HWCR_FFDIS" data-ref="_M/HWCR_FFDIS">HWCR_FFDIS</dfn>		0x00000040</u></td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/MSR_NB_CFG" data-ref="_M/MSR_NB_CFG">MSR_NB_CFG</dfn>	0xc001001f</u></td></tr>
<tr><th id="993">993</th><td><u>#define 	<dfn class="macro" id="_M/NB_CFG_DISIOREQLOCK" data-ref="_M/NB_CFG_DISIOREQLOCK">NB_CFG_DISIOREQLOCK</dfn>	0x0000000000000008ULL</u></td></tr>
<tr><th id="994">994</th><td><u>#define 	<dfn class="macro" id="_M/NB_CFG_DISDATMSK" data-ref="_M/NB_CFG_DISDATMSK">NB_CFG_DISDATMSK</dfn>	0x0000001000000000ULL</u></td></tr>
<tr><th id="995">995</th><td><u>#define 	<dfn class="macro" id="_M/NB_CFG_INITAPICCPUIDLO" data-ref="_M/NB_CFG_INITAPICCPUIDLO">NB_CFG_INITAPICCPUIDLO</dfn>	(1ULL &lt;&lt; 54)</u></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/MSR_LS_CFG" data-ref="_M/MSR_LS_CFG">MSR_LS_CFG</dfn>	0xc0011020</u></td></tr>
<tr><th id="998">998</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_ERRATA_1033" data-ref="_M/LS_CFG_ERRATA_1033">LS_CFG_ERRATA_1033</dfn>	__BIT(4)</u></td></tr>
<tr><th id="999">999</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_ERRATA_793" data-ref="_M/LS_CFG_ERRATA_793">LS_CFG_ERRATA_793</dfn>	__BIT(15)</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_ERRATA_1095" data-ref="_M/LS_CFG_ERRATA_1095">LS_CFG_ERRATA_1095</dfn>	__BIT(57)</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_DIS_LS2_SQUISH" data-ref="_M/LS_CFG_DIS_LS2_SQUISH">LS_CFG_DIS_LS2_SQUISH</dfn>	0x02000000</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_DIS_SSB_F15H" data-ref="_M/LS_CFG_DIS_SSB_F15H">LS_CFG_DIS_SSB_F15H</dfn>	0x0040000000000000ULL</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_DIS_SSB_F16H" data-ref="_M/LS_CFG_DIS_SSB_F16H">LS_CFG_DIS_SSB_F16H</dfn>	0x0000000200000000ULL</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG_DIS_SSB_F17H" data-ref="_M/LS_CFG_DIS_SSB_F17H">LS_CFG_DIS_SSB_F17H</dfn>	0x0000000000000400ULL</u></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/MSR_IC_CFG" data-ref="_M/MSR_IC_CFG">MSR_IC_CFG</dfn>	0xc0011021</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define 	<dfn class="macro" id="_M/IC_CFG_DIS_SEQ_PREFETCH" data-ref="_M/IC_CFG_DIS_SEQ_PREFETCH">IC_CFG_DIS_SEQ_PREFETCH</dfn>	0x00000800</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define 	<dfn class="macro" id="_M/IC_CFG_DIS_IND" data-ref="_M/IC_CFG_DIS_IND">IC_CFG_DIS_IND</dfn>		0x00004000</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define 	<dfn class="macro" id="_M/IC_CFG_ERRATA_776" data-ref="_M/IC_CFG_ERRATA_776">IC_CFG_ERRATA_776</dfn>	__BIT(26)</u></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/MSR_DC_CFG" data-ref="_M/MSR_DC_CFG">MSR_DC_CFG</dfn>	0xc0011022</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define 	<dfn class="macro" id="_M/DC_CFG_DIS_CNV_WC_SSO" data-ref="_M/DC_CFG_DIS_CNV_WC_SSO">DC_CFG_DIS_CNV_WC_SSO</dfn>	0x00000008</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define 	<dfn class="macro" id="_M/DC_CFG_DIS_SMC_CHK_BUF" data-ref="_M/DC_CFG_DIS_SMC_CHK_BUF">DC_CFG_DIS_SMC_CHK_BUF</dfn>	0x00000400</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define 	<dfn class="macro" id="_M/DC_CFG_ERRATA_261" data-ref="_M/DC_CFG_ERRATA_261">DC_CFG_ERRATA_261</dfn>	0x01000000</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/MSR_BU_CFG" data-ref="_M/MSR_BU_CFG">MSR_BU_CFG</dfn>	0xc0011023</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_ERRATA_298" data-ref="_M/BU_CFG_ERRATA_298">BU_CFG_ERRATA_298</dfn>	0x0000000000000002ULL</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_ERRATA_254" data-ref="_M/BU_CFG_ERRATA_254">BU_CFG_ERRATA_254</dfn>	0x0000000000200000ULL</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_ERRATA_309" data-ref="_M/BU_CFG_ERRATA_309">BU_CFG_ERRATA_309</dfn>	0x0000000000800000ULL</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_THRL2IDXCMPDIS" data-ref="_M/BU_CFG_THRL2IDXCMPDIS">BU_CFG_THRL2IDXCMPDIS</dfn>	0x0000080000000000ULL</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_WBPFSMCCHKDIS" data-ref="_M/BU_CFG_WBPFSMCCHKDIS">BU_CFG_WBPFSMCCHKDIS</dfn>	0x0000200000000000ULL</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG_WBENHWSBDIS" data-ref="_M/BU_CFG_WBENHWSBDIS">BU_CFG_WBENHWSBDIS</dfn>	0x0001000000000000ULL</u></td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/MSR_FP_CFG" data-ref="_M/MSR_FP_CFG">MSR_FP_CFG</dfn>	0xc0011028</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define 	<dfn class="macro" id="_M/FP_CFG_ERRATA_1049" data-ref="_M/FP_CFG_ERRATA_1049">FP_CFG_ERRATA_1049</dfn>	__BIT(4)</u></td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/MSR_DE_CFG" data-ref="_M/MSR_DE_CFG">MSR_DE_CFG</dfn>	0xc0011029</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define 	<dfn class="macro" id="_M/DE_CFG_ERRATA_721" data-ref="_M/DE_CFG_ERRATA_721">DE_CFG_ERRATA_721</dfn>	0x00000001</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define 	<dfn class="macro" id="_M/DE_CFG_ERRATA_1021" data-ref="_M/DE_CFG_ERRATA_1021">DE_CFG_ERRATA_1021</dfn>	__BIT(13)</u></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/MSR_BU_CFG2" data-ref="_M/MSR_BU_CFG2">MSR_BU_CFG2</dfn>	0xc001102a</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define 	<dfn class="macro" id="_M/BU_CFG2_CWPLUS_DIS" data-ref="_M/BU_CFG2_CWPLUS_DIS">BU_CFG2_CWPLUS_DIS</dfn>	__BIT(24)</u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/MSR_LS_CFG2" data-ref="_M/MSR_LS_CFG2">MSR_LS_CFG2</dfn>	0xc001102d</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define 	<dfn class="macro" id="_M/LS_CFG2_ERRATA_1091" data-ref="_M/LS_CFG2_ERRATA_1091">LS_CFG2_ERRATA_1091</dfn>	__BIT(34)</u></td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><i>/* AMD Family10h MSRs */</i></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/MSR_OSVW_ID_LENGTH" data-ref="_M/MSR_OSVW_ID_LENGTH">MSR_OSVW_ID_LENGTH</dfn>		0xc0010140</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/MSR_OSVW_STATUS" data-ref="_M/MSR_OSVW_STATUS">MSR_OSVW_STATUS</dfn>			0xc0010141</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/MSR_UCODE_AMD_PATCHLEVEL" data-ref="_M/MSR_UCODE_AMD_PATCHLEVEL">MSR_UCODE_AMD_PATCHLEVEL</dfn>	0x0000008b</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/MSR_UCODE_AMD_PATCHLOADER" data-ref="_M/MSR_UCODE_AMD_PATCHLOADER">MSR_UCODE_AMD_PATCHLOADER</dfn>	0xc0010020</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* X86 MSRs */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/MSR_RDTSCP_AUX" data-ref="_M/MSR_RDTSCP_AUX">MSR_RDTSCP_AUX</dfn>			0xc0000103</u></td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td><i>/*</i></td></tr>
<tr><th id="1047">1047</th><td><i> * Constants related to MTRRs</i></td></tr>
<tr><th id="1048">1048</th><td><i> */</i></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/MTRR_N64K" data-ref="_M/MTRR_N64K">MTRR_N64K</dfn>		8	/* numbers of fixed-size entries */</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/MTRR_N16K" data-ref="_M/MTRR_N16K">MTRR_N16K</dfn>		16</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/MTRR_N4K" data-ref="_M/MTRR_N4K">MTRR_N4K</dfn>		64</u></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><i>/*</i></td></tr>
<tr><th id="1054">1054</th><td><i> * the following four 3-byte registers control the non-cacheable regions.</i></td></tr>
<tr><th id="1055">1055</th><td><i> * These registers must be written as three separate bytes.</i></td></tr>
<tr><th id="1056">1056</th><td><i> *</i></td></tr>
<tr><th id="1057">1057</th><td><i> * NCRx+0: A31-A24 of starting address</i></td></tr>
<tr><th id="1058">1058</th><td><i> * NCRx+1: A23-A16 of starting address</i></td></tr>
<tr><th id="1059">1059</th><td><i> * NCRx+2: A15-A12 of starting address | NCR_SIZE_xx.</i></td></tr>
<tr><th id="1060">1060</th><td><i> *</i></td></tr>
<tr><th id="1061">1061</th><td><i> * The non-cacheable region's starting address must be aligned to the</i></td></tr>
<tr><th id="1062">1062</th><td><i> * size indicated by the NCR_SIZE_xx field.</i></td></tr>
<tr><th id="1063">1063</th><td><i> */</i></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/NCR1" data-ref="_M/NCR1">NCR1</dfn>	0xc4</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/NCR2" data-ref="_M/NCR2">NCR2</dfn>	0xc7</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/NCR3" data-ref="_M/NCR3">NCR3</dfn>	0xca</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/NCR4" data-ref="_M/NCR4">NCR4</dfn>	0xcd</u></td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_0K" data-ref="_M/NCR_SIZE_0K">NCR_SIZE_0K</dfn>	0</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_4K" data-ref="_M/NCR_SIZE_4K">NCR_SIZE_4K</dfn>	1</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_8K" data-ref="_M/NCR_SIZE_8K">NCR_SIZE_8K</dfn>	2</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_16K" data-ref="_M/NCR_SIZE_16K">NCR_SIZE_16K</dfn>	3</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_32K" data-ref="_M/NCR_SIZE_32K">NCR_SIZE_32K</dfn>	4</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_64K" data-ref="_M/NCR_SIZE_64K">NCR_SIZE_64K</dfn>	5</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_128K" data-ref="_M/NCR_SIZE_128K">NCR_SIZE_128K</dfn>	6</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_256K" data-ref="_M/NCR_SIZE_256K">NCR_SIZE_256K</dfn>	7</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_512K" data-ref="_M/NCR_SIZE_512K">NCR_SIZE_512K</dfn>	8</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_1M" data-ref="_M/NCR_SIZE_1M">NCR_SIZE_1M</dfn>	9</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_2M" data-ref="_M/NCR_SIZE_2M">NCR_SIZE_2M</dfn>	10</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_4M" data-ref="_M/NCR_SIZE_4M">NCR_SIZE_4M</dfn>	11</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_8M" data-ref="_M/NCR_SIZE_8M">NCR_SIZE_8M</dfn>	12</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_16M" data-ref="_M/NCR_SIZE_16M">NCR_SIZE_16M</dfn>	13</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_32M" data-ref="_M/NCR_SIZE_32M">NCR_SIZE_32M</dfn>	14</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/NCR_SIZE_4G" data-ref="_M/NCR_SIZE_4G">NCR_SIZE_4G</dfn>	15</u></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../lib/libnvmm/libnvmm.c.html'>netbsd/lib/libnvmm/libnvmm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
