\BOOKMARK [2][]{Outline0.1}{FPGAs structure}{}% 1
\BOOKMARK [3][]{Outline0.1.1.3}{Look-Up Table}{Outline0.1}% 2
\BOOKMARK [3][]{Outline0.1.2.5}{Basic Logic Element}{Outline0.1}% 3
\BOOKMARK [3][]{Outline0.1.3.6}{Overview}{Outline0.1}% 4
\BOOKMARK [2][]{Outline0.2}{Optimization Using HLS tools}{}% 5
\BOOKMARK [3][]{Outline0.2.1.7}{Problem Description}{Outline0.2}% 6
\BOOKMARK [3][]{Outline0.2.2.8}{Serial Version}{Outline0.2}% 7
\BOOKMARK [3][]{Outline0.2.3.9}{Opt1: Inner Loop Unrolling}{Outline0.2}% 8
\BOOKMARK [3][]{Outline0.2.4.10}{Pipeline}{Outline0.2}% 9
