
*** Running vivado
    with args -log Block_design_de_lastig_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_design_de_lastig_ip_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Block_design_de_lastig_ip_0_1.tcl -notrace
Command: synth_design -top Block_design_de_lastig_ip_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 387.176 ; gain = 102.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Block_design_de_lastig_ip_0_1' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_1/synth/Block_design_de_lastig_ip_0_1.vhd:87]
INFO: [Synth 8-3491] module 'de_lastig_ip' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:29' bound to instance 'U0' of component 'de_lastig_ip' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_1/synth/Block_design_de_lastig_ip_0_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:60]
INFO: [Synth 8-3491] module 'de_lastig_ip_reset_sync' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_reset_sync.vhd:22' bound to instance 'u_de_lastig_ip_reset_sync_inst' of component 'de_lastig_ip_reset_sync' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:134]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_reset_sync' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_reset_sync' (1#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'de_lastig_ip_axi_lite' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite.vhd:22' bound to instance 'u_de_lastig_ip_axi_lite_inst' of component 'de_lastig_ip_axi_lite' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:140]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_axi_lite' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite.vhd:50]
INFO: [Synth 8-3491] module 'de_lastig_ip_addr_decoder' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_addr_decoder.vhd:22' bound to instance 'u_de_lastig_ip_addr_decoder_inst' of component 'de_lastig_ip_addr_decoder' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite.vhd:114]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_addr_decoder' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_addr_decoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_addr_decoder' (2#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_addr_decoder.vhd:36]
INFO: [Synth 8-3491] module 'de_lastig_ip_axi_lite_module' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite_module.vhd:22' bound to instance 'u_de_lastig_ip_axi_lite_module_inst' of component 'de_lastig_ip_axi_lite_module' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite.vhd:126]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_axi_lite_module' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_axi_lite_module' (3#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_axi_lite' (4#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_axi_lite.vhd:50]
INFO: [Synth 8-3491] module 'de_lastig_ip_dut' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_dut.vhd:22' bound to instance 'u_de_lastig_ip_dut_inst' of component 'de_lastig_ip_dut' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:166]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_dut' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_dut.vhd:36]
INFO: [Synth 8-3491] module 'de_lastig_ip_src_de_lastigste_calc_ooit' declared at 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:41' bound to instance 'u_de_lastig_ip_src_de_lastigste_calc_ooit' of component 'de_lastig_ip_src_de_lastigste_calc_ooit' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_dut.vhd:62]
INFO: [Synth 8-638] synthesizing module 'de_lastig_ip_src_de_lastigste_calc_ooit' [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_src_de_lastigste_calc_ooit' (5#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_src_de_lastigste_calc_ooit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip_dut' (6#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip_dut.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'de_lastig_ip' (7#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/c8af/hdl/vhdl/de_lastig_ip.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Block_design_de_lastig_ip_0_1' (8#1) [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_de_lastig_ip_0_1/synth/Block_design_de_lastig_ip_0_1.vhd:87]
WARNING: [Synth 8-3331] design de_lastig_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design de_lastig_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[0]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[31]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[30]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[29]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[28]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[27]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[26]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[25]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[24]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[23]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[22]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[21]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[20]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[19]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[18]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[17]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[16]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[15]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[14]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[13]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[12]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[11]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[10]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[9]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[8]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[7]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[6]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[5]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[4]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[3]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[2]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port data_write[1]
WARNING: [Synth 8-3331] design de_lastig_ip_addr_decoder has unconnected port rd_enb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.652 ; gain = 157.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.652 ; gain = 157.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.652 ; gain = 157.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 764.387 ; gain = 2.184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 764.387 ; gain = 479.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 764.387 ; gain = 479.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 764.387 ; gain = 479.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'de_lastig_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'de_lastig_ip_axi_lite_module'
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_lite_wstate_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_lite_wstate_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'de_lastig_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'de_lastig_ip_axi_lite_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 764.387 ; gain = 479.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module de_lastig_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module de_lastig_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module de_lastig_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module de_lastig_ip_src_de_lastigste_calc_ooit 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design Block_design_de_lastig_ip_0_1 has port AXI4_Lite_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Block_design_de_lastig_ip_0_1 has port AXI4_Lite_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design Block_design_de_lastig_ip_0_1 has port AXI4_Lite_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Block_design_de_lastig_ip_0_1 has port AXI4_Lite_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design Block_design_de_lastig_ip_0_1 has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design Block_design_de_lastig_ip_0_1 has unconnected port AXI4_Lite_ARADDR[0]
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[0]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]' (FDC) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[8]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]' (FDCE) to 'U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]'
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/waddr_reg[1]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/waddr_reg[0]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[31]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[30]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[29]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[28]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[27]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[26]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[25]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[24]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[23]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[22]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[21]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[20]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[19]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[18]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[17]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[16]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[15]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[14]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[13]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[12]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[11]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[10]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[9]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[8]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[7]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[6]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[5]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[4]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[3]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[2]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/wdata_reg[1]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
INFO: [Synth 8-3332] Sequential element (U0/u_de_lastig_ip_axi_lite_inst/u_de_lastig_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]) is unused and will be removed from module Block_design_de_lastig_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 764.387 ; gain = 479.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 768.918 ; gain = 484.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 768.992 ; gain = 484.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |    15|
|5     |LUT4   |     8|
|6     |LUT5   |    14|
|7     |LUT6   |    28|
|8     |FDCE   |    86|
|9     |FDPE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------------+------+
|      |Instance                                        |Module                                  |Cells |
+------+------------------------------------------------+----------------------------------------+------+
|1     |top                                             |                                        |   162|
|2     |  U0                                            |de_lastig_ip                            |   162|
|3     |    u_de_lastig_ip_axi_lite_inst                |de_lastig_ip_axi_lite                   |    48|
|4     |      u_de_lastig_ip_addr_decoder_inst          |de_lastig_ip_addr_decoder               |     3|
|5     |      u_de_lastig_ip_axi_lite_module_inst       |de_lastig_ip_axi_lite_module            |    45|
|6     |    u_de_lastig_ip_dut_inst                     |de_lastig_ip_dut                        |   112|
|7     |      u_de_lastig_ip_src_de_lastigste_calc_ooit |de_lastig_ip_src_de_lastigste_calc_ooit |   112|
|8     |    u_de_lastig_ip_reset_sync_inst              |de_lastig_ip_reset_sync                 |     2|
+------+------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 779.598 ; gain = 173.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 779.598 ; gain = 494.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 793.539 ; gain = 517.234
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/Block_design_de_lastig_ip_0_1_synth_1/Block_design_de_lastig_ip_0_1.dcp' has been generated.
