--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main_motor.twx main_motor.ncd -o main_motor.twr
main_motor.pcf -ucf main.ucf

Design file:              main_motor.ncd
Physical constraint file: main_motor.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC_P123
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
endXL       |    1.780(R)|      SLOW  |   -0.736(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
endXR       |    1.631(R)|      SLOW  |   -0.633(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
endYD       |    1.580(R)|      SLOW  |   -0.544(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
endYU       |    1.476(R)|      SLOW  |   -0.428(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
gx          |    1.454(R)|      SLOW  |   -0.545(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
gy          |    1.283(R)|      SLOW  |   -0.380(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
xDirIn      |    2.446(R)|      SLOW  |   -1.302(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
yDirIn      |    1.788(R)|      SLOW  |   -0.717(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock OSC_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
enXMotor    |         7.378(R)|      SLOW  |         3.829(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
enYMotor    |         7.945(R)|      SLOW  |         4.233(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
isEnXMotor  |         8.240(R)|      SLOW  |         4.386(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
isEnYMotor  |         8.070(R)|      SLOW  |         4.194(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    3.484|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DIP8_P99       |enSH           |    7.147|
endXL          |L3_P79         |    8.556|
endXR          |L4_P78         |    8.515|
endYD          |MN3_P92        |    7.676|
endYU          |MN4_P88        |    8.150|
xDirIn         |L7_P67         |   10.317|
xDirIn         |xDirOut        |    6.863|
yDirIn         |L6_P74         |    9.999|
yDirIn         |yDirOut        |    6.418|
---------------+---------------+---------+


Analysis completed Thu Nov  7 16:50:12 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



