Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 18 04:45:48 2015
| Host         : Arya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tutorial_control_sets_placed.rpt
| Design       : tutorial
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | kcpsm6_inst/flag_enable     | kcpsm6_inst/internal_reset   |                1 |              2 |
|  clk_IBUF_BUFG | software_inst/an0_reg       |                              |                2 |              4 |
|  clk_IBUF_BUFG |                             | kcpsm6_inst/internal_reset   |                3 |              6 |
|  clk_IBUF_BUFG |                             | software_inst/instruction[7] |                3 |              8 |
|  clk_IBUF_BUFG | software_inst/E[1]          |                              |                3 |              8 |
|  clk_IBUF_BUFG | software_inst/E[0]          |                              |                3 |              8 |
|  clk_IBUF_BUFG | software_inst/dp_reg        |                              |                3 |              8 |
|  clk_IBUF_BUFG | kcpsm6_inst/spm_enable      |                              |                2 |              8 |
|  clk_IBUF_BUFG | kcpsm6_inst/p_1_in          | kcpsm6_inst/internal_reset   |                3 |             12 |
|  clk_IBUF_BUFG | kcpsm6_inst/register_enable |                              |                2 |             16 |
|  clk_IBUF_BUFG | kcpsm6_inst/p_1_in          |                              |                2 |             16 |
|  clk_IBUF_BUFG |                             |                              |               17 |             51 |
+----------------+-----------------------------+------------------------------+------------------+----------------+


