一、中文摘要 
   近年來，由於電子產品在速度、實用上都結合快
速的網路架構，已成為生活上不可或缺的重要工
具，伴隨而來的便是輕薄短小且可攜式的電子產
品，因此軟性電子（Flexible Electronics）技術研究
與開發受到矚目，此技術將為產業結構和人類生活
帶來革命性的變化。目前軟性電子產品已被應用於
可折曲式的電子紙或電子書(e-paper or e-book)、感應
器 (sensors) 和 無 線 電 子 標 籤 (Radio Frequency 
Identifications Tags, RFID)上，然而，軟性電子
(Flexible Electronics)元件的設計受限於低溫非晶
矽、多晶矽或有機元件在軟性基板(flexible substrate)
上，與單晶矽金氧半電晶體相比，只擁有相對低的
電子遷移率(mobility) (≤ 1.5 cm2/V⋅s)，除此之外，在
良率與可靠度方面也待改善，因此，為了達到一個
高效能軟性電子元件，成熟的單晶矽金氧半電晶體
技術仍是一個較好的選擇。在本計劃中我們採用超
薄型矽基板之單晶矽金氧半電晶體轉換到軟性基板
上的技術，此方式最大的好處是直接利用技術成熟
且簡便的標準 CMOS 製程元件，其彎曲特性可改善
CMOS 元件的特性。本計劃於期中部分利用轉換到
塑膠基板上的矽場效電晶體給予約 0.27%的伸張應
變，其基底磨薄至 100μm，閘極長度為 0.16μm，
結果發現電流特性得到顯著的增加。剛開始，先轉
換到塑膠基板後，電流效能只有極微小地降低，顯
示出整合電子元件置於塑膠基板上達成軟性電子的
潛力，塑膠基板彎曲後，元件受到應力，使飽和汲
極電流得到 10.7%的效能增進，而臨界電壓只有
0.003V 的下降。研究證實此方法確實能達成軟性電
子裝置於絕緣特性的塑膠基板上，且擁有降低成本
的優點。 
關鍵詞：軟性電子元件、單晶矽金氧半電晶體、超
薄矽基板。 
 
Abstract 
   Recently, the electric products are indispensable due 
to achieve high-speed and high functionality and 
combine with the network. Consumers also demand the 
lightness, thinness, shortness and minimization of 
portable electronics product. Therefore, the flexible 
electric system has attracted a lot of attention for its 
applications in e-paper or e-book, sensors and radio 
frequency identifications tags (RFID). However, the 
flexible electronic device is limited to the performance 
of low-temperature amorphous or polycrystalline Si 
thin-film transistors (TFTs) and organic TFTs (OTFTs). 
Comparison of single-crystal Si MOSFETs, they suffer 
from much lower mobility (e.g., ≤ 1.5 cm2/V⋅s). The 
mature technology of single-crystal Si MOSFET 
remains to be a good alternative in terms of its high 
performance. In this study, we reported the bending 
characteristic of single-crystal Si MOSFET by substrate 
thinning and transfer on flexible substrate. The biggest 
advantage of our developed process is that the CMOS 
technology is a mature technology and the transfer 
process is very simple. In this proposal, we applied 
~0.27% tensile strain to the flexible die of a 0.16 μm 
thin-body (100 μm) Si MOSFET mounted on plastic, 
the DC characteristics have been improved. The small 
DC performance degradation of the Si MOSFET 
transferred to plastic shows the potential of integrating 
electronics onto plastic. The device performance was 
improved by flexing the substrate to create stress, 
which produced a 10.7% enhancement of the saturation 
drain current and only 0.003V Vth is lower. The 
approach has the advantages of flexible electronics on 
the insulating plastic substrate and low cost. 
Key words: Flexible electronics device, single-crystal 
Si MOSFET, ultra-thin Si substrate. 
 
二、前言 
   軟性電子（Flexible Electronics）技術近年來成為
世界各國的重點研發題材之一，由於軟性電子突破
傳統電子元件使用硬梆梆的矽基板或平面玻璃的設
計限制，將微電子元件製作在軟性可撓式塑膠或薄
金屬基板上，可用來製造各種不同形狀的電子產
品，產品設計具備可彎曲、輕薄、低成本、自由度
高、製程便宜、耐摔與耐衝擊等特性，因此，現今
許多科學家和世界先進科技機構正投入將微電子元
件製作在軟性可撓式塑膠或薄金屬基板上的軟性電
子技術研究與開發，且已經獲得許多的注目於可攜
式電子產品上，源於其可透光、輕薄短小且能進一
步縮小體積的特性。軟性電子技術的出現，可讓電
子產品的應用領域進一步擴展，除了將在製造環
境、製程方法、生產管理和設備平臺上帶來顛覆性
的改變之外，將顛覆傳統電子產品的型態，也讓創
新概念在電子產品上進行無窮的發揮，預期將為產
業結構和人類生活帶來革命性的變化。 
   然而軟性元件受限於較低的效能，如低溫的非晶
矽或多晶矽薄膜電晶體，以及有機薄膜電晶體等，
相對於單晶矽金氧半電晶體，他們的載子移動率要
低的多(e.g., ≤ 1.5 cm2/V⋅sec)。聚合物與有機元件的
效能已經被證實在射頻的領域上，並無法與單晶矽
匹敵。有些研究提出奈米晶格的矽薄膜電晶體或使
用紅螢烯層之有機薄膜電晶體，來改善載子移動
率，卻仍舊低於單晶矽的材料。為了讓塑膠基板上
的元件能擁有足夠高的效能，突出的單晶矽金氧半
電晶體因技術成熟而成為較佳的選擇，尤其在可透
光、低成本且質輕的塑膠基板上整合矽晶片是射頻
辨識、軟性電子、顯示器的關鍵技術。超薄型矽之
單晶矽積體電路轉換到軟性基板上的技術，在許多
應 用 上 非 常 有 價 值 ， 如 軟 性 電 子 （ Flexible 
Electronics ）、 射 頻 識 別 （ Radio Frequency 
Identifications Tags, RFID）及無線顯示器（Wireless 
Displays），然而其中的挑戰在於必須將基底磨薄且
黏著於塑膠基板上，並在轉換的過程中不致使效能
有較大的損失。 
 
 3
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
 Lg=0.16μm W=10.14μm
 
 
VG (V)
on VLSI-standard Si substrate
on plastic with 100 μm Si
on plastic with tensile strain
Line: simulated by TMA
measure @ V
g
=0.1V
g m
 (m
S)
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1
0
1
2
3
4
5
6
7
8
 Lg=0.16μm W=10.14μm
 
VD (V)
on VLSI-standard Si substrate
on plastic with 100 μm Si
on plastic with tensile strain
Line: simulated by TMA
measure @ Vd=2.1V
 
圖四 量測與模擬 (a)Id -Vg (b) Id –Vd特性於磨薄前後 
 
(B) 利用應變力來增強直流特性 
   進一步利用薄矽基板之高度可繞性的優點，我們
施加一伸張（tensile）應力於塑膠基板上的單晶矽金
氧半電晶體元件，其中表面應變 ε 可從公式
ε =3aF/btsub2E [15]計算而得，a 代表彎曲隆起的最短
垂直距離，F 為施加的力量大小，b 為晶片寬度，tsub
是晶圓厚度，而 E=115×109 Pa 是矽的楊氏係數
（Young’s modulus），如圖五所示。圖六顯示 ANSYS 
8.0 模擬產生應變的薄矽基底的情況，當給予 0.32 
GPa 的應力於 100μm 厚的矽基底，彎曲的垂直距離
為 0.25 cm，此情況產生約 0.27 %的伸張應變(=0.32 
GPa/115 GPa)，假設矽的楊氏係數 E=115×109 Pa。 
 
 
圖五 供量測與模擬的機械應變之示意圖 
 
圖六 ANSYS 8.0 模擬產生應變之薄矽基底 
 
   在相同的應變條件下，得到 0.16μm 單晶矽金氧
半電晶體於塑膠基板上的實驗數據，其 Id –Vg與 Id –Vd
特性亦顯示於圖四。在產生 0.27 %的伸張應變後，
在塑膠基板上的矽薄基底場效電晶體，臨界電壓只
有 0.003 V 的下降，飽和汲極電流卻得到 10.7 %的增
加。應變後汲極電流的改變，是因為能帶結構與介
面電荷受到變化，接連導致有效載子移動率以及有
效通道載子密度產生變動。在汲極電壓 Vd=0.1V 的
情況下，考慮受應變後的電子之有效載子移動率
(μeff)，所用公式如下[13] 
)( TGSoxDS
D
eff VVLWCV
I
−=μ  
有效載子移動率相對有效電場的推算如圖七所示，
在未產生應變的情況下，已擁有不錯的載子移動率
187 cm2/V⋅sec，之後給予 0.27 %的伸張應變，得到了
更高的載子移動率 208 cm2/V⋅sec，11 %的增幅等同
於汲極電流的增幅，可以說是應變後增加的載子移
動率導致單晶矽金氧半電晶體汲極電流提升。至於
載子移動率在這裡的增加是因為聲子散射（phonon 
scattering）與有效質量（effective mass）的降低，其
成因或許是應變導致能帶分裂（band splitting），使
較多的電子穿越通道時，偏好佔據每個矽原子的其
中兩聲谷（two-fold valleys），此兩聲谷因能帶分裂，
相對於另外四個聲谷產生了較低的有效質量，且平
行於矽基底與氧化層介面而使得載子移動率增加。 
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7
0
50
100
150
200
250
on VLSI-standard Si substrate
on plastic with 100 μm Si
on plastic with tensile strain
Line: simulated by TMA
Effective Field (MV/cm)
measure @ Vg=0.1V
 
Ef
fe
ct
iv
e 
M
ob
ili
ty
 (c
m
2 /V
-s
ec
)  Lg=0.16μm W=10.14μm
 
 
 
圖七 量測與模擬之載子移動率特性 
 5
六 、結論 
   我們目前已成功地達到將磨薄至 100μm 的基底
之單晶矽金氧半電晶體，置於軟性塑膠基板上，之
後基底受到機械性的伸張應變後，元件的直流特性
獲得顯著增加，也達成高效能的單晶矽金氧半電晶
體亦適用於軟性電子的應用。 
 
七、參考文獻 
[1] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates and M. 
McCreary, "Flexible active-matrix electronic ink display," in 
Nature, vol. 423, 2003, p.136. 
[2] David Voss, "Cheap and cheerful circuits," in Nature, vol. 
407, 2000, pp. 442-444. 
[3] T. Takayama, Y. Ohno, Y. Goto, A. Machida, M. Fujita, J. 
Maruyama, K. Kato, J. Koyama, and S. Yamazaki, “A CPU 
on a plastic film substrate,” Symp. on VLSI Tech., pp. 
230-231, June 2004. 
[4] H. Klauk, M. Halik, U. Zschieschang, F. Eder, D. Rohde, 
Schmid, and C. Dehm, "Flexible Organic Complementary 
Circuits," in IEEE Trans. on Electron Devices (TED), Vol. 
52, no. 4, 2005. 
[5] Q. Wu, J. Zhang, and Q. Qiu, "Design Considerations for 
Digital Circuits Using Organic Thin Film Transistors on a 
Flexible Substrate," in IEEE Circuits and Systems 
Symposium, 2006. 
[6] A. Z. Kattamis, R. J. Holmes, I.-C. Cheng, K. Long, J. C. 
Sturm, S. R. Forrest, and S. Wagner, “High mobility 
nanocrystalline silicon transistors on clear plastic substrates,” 
in IEEE Electron Device Lett., vol. 27, no. 1, 2006, p.49-51. 
[7] V. C. Sundar, J. Zaumseil, V. Podzorov, E. Menard, R. L. 
Willett, T. Someya, M. E. Gershenson, and J. A. Rogers, 
“Elestomeric transistor stamps: Reversible probing of charge 
transport in orgaic crystals,” Science, vol. 303, no. 5664, 
2004, pp. 1644-1646. 
[8] D. Y. Khang, H. Jiang, Y. Huang, and J. A. Rogers, “A 
stretchable form of single-crystal silicon for 
high-performance electronics on rubber substrates,”in 
Science, vol. 311, no. 5758, 2006, pp. 208-212. 
[9] H. L. Kao, Albert Chin, C. C. Liao, Y. Y. Tseng, S. P. 
McAlister and C. C. Chi, "DC-RF Performance Improvement 
for Strained 0.13 m MOSFETs mounted on a Flexible 　
Plastic Substrate," in IEEE Microwave Symposium (MTT-S), 
2006. 
[10] H. L. Kao, Albert Chin, B. F. Hung, J. M. Lai, C. F. Lee, 
M.-F. Li, G. S. Samudra, C. Zhu, Z. L. Xia, X. Y. Liu and J. 
F. Kang, "Strain-Induced Very Low Noise RF MOSFETs on 
Flexible Plastic Substrate," in IEEE VLSI Tech. Symposium 
(VLSI), 2005. 
[11] H. L. Kao, B. F. Hung, Albert Chin, J. M. Lai, C. F. Lee, S. P. 
McAlister, and C. C. Chi, "Very Low Noise RF nMOSFETs 
on Plastic by Substrate Thinning and Wafer Transfer," in 
IEEE Microwave and Wireless Components Letters (MWCL), 
Vol. 15, Issue 11, Nov. 2005, pp.757-759.  
[12] H. L. Kao, Albert Chin, B. F. Hung, C. F. Lee, J. M. Lai, S. P. 
McAlister, G. S. Samudra, Won Jong Yoo and C. C. Chi, 
"Low Noise RF MOSFETs on Flexible Plastic Substrates," in 
IEEE Electron Device Letters (EDL), Vol. 26, Issue 7, July 
2005, pp. 489-491. 
[13] W. Zhao, J. He, R. E. Belford, L.-E. Wernersson, and A. 
Seabaugh, “Partially depleted SOI MOSFETs under uniaxial 
tensile strain,” IEEE Trans. Electron Devices, vol. 54, pp. 
317-323, March 2004. 
[14] H. Y. Li, W. Y. Loh, L. K. Bera, Q. Z. Zhang, N. Hwang, E. 
B. Liao, K. W. Teoh, H. M. Chua, Z. X. Shen, C. K. Cheng, 
G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, 
"Bendability of single-crystal Si MOSFETs investigated on 
flexible substrate," in IEEE Electron Device Letters (EDL), 
Vol. 27, no. 7, 2006, pp.538-540. 
[15] T. Ghani, M. Armstron, C. Auth, M. Bost, P. Charvat, G. 
Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. 
Mclntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, 
S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. 
Bohr, “A 90nm high volume manufacturing logic technology 
featuring novel 45nm gate length strained silicon CMOS 
transistors,”in Int. Electron Devices Meeting (IEDM) Tech. 
Dig., pp. 11.6.1-11.6.3, Dec. 2003. 
[16] S. Takaqi, J. Koqa and A. Toriumi, “Subband structure 
engineering for performance enhancement of Si MOSFETs,” 
in Int. Electron Devices Meeting (IEDM) Tech. Dig., 1997, 
pp. 219-222. 
 
八、附錄 
所發表之相關論文: (如附件) 
[1] H. L. Kao, Y. C. Chang, B. S. Lin, M. H. Huang, and C. H. 
Kao, "Bending Effect of Si MOSFETs on Flexible Plastic 
Substrate," in 7th IEEE International Caribbean Conference 
(ICCDCS), April 2008. 
[2] H. L. Kao, C. C. Liao, S. P. McAlister and Albert Chin, 
"Improvement of the Performance of Strained 0.13um 
MOSFETs Mounted on Flexible Plastic Substrates," in 
International Semiconductor Device Research Symposium 
(ISDRS), Dec. 2007. 
 
九、計畫成果自評 
   根據計畫流程部分，我們已經完成 80%，對於元
件量測與模擬部份已全部完成，而針對溫度可靠性
測試部份由於機台上未架設完成，因此無法執行，
而 RF 電路部份由於一年時間不夠將電路與元件全
部結合，因此希望未來有機會能夠持續完成。此次
計畫也已發表兩篇論文於國際會議上，如附件所示。 
 
 
 
 
ISDRS 2007, December 12-14, 2007, College Park, MD, USA 
ISDRS 2007 – http://www.ece.umd.edu/ISDRS  
  
better RF performance. For instance |H212| was larger, fT higher at 117GHz, and the minimum 
noise figure was 0.13dB lower NFmin (0.62dB) at 10GHz. The lower NFmin arises from the strain-
improved fT , as shown by the data  in Table 1. Our NFmin and associated gain data are better than 
those for 90nm node SiN-capped strained-Si nMOS [3]. The large improvements with strain 
demonstrate the advantages of thin-Si-body flexible electronics on plastic. 
. 
References 
[1] H. L. Kao et al, “Strain-Induced Very Low Noise RF MOSFETs on Flexible Plastic 
Substrate”, 2005 Symp. on VLSI Tech. Dig., pp. 160-161.  
[2] M.C. King et al, “Modeling finger number dependence on RF noise to 10 GHz in 0.13 μm 
node MOSFETs with 80nm gate length”, 2004 RF IC Symp. Dig., pp. 171-174. 
[3] K. Kuhn et al, “A comparison of state-of-the-art NMOS and SiGe HBT devices for 
analog/mixed-signal/RF circuit applications”, 2004 Symp. on VLSI Tech. Dig., pp. 224-225. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. Id-Vd data before and after thinning and 
mounting on plastic, and TMA simulation data. 
 
Fig. 2. Id-Vg and transconductance data. The line 
is the data from a TMA simulation. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Simulated and measured Id,sat and Vth 
data versus strain. The strain increases Id,sat but 
decreases Vth. 
Table.1. Important device parameters of body-
thinned 16-gate-finger 0.13mm RF MOSFETs, 
before and after applying strain.  
 
 
 
0.0 0.4 0.8 1.2
0
2
4
6
8
10
0
5
10
15
 
 
D
ra
in
 C
ur
re
nt
 (m
A
)
Gate Voltage (V)
Tr
an
sc
on
du
ct
an
ce
 (m
S
)
Lg=0.13μm W=2.5μm 16 fingers
 on VLSI-standard Si substrate
 on plastic with 50 μm Si
 TMA simulation measured @ Vd=0.1V
0.620.75NFmin @ 10 GHz (dB)
9.69.6Rg (Ω)
0.0320.025gm (S)
0.770.77γ
117103fT (GHz)
after strainbefore strain
0.0 0.4 0.8 1.2
22
24
26
28
0.30
0.32
0.34
0.36
 TMA Simulated Id
 Measured Id
Vth extracted @ Vd=0.1V & Id=1μA/μm
Id,sat measured @ Vg=1.3V, Vd=1.3V
Lg=0.13μm W=2.5μm 16 fingers
 
 
S
at
ur
at
ed
 D
ra
in
 C
ur
re
nt
 (m
A
)
Strain (%)
 TMA Simulated Vth
 Measured Vth
Th
re
sh
ol
d 
V
ol
ta
ge
 (V
)
0.0 0.4 0.8 1.2
0
10
20
30
Vgs=0.7V
 
 
D
ra
in
 C
ur
re
nt
 (m
A)
Drain Voltage (V)
Lg=0.13μm W=2.5μm 16 fingers
 on VLSI-standard Si substrate
 on plastic with body-thinned Si
 TMA simulation
Vgs=1.3V
Vgs=1.0V
Vgs=0.4V
        
Figure 2.  (a) Image of a die with n-type MOSFETs on transparent plastic 
(hand-held). (b) Image showing the flexibility of the ~40 μm-thick Si 
substrate (tsub) under mechanical strain (which is proportional to 1/ tsub 2). 
III. RESULTS AND DISCUSSION 
A. DC characteristics on plastic: 
Figures 3 shows a comparison of Id -Vg characteristic for 
0.16 μm n-MOSFET on a VLSI-standard substrate and on 
plastic with 100 μm thinned-down Si substrate. There is a 
slight Vth shift and little gm degradation at the linear region. 
The Id –Vd characteristics is shown in Fig. 4. The measured Id 
-Vg and Id –Vd of the 0.16 μm devices, before and after 
thinning and mounting on plastic, is almost identical. These 
results suggests that the CMP technique of thinning down the 
Si substrate to 100 μm, then transferring and bonding it onto 
plastic, produced little degradation for the 0.16 μm n-
MOSFETs as expected [14]. The observed shift could be due 
to conduction-band reduction from the residual strain [15]. 
The damage of thinned-down and transfer process can be 
neglected. Close agreement between the measured and 
simulated Id -Vg, gm -Vg and Id –Vd results were first achieved 
for the fresh device to show the accuracy of the TMA 
simulation and they are included in Figs. 3 and 4, 
respectively. 
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1
0.0
0.5
1.0
1.5
2.0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
 Lg=0.16μm W=10.14μm
 
I D
 (m
A
)
VG (V)
on VLSI-standard Si substrate
on plastic with 100 μm Si
on plastic with tensile strain
Line: simulated by TMA
measure @ Vg=0.1V
g m
 (m
S)
 
Figure 3.  Measured and simulated  Id-Vg characteristics for 0.16 μm 
nMOSFETs on a VLSI-standard substrate and on plastic with 100 μm Si, 
with or without tensile strain. The solid lines are the TMA-simulated data 
for a VLSI-standard Si substrate and on plastic under ~0.27% tensile strain. 
0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1
0
1
2
3
4
5
6
7
8
 Lg=0.16μm W=10.14μm
 
I D
 (m
A
)
VD (V)
on VLSI-standard Si substrate
on plastic with 100 μm Si
on plastic with tensile strain
Line: simulated by TMA
measure @ V
d
=2.1V
 
Figure 4.  Measured and simulated  Id-Vd characteristics for 0.16 μm 
nMOSFETs on a VLSI-standard substrate and on plastic with 100 μm Si, 
with or without tensile strain. The solid lines are the TMA-simulated data 
for a VLSI-standard Si substrate and on plastic under ~0.27% tensile strain. 
B. DC characteristics enhancement by strain: 
To further utilize the inherit merit of high flexibility for 
thin Si substrate, we have applied a tensile stress to the 
MOSFETs die on plastic. The large surface strain ε, is 
calculated from ε=3aF/btsub2E [16] where a is the shortest 
distance between the bending distance and the test device, F 
is the applied force for the die, b is the chip width, tsub is the 
wafer thickness, and E is the Young’s modulus of the silicon 
(115×109 Pa), as shown in Fig. 5. Figure 6 shows the thin Si 
substrate under an applied tensile strain, as calculated using 
ANSYS 8.0 simulation software. The bending distance was 
0.25 cm when using 0.32 GPa stress on 100 μm thick Si 
substrate. This condition gives a tensile strain of ~0.27% 
(=0.32GPa/115GPa), assuming that the Young’s Modulus of 
Si is 115GPa [13].  
 
Figure 5.  The schematic of our measurement system to measure and 
calculate the mechanical strain ε =3aF/btsub2E. 
under mechanical tensile strain. The higher transistor driving 
current and fixed threshold voltage can be obtained 
simultaneously using the mechanical strain made possible by 
using highly-insulating plastic substrates. 
0.0 0.1 0.2 0.3 0.4 0.5
6.0
6.2
6.4
6.6
6.8
7.0
7.2
7.4
7.6
0.30
0.35
0.40
0.45
0.50
 
 
I d,
sa
t (
m
A
)
Strain (%)
Symbol: measured
Line: simulated
Vth extracted @ Vd=0.1V, Id=10μA/μm
Id,sat measured @ Vd=2.1V Vg=2.1V
 Lg=0.16μm W=10.14μm
V t
h (
V)
 
Figure 9.  Measured and simulated Id,sat and Vth versus strain. The strain 
increases Id,sat but decreases Vth. 
IV. CONCLUSIONS 
We have successfully demonstrated a 10.7% 
enhancement of the saturation drain current using 0.27% 
tensile strain for Si MOSFETs on 100 μm Si substrate 
mounted on a flexible plastic base. These devices showed 
excellent DC performance after applying tensile strain to the 
thinned-down substrate. The high performance transistors 
are suitable for flexible electronic applications.  
ACKNOWLEDGMENT 
We would like to thank Prof. Albert Chin of NCTU for 
his help. This work was partially supported by an NSC (96-
2218-E-182-002)-Taiwan grant. 
REFERENCES 
[1] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates and M. McCreary, 
"Flexible active-matrix electronic ink display," in Nature, vol. 423,  
2003, p.136. 
[2] David Voss, "Cheap and cheerful circuits," in Nature, vol. 407,  2000, 
pp. 442-444. 
[3] T. Takayama, Y. Ohno, Y. Goto, A. Machida, M. Fujita, J. Maruyama, 
K. Kato, J. Koyama, and S. Yamazaki, “A CPU on a plastic film 
substrate,” Symp. on VLSI Tech., pp. 230-231, June 2004. 
[4] H. Klauk, M. Halik, U. Zschieschang, F. Eder, D. Rohde, Schmid, 
and C. Dehm, "Flexible Organic Complementary Circuits," in IEEE 
Trans. on Electron Devices (TED), Vol. 52, no. 4, 2005. 
[5] Q. Wu, J. Zhang, and Q. Qiu, "Design Considerations for Digital 
Circuits Using Organic Thin Film Transistors on a Flexible 
Substrate," in IEEE Circuits and Systems Symposium, 2006. 
[6] A. Z. Kattamis, R. J. Holmes, I.-C. Cheng, K. Long, J. C. Sturm, S. R. 
Forrest, and S. Wagner, “High mobility nanocrystalline silicon 
transistors on clear plastic substrates,” in IEEE Electron Device Lett., 
vol. 27, no. 1, 2006, p.49-51. 
[7] V. C. Sundar, J. Zaumseil, V. Podzorov, E. Menard, R. L. Willett, T. 
Someya, M. E. Gershenson, and J. A. Rogers, “Elestomeric transistor 
stamps: Reversible probing of charge transport in orgaic crystals,” 
Science, vol. 303, no. 5664, 2004, pp. 1644-1646. 
[8] D. Y. Khang, H. Jiang, Y. Huang, and J. A. Rogers, “A stretchable 
form of single-crystal silicon for high-performance electronics on 
rubber substrates,”in Science, vol. 311, no. 5758, 2006, pp. 208-212. 
[9] H. L. Kao, Albert Chin, C. C. Liao, Y. Y. Tseng, S. P. McAlister and 
C. C. Chi, "DC-RF Performance Improvement for Strained 0.13 m 
MOSFETs mounted on a Flexible Plastic Substrate," in IEEE 
Microwave Symposium (MTT-S), 2006. 
[10] H. L. Kao, Albert Chin, B. F. Hung, J. M. Lai, C. F. Lee, M.-F. Li, G. 
S. Samudra, C. Zhu, Z. L. Xia, X. Y. Liu and J. F. Kang, "Strain-
Induced Very Low Noise RF MOSFETs on Flexible Plastic 
Substrate," in IEEE VLSI Tech. Symposium (VLSI), 2005. 
[11] H. L. Kao, B. F. Hung, Albert Chin, J. M. Lai, C. F. Lee, S. P. 
McAlister, and C. C. Chi, "Very Low Noise RF nMOSFETs on 
Plastic by Substrate Thinning and Wafer Transfer," in IEEE 
Microwave and Wireless Components Letters (MWCL), Vol. 15, Issue 
11, Nov. 2005, pp.757-759.  
[12] H. L. Kao, Albert Chin, B. F. Hung, C. F. Lee, J. M. Lai, S. P. 
McAlister, G. S. Samudra, Won Jong Yoo and C. C. Chi, "Low Noise 
RF MOSFETs on Flexible Plastic Substrates," in IEEE Electron 
Device Letters (EDL), Vol. 26, Issue 7, July 2005, pp. 489-491. 
[13] W. Zhao, J. He, R. E. Belford, L.-E. Wernersson, and A. 
Seabaugh, “Partially depleted SOI MOSFETs under uniaxial 
tensile strain,” IEEE Trans. Electron Devices, vol. 54, pp. 
317-323, March 2004. 
[14] S. Pinel, F. Lepinois, A. Cazarre, J. Tasselli, A. Marty and J.P. Bailbe, 
Impact of ultra-thinning on DC characteristics of MOSFET devices, 
The European Physical Journal Applied Physics 17 (2002), pp. 41–43.  
[15] H. Y. Li, W. Y. Loh, L. K. Bera, Q. Z. Zhang, N. Hwang, E. B. Liao, 
K. W. Teoh, H. M. Chua, Z. X. Shen, C. K. Cheng, G. Q. Lo, N. 
Balasubramanian, and D.-L. Kwong, "Bendability of single-crystal Si 
MOSFETs investigated on flexible substrate," in IEEE Electron 
Device Letters (EDL), Vol. 27, no. 7, 2006, pp.538-540. 
[16] T. Ghani, M. Armstron, C. Auth, M. Bost, P. Charvat, G. Glass, T. 
Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. Mclntyre, K. Mistry, 
A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. 
Zawadzki, S. Thompson, and M. Bohr, “A 90nm high volume 
manufacturing logic technology featuring novel 45nm gate length 
strained silicon CMOS transistors,”in Int. Electron Devices Meeting 
(IEDM) Tech. Dig., pp. 11.6.1-11.6.3, Dec. 2003. 
[17] S. Takaqi, J. Koqa and A. Toriumi, “Subband structure engineering 
for performance enhancement of Si MOSFETs,” in Int. Electron 
Devices Meeting (IEDM) Tech. Dig., 1997, pp. 219-222. 
 
  
