{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605146042923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605146042931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 22:54:02 2020 " "Processing started: Wed Nov 11 22:54:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605146042931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146042931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_uniciclo -c proc_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_uniciclo -c proc_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146042931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605146043908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605146043908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerimm.v 1 1 " "Found 1 design units, including 1 entities, in source file gerimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 GerImm " "Found entity 1: GerImm" {  } { { "GerImm.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/GerImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Found entity 1: BancoReg" {  } { { "BancoReg.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/BancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDados " "Found entity 1: MemDados" {  } { { "MemDados.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/MemDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/MemInst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605146059506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059506 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCODER Controlador.v(17) " "Verilog HDL error at Controlador.v(17): object \"OPCODER\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605146059508 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCODEJAL Controlador.v(29) " "Verilog HDL error at Controlador.v(29): object \"OPCODEJAL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605146059508 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCODESW Controlador.v(41) " "Verilog HDL error at Controlador.v(41): object \"OPCODESW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605146059508 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCODELW Controlador.v(53) " "Verilog HDL error at Controlador.v(53): object \"OPCODELW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605146059508 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCODEBEQ Controlador.v(65) " "Verilog HDL error at Controlador.v(65): object \"OPCODEBEQ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Controlador.v" "" { Text "C:/Users/enzoy/OneDrive/Documentos/GitHub/oac-labs/oac-lab3/Controlador.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1605146059508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605146059701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 11 22:54:19 2020 " "Processing ended: Wed Nov 11 22:54:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605146059701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605146059701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605146059701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146059701 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605146060390 ""}
