// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_ab_e
//
// Generated
//  by:  wig
//  on:  Tue Mar 30 08:24:02 2004
//  cmd: H:\work\mix_new\MIX\mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_ab_e.v,v 1.1 2004/04/06 11:10:55 wig Exp $
// $Date: 2004/04/06 11:10:55 $
// $Log: inst_ab_e.v,v $
// Revision 1.1  2004/04/06 11:10:55  wig
// Adding result/constant
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.38 2004/03/25 11:21:34 wig Exp 
//
// Generator: mix_0.pl Revision: 1.28 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_ab_e
//

	// No `defines in this module

module inst_ab_e
	//
	// Generated module inst_ab
	//
		(
		const_04,
		const_08_p,
		const_09_p,
		const_10_2,
		inst_duo_2
		);
		// Generated Module Inputs:
		input	[3:0]	const_04;
		input	[4:0]	const_08_p;
		input	[2:0]	const_09_p;
		input	[3:0]	const_10_2;
		input	[7:0]	inst_duo_2;
		// Generated Wires:
		wire	[3:0]	const_04;
		wire	[4:0]	const_08_p;
		wire	[2:0]	const_09_p;
		wire	[3:0]	const_10_2;
		wire	[7:0]	inst_duo_2;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_ab_e
//
//
//!End of Module/s
// --------------------------------------------------------------
