// Seed: 1386878373
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6
    , id_12,
    output supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri0 id_10
);
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd73
) (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4
);
  genvar _id_6;
  logic id_7 = -1, id_8;
  wire id_9;
  wire id_10;
  wire [1 : id_6] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_4,
      id_4,
      id_1,
      id_3,
      id_4,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
