Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  9 23:37:23 2024
| Host         : shengbin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             188 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+---------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+---------------------------+------------------+----------------+
|  basys_clk_IBUF_BUFG |                                   |                           |                1 |              2 |
| ~clk_6p25m_BUFG      |                                   |                           |                1 |              2 |
| ~clk_6p25m_BUFG      |                                   | btnU_IBUF                 |                4 |             34 |
| ~clk_6p25m_BUFG      | oled/delay[0]_i_1_n_0             | btnU_IBUF                 |                5 |             40 |
|  basys_clk_IBUF_BUFG |                                   | clk_6p25m_module/clear    |                8 |             64 |
| ~clk_6p25m_BUFG      | oled/FSM_onehot_state[31]_i_1_n_0 | btnU_IBUF                 |                9 |             64 |
| ~clk_6p25m_BUFG      |                                   | oled/spi_word[39]_i_1_n_0 |               15 |             90 |
+----------------------+-----------------------------------+---------------------------+------------------+----------------+


