This is the Josephson junction model Verilog-A code, developed
by Whiteley Research Inc.

It duplicates the functionality of the internal JJ model in WRspice.
