<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rcc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32F1xx__defines.html">STM32F1xx Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F1xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__rcc__defines.png" border="0" alt="" usemap="#group____rcc____defines"/>
<map name="group____rcc____defines" id="group____rcc____defines">
<area shape="rect" id="node1" href="group__rcc__cfgr__usbpre.html" title="RCC_CFGR USB prescale\l Factors" alt="" coords="356,5,539,47"/><area shape="rect" id="node3" href="group__rcc__cfgr__apb2pre.html" title="RCC_CFGR APB2 prescale\l Factors" alt="" coords="353,71,541,112"/><area shape="rect" id="node5" href="group__rcc__apb2enr__en.html" title="RCC_APB2ENR enable\l values" alt="" coords="365,136,529,177"/><area shape="rect" id="node6" href="group__rcc__cfgr__ahbpre.html" title="RCC_CFGR AHB prescale\l Factors" alt="" coords="356,201,539,243"/><area shape="rect" id="node7" href="group__rcc__cfgr__co.html" title="RCC_CFGR Microcontroller\l Clock Output Source" alt="" coords="354,267,541,308"/><area shape="rect" id="node8" href="group__rcc__cfgr__adcpre.html" title="RCC ADC clock prescaler\l enable values" alt="" coords="359,332,536,373"/><area shape="rect" id="node9" href="group__rcc__cfgr__pcs.html" title="RCC_CFGR PLL Clock\l Source" alt="" coords="366,397,529,439"/><area shape="rect" id="node10" href="group__rcc__apb1rstr__rst.html" title="RCC_APB1RSTR reset\l values" alt="" coords="366,463,529,504"/><area shape="rect" id="node11" href="group__rcc__apb1enr__en.html" title="RCC_APB1ENR enable\l values" alt="" coords="365,528,529,569"/><area shape="rect" id="node12" href="group__rcc__ahbenr__en.html" title="RCC_AHBENR enable values" alt="" coords="347,594,547,621"/><area shape="rect" id="node13" href="group__rcc__cfgr__hsepre.html" title="RCC_CFGR HSE Divider\l for PLL" alt="" coords="360,645,535,687"/><area shape="rect" id="node14" href="group__rcc__cfgr__scs.html" title="RCC_CFGR System Clock\l Selection" alt="" coords="355,711,539,752"/><area shape="rect" id="node15" href="group__rcc__ahbrstr__rst.html" title="RCC_AHBRSTR reset values" alt="" coords="348,777,547,803"/><area shape="rect" id="node16" href="group__rcc__cfgr__pmf.html" title="RCC_CFGR PLL Multiplication\l Factor" alt="" coords="345,828,549,869"/><area shape="rect" id="node17" href="group__rcc__apb2rstr__rst.html" title="RCC_APB2RSTR reset\l values" alt="" coords="366,893,529,935"/><area shape="rect" id="node18" href="group__rcc__cfgr__apb1pre.html" title="RCC_CFGR APB1 prescale\l Factors" alt="" coords="353,959,541,1000"/><area shape="rect" id="node4" href="group__STM32F1xx__defines.html" title="Defined Constants and Types for the STM32F1xx series. " alt="" coords="5,503,148,530"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cfgr__co"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html">RCC_CFGR Microcontroller Clock Output Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__usbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pmf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__hsepre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pcs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__adcpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apb2pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apb1pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__ahbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__scs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28) /*(**)*/</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a>&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c) /*(**)*/</td></tr>
<tr class="separator:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td></tr>
<tr class="separator:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td></tr>
<tr class="separator:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fa002379ec3fd9063457f412250327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td></tr>
<tr class="separator:ga24fa002379ec3fd9063457f412250327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="separator:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1a9f43fe9cd6d65eba268335a3c9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafb1a9f43fe9cd6d65eba268335a3c9aa">RCC_CFGR_OTGFSPRE</a>&#160;&#160;&#160;(1 &lt;&lt; 22) /* Connectivity line */</td></tr>
<tr class="separator:gafb1a9f43fe9cd6d65eba268335a3c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;(1 &lt;&lt; 22) /* LD,MD, HD, XL */</td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab58447b7a74aec862cf32a6e1501bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>)</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>)</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed985d9488fd0a558ee5be632a86744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ed985d9488fd0a558ee5be632a86744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a295e433f36c83f511a7ac3e74453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga66a295e433f36c83f511a7ac3e74453a">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga66a295e433f36c83f511a7ac3e74453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gadcc8b3374113007079d1aafaaf896825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">RCC_CIR_PLL3RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td></tr>
<tr class="separator:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7fabc8e19c3085b93190142655ff28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">RCC_CIR_PLL2RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td></tr>
<tr class="separator:gadc7fabc8e19c3085b93190142655ff28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">RCC_CIR_PLL3RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td></tr>
<tr class="separator:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d5216c09e764ecd88869ae06377351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">RCC_CIR_PLL2RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td></tr>
<tr class="separator:ga76d5216c09e764ecd88869ae06377351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">RCC_CIR_PLL3RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td></tr>
<tr class="separator:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">RCC_CIR_PLL2RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="separator:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688695acc883e66c30c3c38f6131c796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga688695acc883e66c30c3c38f6131c796">RCC_CFGR2_I2S3SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga688695acc883e66c30c3c38f6131c796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415eaff0e448cde7adfb7c1014711862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga415eaff0e448cde7adfb7c1014711862">RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga415eaff0e448cde7adfb7c1014711862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9e24c3d1ff8857bd2dd21302eb228c47">RCC_CFGR2_I2S2SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga84741a7e4d0d974e1fbb80718dee378d">RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5248c688cb590d914521148907ddf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0e5248c688cb590d914521148907ddf1">RCC_CFGR2_I2S2SRC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga0e5248c688cb590d914521148907ddf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd5260c132d0d85e06be0cda8b6996">RCC_CFGR2_PREDIV1SRC_HSE_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a1ff9f61066fbfc4b694334f673a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa4a1ff9f61066fbfc4b694334f673a4d">RCC_CFGR2_PREDIV1SRC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa4a1ff9f61066fbfc4b694334f673a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2cd9db476de8f2d9043d783f5af014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7d2cd9db476de8f2d9043d783f5af014">RCC_CFGR2_PLL3MUL_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7d2cd9db476de8f2d9043d783f5af014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b2714dda5e28d3a7edc934f6550ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga35b2714dda5e28d3a7edc934f6550ff0">RCC_CFGR2_PLL3MUL</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL3MUL_SHIFT)</td></tr>
<tr class="separator:ga35b2714dda5e28d3a7edc934f6550ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7c24d93b0680674cd0e4a40ad72db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe7c24d93b0680674cd0e4a40ad72db7">RCC_CFGR2_PLL2MUL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabe7c24d93b0680674cd0e4a40ad72db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80323743f310bf9836ef1374a0e47425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga80323743f310bf9836ef1374a0e47425">RCC_CFGR2_PLL2MUL</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL2MUL_SHIFT)</td></tr>
<tr class="separator:ga80323743f310bf9836ef1374a0e47425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7012a216eba88fe404227e1eb98772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacf7012a216eba88fe404227e1eb98772">RCC_CFGR2_PREDIV2_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacf7012a216eba88fe404227e1eb98772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga02260a8205d4b876dcef7fb57569b6e6">RCC_CFGR2_PREDIV2</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV2_SHIFT)</td></tr>
<tr class="separator:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293dd15e4c794c9bf194b63e89c086c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga293dd15e4c794c9bf194b63e89c086c7">RCC_CFGR2_PREDIV1_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga293dd15e4c794c9bf194b63e89c086c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c2e4e6138d343351d8d234178b407b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga29c2e4e6138d343351d8d234178b407b">RCC_CFGR2_PREDIV1</a>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV1_SHIFT)</td></tr>
<tr class="separator:ga29c2e4e6138d343351d8d234178b407b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga78f06a7233454e784fd122fe24a0f6d7">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3ac4a0d55d9114dff5b5c194334849d6">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa29ea494093701ee7f9e266ea02f82b4">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga151d395e54ca4ef56d63e68aa1af4d5b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1369a578c72e31c63b447ad3375d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f1369a578c72e31c63b447ad3375d53">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga7f1369a578c72e31c63b447ad3375d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e9845f7508f743092922937c586eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad3e9845f7508f743092922937c586eaf">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gad3e9845f7508f743092922937c586eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad17c84d82ccfb1231af5a8e58510ad7b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc13de3bb440446de2697a12f2ae602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacc13de3bb440446de2697a12f2ae602a">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:gacc13de3bb440446de2697a12f2ae602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59542e4de3b134396f847aa7255d11fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga59542e4de3b134396f847aa7255d11fe">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga59542e4de3b134396f847aa7255d11fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d62046329e0e6f39de67874d0f2b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga61d62046329e0e6f39de67874d0f2b80">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga61d62046329e0e6f39de67874d0f2b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e5ea3a79529110cf002929fb61593d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga96e5ea3a79529110cf002929fb61593d">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga96e5ea3a79529110cf002929fb61593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5109f7eba9988568e5047a6c16720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaffb5109f7eba9988568e5047a6c16720">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gaffb5109f7eba9988568e5047a6c16720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga15ff4e94a07086cf706b6d160ebcd130">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae489a738b93f2b17edce892834cf5c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae489a738b93f2b17edce892834cf5c71">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gae489a738b93f2b17edce892834cf5c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa053ec389f053d2b980a037b0450e997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa053ec389f053d2b980a037b0450e997">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gaa053ec389f053d2b980a037b0450e997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9188dab3a5e82734ea75888c4be08223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9188dab3a5e82734ea75888c4be08223">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga9188dab3a5e82734ea75888c4be08223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88afcd043f6ae31d055b0e862a10adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae88afcd043f6ae31d055b0e862a10adc">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gae88afcd043f6ae31d055b0e862a10adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25973f81620adc104dc81c726fd6e7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga25973f81620adc104dc81c726fd6e7cb">RCC_CFGR2_PREDIV2_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga25973f81620adc104dc81c726fd6e7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1713c33cac3cbbb7db662565b5522f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1713c33cac3cbbb7db662565b5522f66">RCC_CFGR2_PREDIV2_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1713c33cac3cbbb7db662565b5522f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4fe9c72ed41134d0949fa8dff900ab9a">RCC_CFGR2_PREDIV2_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaeced6d5efa836ce65a07118e5b4ddece">RCC_CFGR2_PREDIV2_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4fe5ecac82418c2b93632986669d6ba2">RCC_CFGR2_PREDIV2_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4a6cac4e28b2031391f57954894399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadc4a6cac4e28b2031391f57954894399">RCC_CFGR2_PREDIV2_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gadc4a6cac4e28b2031391f57954894399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga44fab2ce7085f913ab04a5b8bdd2b201">RCC_CFGR2_PREDIV2_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga091cc112601a0cc5500f1f1a2e8936a7">RCC_CFGR2_PREDIV2_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11c72c60ca011844875b4be8f1085f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac11c72c60ca011844875b4be8f1085f0">RCC_CFGR2_PREDIV2_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gac11c72c60ca011844875b4be8f1085f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64511610b9e7d177503c09a075ba566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga64511610b9e7d177503c09a075ba566d">RCC_CFGR2_PREDIV2_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga64511610b9e7d177503c09a075ba566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf0f9dbdba62c75e8162072d64037aa50">RCC_CFGR2_PREDIV2_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac3ba9062bdaa5dacac8c28a949db7017">RCC_CFGR2_PREDIV2_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad6aee9f108e92eaded7f71910a13e3a9">RCC_CFGR2_PREDIV2_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabc0dc66cb6f2e90143262de87c6ecd63">RCC_CFGR2_PREDIV2_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a0120fe28c17e84b20bf25b269a838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga60a0120fe28c17e84b20bf25b269a838">RCC_CFGR2_PREDIV2_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga60a0120fe28c17e84b20bf25b269a838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a98d505f310a7a1e3a1cb888397e8b456">PLL2</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a2be1996c2c7e2cdf1e614e4f9a18f10c">PLL3</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a744bf841212e605b891f8ced6e20eb43">HSE</a>, 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aae2bb333077d91b3c2aa75978f89e084">HSI</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ac59b221b111954833c988555d5972f88">LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(0x14, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = _REG_BIT(0x14, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab">RCC_SRAM</a> = _REG_BIT(0x14, 2), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e">RCC_FLTF</a> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(0x14, 6), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0">RCC_FSMC</a> = _REG_BIT(0x14, 8), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3">RCC_SDIO</a> = _REG_BIT(0x14, 10), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0">RCC_OTGFS</a> = _REG_BIT(0x14, 12), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39">RCC_ETHMAC</a> = _REG_BIT(0x14, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae">RCC_ETHMACTX</a> = _REG_BIT(0x14, 15), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b">RCC_ETHMACRX</a> = _REG_BIT(0x14, 16), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68345b3ee59e805471c4580e1cc011fa">RCC_AFIO</a> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(0x18, 2), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(0x18, 3), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(0x18, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(0x18, 5), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(0x18, 6), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(0x18, 7), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">RCC_GPIOG</a> = _REG_BIT(0x18, 8), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a> = _REG_BIT(0x18, 9), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67">RCC_ADC2</a> = _REG_BIT(0x18, 10), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(0x18, 11), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(0x18, 12), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">RCC_TIM8</a> = _REG_BIT(0x18, 13), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(0x18, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a">RCC_ADC3</a> = _REG_BIT(0x18, 15), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(0x18, 16), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(0x18, 17), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(0x18, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a">RCC_TIM9</a> = _REG_BIT(0x18, 19), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198">RCC_TIM10</a> = _REG_BIT(0x18, 20), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e">RCC_TIM11</a> = _REG_BIT(0x18, 21), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(0x1C, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(0x1C, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a> = _REG_BIT(0x1C, 2), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">RCC_TIM5</a> = _REG_BIT(0x1C, 3), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(0x1C, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(0x1C, 5), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d">RCC_TIM12</a> = _REG_BIT(0x1C, 6), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097">RCC_TIM13</a> = _REG_BIT(0x1C, 7), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(0x1C, 8), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(0x1C, 11), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(0x1C, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = _REG_BIT(0x1C, 15), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(0x1C, 17), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(0x1C, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">RCC_UART4</a> = _REG_BIT(0x1C, 19), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">RCC_UART5</a> = _REG_BIT(0x1C, 20), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(0x1C, 21), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(0x1C, 22), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793">RCC_USB</a> = _REG_BIT(0x1C, 23), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534">RCC_CAN</a> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">RCC_CAN1</a> = _REG_BIT(0x1C, 25), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc">RCC_CAN2</a> = _REG_BIT(0x1C, 26), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5ce5f48d1a40ea29eaacc30c623e048">RCC_BKP</a> = _REG_BIT(0x1C, 27), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(0x1C, 28), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a> = _REG_BIT(0x1C, 29), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = _REG_BIT(0x1C, 30)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a">RST_OTGFS</a> = _REG_BIT(0x28, 12), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275">RST_ETHMAC</a> = _REG_BIT(0x28, 14), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a925aae13d2f35f9073264f2e0710b7f9">RST_AFIO</a> = _REG_BIT(0x0c, 0), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(0x0c, 2), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(0x0c, 3), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(0x0c, 4), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(0x0c, 5), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(0x0c, 6), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(0x0c, 7), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">RST_GPIOG</a> = _REG_BIT(0x0c, 8), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf">RST_ADC1</a> = _REG_BIT(0x0c, 9), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a287b0f48e26a03c4171f26c2b7f9c21a">RST_ADC2</a> = _REG_BIT(0x0c, 10), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(0x0c, 11), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(0x0c, 12), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">RST_TIM8</a> = _REG_BIT(0x0c, 13), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(0x0c, 14), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a42c6c021ecd4a466e8265505ce527efd">RST_ADC3</a> = _REG_BIT(0x0c, 15), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(0x0c, 16), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(0x0c, 17), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(0x0c, 18), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0">RST_TIM9</a> = _REG_BIT(0x0c, 19), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0">RST_TIM10</a> = _REG_BIT(0x0c, 20), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba">RST_TIM11</a> = _REG_BIT(0x0c, 21), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(0x10, 1), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a> = _REG_BIT(0x10, 2), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">RST_TIM5</a> = _REG_BIT(0x10, 3), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(0x10, 5), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4">RST_TIM12</a> = _REG_BIT(0x10, 6), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1">RST_TIM13</a> = _REG_BIT(0x10, 7), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a> = _REG_BIT(0x10, 11), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(0x10, 14), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = _REG_BIT(0x10, 15), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(0x10, 17), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(0x10, 18), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">RST_UART4</a> = _REG_BIT(0x10, 19), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">RST_UART5</a> = _REG_BIT(0x10, 20), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(0x10, 21), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(0x10, 22), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c">RST_USB</a> = _REG_BIT(0x10, 23), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b">RST_CAN</a> = _REG_BIT(0x10, 24), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">RST_CAN1</a> = _REG_BIT(0x10, 24), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab">RST_CAN2</a> = _REG_BIT(0x10, 25), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a94354fbf0c2f97795b770c6389dedcf9">RST_BKP</a> = _REG_BIT(0x10, 27), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(0x10, 28), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a> = _REG_BIT(0x10, 29), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = _REG_BIT(0x10, 30)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga2c291271812c333d975807cd5ec99a36">More...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648726dbed9b010d181306103c9eb51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga648726dbed9b010d181306103c9eb51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="#ga648726dbed9b010d181306103c9eb51c">More...</a><br /></td></tr>
<tr class="separator:ga648726dbed9b010d181306103c9eb51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="#ga548fdeeacbf0c2199b0851a8c71ff872">More...</a><br /></td></tr>
<tr class="separator:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f3540cedf5a15e31e8ac453834079"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a> (void)</td></tr>
<tr class="memdesc:gaf58f3540cedf5a15e31e8ac453834079"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC RTC Clock Enabled Flag.  <a href="#gaf58f3540cedf5a15e31e8ac453834079">More...</a><br /></td></tr>
<tr class="separator:gaf58f3540cedf5a15e31e8ac453834079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd376925e81df9e2f78110fabcdbd893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:gabd376925e81df9e2f78110fabcdbd893"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the RTC clock.  <a href="#gabd376925e81df9e2f78110fabcdbd893">More...</a><br /></td></tr>
<tr class="separator:gabd376925e81df9e2f78110fabcdbd893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e55c7554def2e7152af495e1565a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source)</td></tr>
<tr class="memdesc:ga1a7e55c7554def2e7152af495e1565a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the RTC clock.  <a href="#ga1a7e55c7554def2e7152af495e1565a8">More...</a><br /></td></tr>
<tr class="separator:ga1a7e55c7554def2e7152af495e1565a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="#ga190cb3bbb95d687334d00e15bfab5b56">More...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memdesc:gac40c9478480f3a44c381c15482a563cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="#gac40c9478480f3a44c381c15482a563cd">More...</a><br /></td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="#gaaf1b9174131b00a7014c0328a53a65a1">More...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="#gad434015520b42043657d7478f8308c37">More...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7e31318695e354e955004c0050a85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a> (uint32_t rccsrc)</td></tr>
<tr class="separator:ga2ce7e31318695e354e955004c0050a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="#ga3373359648b1677ac49d2fe86bff99b7">More...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="#gae75d09f5953c113b10c266937e0d36a7">More...</a><br /></td></tr>
<tr class="separator:gae75d09f5953c113b10c266937e0d36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="#gadd6354a9a1404b23b5baa00b51b03cc2">More...</a><br /></td></tr>
<tr class="separator:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="#ga63c14a3f3ed2799c6ad21564f97d0e99">More...</a><br /></td></tr>
<tr class="separator:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="#ga2a1d0a3e6272c2268ed5b560fb37262c">More...</a><br /></td></tr>
<tr class="separator:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="#ga7de5e411afdd8f22d01d91613acfc844">More...</a><br /></td></tr>
<tr class="separator:ga7de5e411afdd8f22d01d91613acfc844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 12MHz.  <a href="#gae6012c8bf33f8cfa406a37ef88e9a47b">More...</a><br /></td></tr>
<tr class="separator:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 16MHz.  <a href="#gaec148e144431957a5a0dff4d3ce581b1">More...</a><br /></td></tr>
<tr class="separator:gaec148e144431957a5a0dff4d3ce581b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="#gae61f5759a5cbcd628e873e951ade7f1b">More...</a><br /></td></tr>
<tr class="separator:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the Backup Domain.  <a href="#gaa02e63deae78644c393004fb900fe584">More...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="memdesc:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the default clock frequencies.  <a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">More...</a><br /></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>Defined Constants and Types for the STM32F1xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span style="display: none;">.nosp@m.</span>n@se<span style="display: none;">.nosp@m.</span>znam.<span style="display: none;">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00546">546</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00053">53</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28) /*(**)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00058">58</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00055">55</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00052">52</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00054">54</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00051">51</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd13837c4c33c5df3bdff96f8886d438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00056">56</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01168">rcc_backupdomain_reset()</a>, <a class="el" href="rcc_8c_source.html#l00520">rcc_enable_rtc_clock()</a>, <a class="el" href="rcc_8c_source.html#l00403">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00370">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00510">rcc_rtc_clock_enabled_flag()</a>, <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00420">420</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01168">rcc_backupdomain_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00423">423</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00403">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00370">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00425">425</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, and <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00424">424</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00421">421</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00520">rcc_enable_rtc_clock()</a>, and <a class="el" href="rcc_8c_source.html#l00510">rcc_rtc_clock_enabled_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00049">49</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00639">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00676">rcc_system_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c) /*(**)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00059">59</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00456">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00470">rcc_set_pll3_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00647">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00659">rcc_set_prediv1_source()</a>, and <a class="el" href="rcc_8c_source.html#l00653">rcc_set_prediv2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e5248c688cb590d914521148907ddf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S2SRC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00458">458</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84741a7e4d0d974e1fbb80718dee378d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00457">457</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e24c3d1ff8857bd2dd21302eb228c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S2SRC_SYSCLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00456">456</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga415eaff0e448cde7adfb7c1014711862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00453">453</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga688695acc883e66c30c3c38f6131c796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_I2S3SRC_SYSCLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00452">452</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80323743f310bf9836ef1374a0e47425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL2MUL_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00469">469</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00456">rcc_set_pll2_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga96e5ea3a79529110cf002929fb61593d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00491">491</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaffb5109f7eba9988568e5047a6c16720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00492">492</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15ff4e94a07086cf706b6d160ebcd130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00493">493</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae489a738b93f2b17edce892834cf5c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00494">494</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa053ec389f053d2b980a037b0450e997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00495">495</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9188dab3a5e82734ea75888c4be08223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00496">496</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae88afcd043f6ae31d055b0e862a10adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00497">497</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1195141f8cc44ef3f2b61c1e6208feff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00489">489</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61d62046329e0e6f39de67874d0f2b80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00490">490</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7c24d93b0680674cd0e4a40ad72db7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL2MUL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00468">468</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00456">rcc_set_pll2_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga35b2714dda5e28d3a7edc934f6550ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL3MUL_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00466">466</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00470">rcc_set_pll3_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa29ea494093701ee7f9e266ea02f82b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00480">480</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga151d395e54ca4ef56d63e68aa1af4d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00481">481</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f1369a578c72e31c63b447ad3375d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00482">482</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3e9845f7508f743092922937c586eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00483">483</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad17c84d82ccfb1231af5a8e58510ad7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00484">484</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc13de3bb440446de2697a12f2ae602a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00485">485</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59542e4de3b134396f847aa7255d11fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00486">486</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78f06a7233454e784fd122fe24a0f6d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00478">478</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ac4a0d55d9114dff5b5c194334849d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00479">479</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d2cd9db476de8f2d9043d783f5af014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PLL3MUL_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00465">465</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00470">rcc_set_pll3_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga29c2e4e6138d343351d8d234178b407b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV1_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00475">475</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00647">rcc_set_prediv1()</a>.</p>

</div>
</div>
<a class="anchor" id="ga293dd15e4c794c9bf194b63e89c086c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00474">474</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00647">rcc_set_prediv1()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4a1ff9f61066fbfc4b694334f673a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1SRC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00463">463</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00659">rcc_set_prediv1_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dfd5260c132d0d85e06be0cda8b6996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1SRC_HSE_CLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00461">461</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga017674a2614bb741ddf187bbf6ebbb5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00462">462</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02260a8205d4b876dcef7fb57569b6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV2_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00472">472</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00653">rcc_set_prediv2()</a>.</p>

</div>
</div>
<a class="anchor" id="gac11c72c60ca011844875b4be8f1085f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00527">527</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64511610b9e7d177503c09a075ba566d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV11&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00528">528</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0f9dbdba62c75e8162072d64037aa50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV12&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00529">529</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3ba9062bdaa5dacac8c28a949db7017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV13&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00530">530</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6aee9f108e92eaded7f71910a13e3a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV14&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00531">531</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc0dc66cb6f2e90143262de87c6ecd63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV15&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00532">532</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60a0120fe28c17e84b20bf25b269a838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV16&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00533">533</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1713c33cac3cbbb7db662565b5522f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00519">519</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fe9c72ed41134d0949fa8dff900ab9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00520">520</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeced6d5efa836ce65a07118e5b4ddece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00521">521</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf21dbdc54c80f40bcf9f9c7ed3563e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00522">522</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fe5ecac82418c2b93632986669d6ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00523">523</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc4a6cac4e28b2031391f57954894399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00524">524</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44fab2ce7085f913ab04a5b8bdd2b201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00525">525</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga091cc112601a0cc5500f1f1a2e8936a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_DIV9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00526">526</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25973f81620adc104dc81c726fd6e7cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00518">518</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf7012a216eba88fe404227e1eb98772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV2_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00471">471</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00653">rcc_set_prediv2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b94190a5066c1679c7d82c652536445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00509">509</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9932904c30e68bb7b52cea28cbeae69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV11&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00510">510</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV12&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00511">511</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV13&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00512">512</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV14&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00513">513</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga579a0cc7dcca708fef65e3217c55666e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV15&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00514">514</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95d845a26c3d1e98a883e6e1007c401e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV16&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00515">515</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00501">501</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga554c3890138f4fabc86af31ec7508f26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV3&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00502">502</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03989668fed9fe564f60fb13cfcae681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00503">503</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00504">504</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00505">505</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00506">506</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25aec8f8ebb84c4716db308dc179339b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00507">507</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97a9c6bb08a63295636119df733d0f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_DIV9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00508">508</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a587751e0aa065d5cc0597ddafcbe2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR2_PREDIV_NODIV&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00500">500</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga970436533d6ba9f1cb8ac840476093fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00090">90</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>.</p>

</div>
</div>
<a class="anchor" id="gae46d6eb30e0bf1cf914cd49a75352915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_ADCPRE_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00089">89</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00099">99</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>.</p>

</div>
</div>
<a class="anchor" id="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00098">98</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>.</p>

</div>
</div>
<a class="anchor" id="gafb1a9f43fe9cd6d65eba268335a3c9aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_OTGFSPRE&#160;&#160;&#160;(1 &lt;&lt; 22) /* Connectivity line */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00080">80</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga538fd5df8d890696483a0e901d739309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00084">84</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="gab58447b7a74aec862cf32a6e1501bb73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLMUL_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00083">83</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>.</p>

</div>
</div>
<a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLSRC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00087">87</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PLLXTPRE&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00086">86</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>.</p>

</div>
</div>
<a class="anchor" id="ga50b2423a5fea74a47b9eb8ab51869412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00096">96</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>.</p>

</div>
</div>
<a class="anchor" id="gafb5d3be2370b0ec48507ffdac9745c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00095">95</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>.</p>

</div>
</div>
<a class="anchor" id="gad61bd4f9f345ba41806813b0bfff1311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00093">93</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga15a0cbdc8e97c9b49262611b4a999f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00092">92</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00105">105</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>.</p>

</div>
</div>
<a class="anchor" id="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00104">104</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00102">102</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00676">rcc_system_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00101">101</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00676">rcc_system_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00237">237</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b39857ee3bea562521b9dedee8de7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00236">236</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcc8b3374113007079d1aafaaf896825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00238">238</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade6d5077566e1bf81dd47156743dd05e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE&#160;&#160;&#160;(1 &lt;&lt; 22) /* LD,MD, HD, XL */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00081">81</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00639">rcc_set_usbpre()</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a295e433f36c83f511a7ac3e74453a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00136">136</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed985d9488fd0a558ee5be632a86744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00135">135</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00050">50</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00204">rcc_css_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00215">rcc_css_int_flag()</a>, <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>, <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>, and <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00253">253</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00204">rcc_css_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00274">274</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00215">rcc_css_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00259">259</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00280">280</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00268">268</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00260">260</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00281">281</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00269">269</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00261">261</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00282">282</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00270">270</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00262">262</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00283">283</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00271">271</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gadc7fabc8e19c3085b93190142655ff28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYC&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00257">257</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="gad77508f4113577c9cbdce5fc50cfcb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYF&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00278">278</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga76d5216c09e764ecd88869ae06377351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL2RDYIE&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00266">266</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2657f572e9f24f599f8fd9ec9453718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYC&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00256">256</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga90cb7241f48c9caa1c569644b59e2e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYF&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00277">277</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9459caf4aa04950627a7f9aace92d6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLL3RDYIE&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00265">265</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00258">258</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00070">rcc_osc_ready_int_clear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00279">279</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00170">rcc_osc_ready_int_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00267">267</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00136">rcc_osc_ready_int_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00103">rcc_osc_ready_int_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00048">48</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00351">rcc_css_disable()</a>, <a class="el" href="rcc_8c_source.html#l00341">rcc_css_enable()</a>, <a class="el" href="rcc_8c_source.html#l00403">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00370">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00069">69</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00351">rcc_css_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00341">rcc_css_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00070">70</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00403">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00370">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00072">72</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, and <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00071">71</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00076">76</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00075">75</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga250f64c1041b823f2bd5dbbb4c54a2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL2ON&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00066">66</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga24fa002379ec3fd9063457f412250327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL2RDY&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00065">65</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e7f10468741ab47dc34808af0e49b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL3ON&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00064">64</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ea07157abac14618b2ac3f2e9bfa9b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL3RDY&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00063">63</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00068">68</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00067">67</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;MMIO32(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00057">57</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00431">431</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00429">429</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00437">437</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00309">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, and <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>.</p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00436">436</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00531">rcc_set_rtc_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00434">434</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00433">433</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00435">435</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00432">432</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00430">430</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga68c2b48bd51903ccf423c86458194354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354a5c7fe827c28117f11dd14f9197d7d5a2"></a>PLL&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354a98d505f310a7a1e3a1cb888397e8b456"></a>PLL2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354a2be1996c2c7e2cdf1e614e4f9a18f10c"></a>PLL3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354a744bf841212e605b891f8ced6e20eb43"></a>HSE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354aae2bb333077d91b3c2aa75978f89e084"></a>HSI&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354aa07a47bdd221bde7ab7f08d41c03de40"></a>LSE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga68c2b48bd51903ccf423c86458194354ac59b221b111954833c988555d5972f88"></a>LSI&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00542">542</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54c7db24941f636ee238833c481ada48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"></a>RCC_DMA2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a7de81948facbcf4690488d21bc3d6cab"></a>RCC_SRAM&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a8c99d9dde06648a740f4b14f3f62ce1e"></a>RCC_FLTF&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0"></a>RCC_FSMC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3"></a>RCC_SDIO&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0"></a>RCC_OTGFS&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39"></a>RCC_ETHMAC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae"></a>RCC_ETHMACTX&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b"></a>RCC_ETHMACRX&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a68345b3ee59e805471c4580e1cc011fa"></a>RCC_AFIO&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e"></a>RCC_GPIOG&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14"></a>RCC_ADC1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67"></a>RCC_ADC2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4"></a>RCC_TIM8&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a"></a>RCC_ADC3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a"></a>RCC_TIM9&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198"></a>RCC_TIM10&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e"></a>RCC_TIM11&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66"></a>RCC_TIM4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5"></a>RCC_TIM5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d"></a>RCC_TIM12&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097"></a>RCC_TIM13&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"></a>RCC_SPI3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7"></a>RCC_UART4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685"></a>RCC_UART5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a965e89095cbc1ef346c32f30f885d793"></a>RCC_USB&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a103d2ed58a3babf641fbe9a3654ab534"></a>RCC_CAN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9"></a>RCC_CAN1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc"></a>RCC_CAN2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48af5ce5f48d1a40ea29eaacc30c623e048"></a>RCC_BKP&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4"></a>RCC_DAC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"></a>RCC_CEC&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00552">552</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a"></a>RST_OTGFS&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275"></a>RST_ETHMAC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a925aae13d2f35f9073264f2e0710b7f9"></a>RST_AFIO&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d"></a>RST_GPIOG&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a49afbde70605d4da05d71727d5ce33bf"></a>RST_ADC1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a287b0f48e26a03c4171f26c2b7f9c21a"></a>RST_ADC2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231"></a>RST_TIM8&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a42c6c021ecd4a466e8265505ce527efd"></a>RST_ADC3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0"></a>RST_TIM9&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0"></a>RST_TIM10&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba"></a>RST_TIM11&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361"></a>RST_TIM4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a"></a>RST_TIM5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4"></a>RST_TIM12&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1"></a>RST_TIM13&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1"></a>RST_WWDG&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"></a>RST_SPI3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265"></a>RST_UART4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2"></a>RST_UART5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718aa268cf3f3421fb383cbd85b70f1f487c"></a>RST_USB&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718aa2e28f01ba83fc92884b9fafc9de413b"></a>RST_CAN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75"></a>RST_CAN1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab"></a>RST_CAN2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a94354fbf0c2f97795b770c6389dedcf9"></a>RST_BKP&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45"></a>RST_DAC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"></a>RST_CEC&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00619">619</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaa02e63deae78644c393004fb900fe584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the Backup Domain. </p>
<p>The backup domain registers are reset to disable RTC controls and clear user data. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01168">1168</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="rcc_8h_source.html#l00420">RCC_BDCR_BDRST</a>.</p>

</div>
</div>
<a class="anchor" id="gae6012c8bf33f8cfa406a37ef88e9a47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_12mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 12MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00980">980</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00147">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00169">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph.png" border="0" usemap="#group__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" alt=""/></div>
<map name="group__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" id="group__rcc__defines_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="255,5,353,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="259,56,349,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="249,107,359,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="255,157,353,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="220,209,388,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="239,275,369,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="247,325,361,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="252,376,356,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="252,427,356,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="226,477,382,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="224,528,384,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaec148e144431957a5a0dff4d3ce581b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_16mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 16MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01044">1044</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph.png" border="0" usemap="#group__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph" alt=""/></div>
<map name="group__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph" id="group__rcc__defines_gaec148e144431957a5a0dff4d3ce581b1_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="255,5,353,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="259,56,349,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="249,107,359,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="255,157,353,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="220,209,388,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="239,275,369,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="247,325,361,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="252,376,356,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="252,427,356,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="226,477,382,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="224,528,384,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae61f5759a5cbcd628e873e951ade7f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_25mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 25MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01108">1108</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00489">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>, <a class="el" href="rcc_8h_source.html#l00462">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>, <a class="el" href="rcc_8h_source.html#l00522">RCC_CFGR2_PREDIV2_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00504">RCC_CFGR2_PREDIV_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>, <a class="el" href="rcc_8h_source.html#l00169">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00135">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00456">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00647">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00659">rcc_set_prediv1_source()</a>, <a class="el" href="rcc_8c_source.html#l00653">rcc_set_prediv2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00639">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph.png" border="0" usemap="#group__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" alt=""/></div>
<map name="group__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" id="group__rcc__defines_gae61f5759a5cbcd628e873e951ade7f1b_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="258,5,357,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="263,56,352,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="252,107,363,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="259,157,356,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c" title="RCC Set the PLL2 Multiplication Factor. " alt="" coords="220,209,395,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="223,274,391,315"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="242,340,373,367"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="250,391,365,417"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="255,441,359,468"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="255,492,359,519"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga3002a6fe10a813069b1d13c98c0a6da7" title="rcc_set_prediv1" alt="" coords="250,543,365,569"/><area shape="rect" id="node13" href="group__STM32F1xx-rcc-file.html#ga2ce7e31318695e354e955004c0050a85" title="rcc_set_prediv1_source" alt="" coords="227,593,387,620"/><area shape="rect" id="node14" href="group__STM32F1xx-rcc-file.html#ga3a206a5322c1c6f7737654e13a01c6b8" title="rcc_set_prediv2" alt="" coords="250,644,365,671"/><area shape="rect" id="node15" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="229,695,385,721"/><area shape="rect" id="node16" href="group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor. " alt="" coords="252,745,363,772"/><area shape="rect" id="node17" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="227,796,387,823"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2a1d0a3e6272c2268ed5b560fb37262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00852">852</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00072">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00189">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00144">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00169">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00212">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph.png" border="0" usemap="#group__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" id="group__rcc__defines_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="248,5,347,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="253,56,342,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="242,107,353,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="249,157,346,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="213,209,381,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="232,275,363,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="240,325,355,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="245,376,349,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="245,427,349,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="219,477,375,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="217,528,377,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga7de5e411afdd8f22d01d91613acfc844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00916">916</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00169">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph.png" border="0" usemap="#group__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph" id="group__rcc__defines_ga7de5e411afdd8f22d01d91613acfc844_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="248,5,347,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="253,56,342,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="242,107,353,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="249,157,346,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="213,209,381,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="232,275,363,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="240,325,355,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="245,376,349,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="245,427,349,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="219,477,375,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="217,528,377,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga63c14a3f3ed2799c6ad21564f97d0e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00799">799</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00072">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00189">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00147">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00212">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph.png" border="0" usemap="#group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" id="group__rcc__defines_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,477,352,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 48MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00745">745</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00073">FLASH_ACR_LATENCY_1WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00153">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>, <a class="el" href="rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00131">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00639">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph.png" border="0" usemap="#group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" alt=""/></div>
<map name="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" id="group__rcc__defines_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor. " alt="" coords="217,477,327,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,528,352,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae75d09f5953c113b10c266937e0d36a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_64mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 64MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00692">692</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00224">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00159">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>, <a class="el" href="rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00200">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00245">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00582">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00621">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00608">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00594">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph.png" border="0" usemap="#group__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph" alt=""/></div>
<map name="group__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph" id="group__rcc__defines_gae75d09f5953c113b10c266937e0d36a7_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="flash_set_ws" alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,477,352,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00351">351</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb943f9f25dc2df52890c90d468f373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00341">341</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b45443e00d0774628de632257ba9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00204">204</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00253">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d3d34d807e0934127960914833a1b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00215">215</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00274">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a class="anchor" id="gabd376925e81df9e2f78110fabcdbd893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the RTC clock. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00520">520</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="rcc_8h_source.html#l00421">RCC_BDCR_RTCEN</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gabd376925e81df9e2f78110fabcdbd893_icgraph.png" border="0" usemap="#group__rcc__defines_gabd376925e81df9e2f78110fabcdbd893_icgraph" alt=""/></div>
<map name="group__rcc__defines_gabd376925e81df9e2f78110fabcdbd893_icgraph" id="group__rcc__defines_gabd376925e81df9e2f78110fabcdbd893_icgraph">
<area shape="rect" id="node2" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state. " alt="" coords="199,5,336,32"/><area shape="rect" id="node3" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup. " alt="" coords="384,5,499,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__defines.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00403">403</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00423">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__defines.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00370">370</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00423">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga89d079556639549018fbd8d66cf5fc20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__defines.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been (see reset <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00309">309</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00425">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00437">RCC_CSR_LSION</a>.</p>

</div>
</div>
<a class="anchor" id="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__defines.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00268">268</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00425">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00437">RCC_CSR_LSION</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="143,5,309,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="143,71,309,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="143,136,309,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="146,201,306,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="146,267,306,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="159,332,293,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="159,397,293,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="159,463,293,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p>Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00070">70</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00259">RCC_CIR_HSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00260">RCC_CIR_HSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00261">RCC_CIR_LSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00262">RCC_CIR_LSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00257">RCC_CIR_PLL2RDYC</a>, <a class="el" href="rcc_8h_source.html#l00256">RCC_CIR_PLL3RDYC</a>, and <a class="el" href="rcc_8h_source.html#l00258">RCC_CIR_PLLRDYC</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f7d1d31caae583cd72443e35885902b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00136">136</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00268">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00269">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00270">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00271">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00266">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00265">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00267">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga6507734e493649ea262e10a511581d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00103">103</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00268">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00269">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00270">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00271">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00266">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00265">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00267">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga01c3b6e7aee2cee13506e3f555539008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00170">170</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00280">RCC_CIR_HSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00281">RCC_CIR_HSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00282">RCC_CIR_LSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00283">RCC_CIR_LSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00278">RCC_CIR_PLL2RDYF</a>, <a class="el" href="rcc_8h_source.html#l00277">RCC_CIR_PLL3RDYF</a>, and <a class="el" href="rcc_8h_source.html#l00279">RCC_CIR_PLLRDYF</a>.</p>

</div>
</div>
<a class="anchor" id="ga87325ef1019f246cd84ba8aa73100721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00402">rtc_auto_awake()</a>, <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>, and <a class="el" href="rtc_8c_source.html#l00370">rtc_awake_from_standby()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" id="node2" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup. " alt="" coords="435,24,549,50"/><area shape="rect" id="node3" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state. " alt="" coords="234,24,371,50"/><area shape="rect" id="node4" href="group__rtc__file.html#ga19032c3fbc1546712c5bc534e5ddbf48" title="RTC Start RTC after Standby Mode. " alt="" coords="219,74,387,101"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga6f3e2843e5d017717da66599ccc5daef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gabb1b312c6db8db25447460742dcdb566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaaf3dd53c1ced02082fce0076976547a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3779f1460275e6788f706c61d7f77205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf58f3540cedf5a15e31e8ac453834079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_rtc_clock_enabled_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC RTC Clock Enabled Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>uint32_t. Nonzero if the RTC Clock is enabled. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00510">510</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="rcc_8h_source.html#l00421">RCC_BDCR_RTCEN</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00402">rtc_auto_awake()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaf58f3540cedf5a15e31e8ac453834079_icgraph.png" border="0" usemap="#group__rcc__defines_gaf58f3540cedf5a15e31e8ac453834079_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaf58f3540cedf5a15e31e8ac453834079_icgraph" id="group__rcc__defines_gaf58f3540cedf5a15e31e8ac453834079_icgraph">
<area shape="rect" id="node2" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup. " alt="" coords="233,5,348,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p>The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>uint32_t. Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00582">582</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00090">RCC_CFGR_ADCPRE</a>, and <a class="el" href="rcc_8h_source.html#l00089">RCC_CFGR_ADCPRE_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph.png" border="0" usemap="#group__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" id="group__rcc__defines_ga190cb3bbb95d687334d00e15bfab5b56_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="164,5,331,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="164,71,331,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="164,136,331,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="167,201,327,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="167,267,327,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="180,332,315,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="180,397,315,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="180,463,315,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae192b2cd0f37124db5ed76d599a5671b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00621">621</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00099">RCC_CFGR_HPRE</a>, and <a class="el" href="rcc_8h_source.html#l00098">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="151,5,317,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="151,71,317,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="151,136,317,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="154,201,314,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="154,267,314,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="167,332,301,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="167,397,301,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="167,463,301,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga648726dbed9b010d181306103c9eb51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll2_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL2 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00456">456</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00469">RCC_CFGR2_PLL2MUL</a>, and <a class="el" href="rcc_8h_source.html#l00468">RCC_CFGR2_PLL2MUL_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga648726dbed9b010d181306103c9eb51c_icgraph.png" border="0" usemap="#group__rcc__defines_ga648726dbed9b010d181306103c9eb51c_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga648726dbed9b010d181306103c9eb51c_icgraph" id="group__rcc__defines_ga648726dbed9b010d181306103c9eb51c_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="228,5,395,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga548fdeeacbf0c2199b0851a8c71ff872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll3_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL3 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00470">470</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00466">RCC_CFGR2_PLL3MUL</a>, and <a class="el" href="rcc_8h_source.html#l00465">RCC_CFGR2_PLL3MUL_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00442">442</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00084">RCC_CFGR_PLLMUL</a>, and <a class="el" href="rcc_8h_source.html#l00083">RCC_CFGR_PLLMUL_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="group__rcc__defines_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="221,5,388,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="221,71,388,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="221,136,388,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="225,201,385,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="225,267,385,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="237,332,372,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="237,397,372,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="237,463,372,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00484">484</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00087">RCC_CFGR_PLLSRC</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="group__rcc__defines_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="184,5,351,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="184,71,351,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="184,136,351,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="187,201,347,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="187,267,347,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="200,332,335,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="200,397,335,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="200,463,335,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae307406af5f22597be382a3eecc7b54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00498">498</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00086">RCC_CFGR_PLLXTPRE</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph.png" border="0" usemap="#group__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph" alt=""/></div>
<map name="group__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph" id="group__rcc__defines_gae307406af5f22597be382a3eecc7b54b_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="168,5,335,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="168,71,335,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,136,335,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="171,201,331,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="171,267,331,308"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB1 prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00608">608</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00096">RCC_CFGR_PPRE1</a>, and <a class="el" href="rcc_8h_source.html#l00095">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="157,5,324,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="157,71,324,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="157,136,324,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="161,201,321,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="161,267,321,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="173,332,308,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="173,397,308,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="173,463,308,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac40c9478480f3a44c381c15482a563cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>Unsigned int32. APB2 prescale factor <a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00594">594</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00093">RCC_CFGR_PPRE2</a>, and <a class="el" href="rcc_8h_source.html#l00092">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" id="group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="157,5,324,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="157,71,324,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="157,136,324,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="161,201,321,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="161,267,321,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="173,332,308,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="173,397,308,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="173,463,308,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3002a6fe10a813069b1d13c98c0a6da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00647">647</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00475">RCC_CFGR2_PREDIV1</a>, and <a class="el" href="rcc_8h_source.html#l00474">RCC_CFGR2_PREDIV1_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph.png" border="0" usemap="#group__rcc__defines_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" id="group__rcc__defines_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,5,335,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2ce7e31318695e354e955004c0050a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rccsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00659">659</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="rcc_8h_source.html#l00463">RCC_CFGR2_PREDIV1SRC</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2ce7e31318695e354e955004c0050a85_icgraph.png" border="0" usemap="#group__rcc__defines_ga2ce7e31318695e354e955004c0050a85_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga2ce7e31318695e354e955004c0050a85_icgraph" id="group__rcc__defines_ga2ce7e31318695e354e955004c0050a85_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="213,5,380,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3a206a5322c1c6f7737654e13a01c6b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00653">653</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00472">RCC_CFGR2_PREDIV2</a>, and <a class="el" href="rcc_8h_source.html#l00471">RCC_CFGR2_PREDIV2_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph.png" border="0" usemap="#group__rcc__defines_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" id="group__rcc__defines_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,5,335,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1a7e55c7554def2e7152af495e1565a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtc_clock_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the RTC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>. RTC clock source. Only HSE/128, LSE and LSI. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00531">531</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00425">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00424">RCC_BDCR_LSERDY</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="rcc_8h_source.html#l00437">RCC_CSR_LSION</a>, and <a class="el" href="rcc_8h_source.html#l00436">RCC_CSR_LSIRDY</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1a7e55c7554def2e7152af495e1565a8_icgraph.png" border="0" usemap="#group__rcc__defines_ga1a7e55c7554def2e7152af495e1565a8_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga1a7e55c7554def2e7152af495e1565a8_icgraph" id="group__rcc__defines_ga1a7e55c7554def2e7152af495e1565a8_icgraph">
<area shape="rect" id="node2" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state. " alt="" coords="224,5,361,32"/><area shape="rect" id="node3" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup. " alt="" coords="409,5,524,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2c291271812c333d975807cd5ec99a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>Unsigned int32. System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00428">428</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00105">RCC_CFGR_SW</a>, and <a class="el" href="rcc_8h_source.html#l00104">RCC_CFGR_SW_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" id="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="209,5,376,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="209,71,376,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="209,136,376,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="213,201,373,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="213,267,373,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="225,332,360,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="225,397,360,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="225,463,360,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gad434015520b42043657d7478f8308c37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p>The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>Unsigned int32. USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00639">639</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00081">RCC_CFGR_USBPRE</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph.png" border="0" usemap="#group__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph" alt=""/></div>
<map name="group__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph" id="group__rcc__defines_gad434015520b42043657d7478f8308c37_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="164,5,331,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="180,71,315,112"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3373359648b1677ac49d2fe86bff99b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00676">676</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00102">RCC_CFGR_SWS</a>, and <a class="el" href="rcc_8h_source.html#l00101">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Wait for Oscillator Ready. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00226">226</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00424">RCC_BDCR_LSERDY</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="rcc_8h_source.html#l00075">RCC_CR_HSIRDY</a>, <a class="el" href="rcc_8h_source.html#l00065">RCC_CR_PLL2RDY</a>, <a class="el" href="rcc_8h_source.html#l00063">RCC_CR_PLL3RDY</a>, <a class="el" href="rcc_8h_source.html#l00067">RCC_CR_PLLRDY</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00436">RCC_CSR_LSIRDY</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz. " alt="" coords="213,5,380,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz. " alt="" coords="213,71,380,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="213,136,380,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="217,201,377,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="217,267,377,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="229,332,364,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="229,397,364,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="229,463,364,504"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga86f90a27c26bc25e22999419f7d08622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the default clock frequencies. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00057">57</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00058">58</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00980">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01044">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01108">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00852">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00916">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00799">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00745">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00692">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Dec 7 2015 13:21:35 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
