- ğŸ‘‹ Hi, Iâ€™m @ZongRuLi
- ğŸ‘€ Iâ€™m interested in ASIC Design Verification
- ğŸŒ± Iâ€™m currently learning SystemVerilog, UVM verification, CPU architecture, parallel architecture, high level synthesis
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL design/verification
- ğŸ“« How to reach me: zli87@ncsu.edu

<!---
ZongRuLi/ZongRuLi is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
