<stg><name>backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="461" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:10 %sext_ln102 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:11 %mul_ln102 = mul i25 %sext_ln102, i25 154

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln102, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %delta = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln102, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:14 %sext_ln102_1 = sext i15 %delta

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln102, i32 9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="25">
<![CDATA[
entry_ifconv:16 %trunc_ln102 = trunc i25 %mul_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:17 %icmp_ln102 = icmp_ne  i9 %trunc_ln102, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln102, i32 10

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %or_ln102 = or i1 %tmp_30, i1 %icmp_ln102

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln102 = and i1 %or_ln102, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln102"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:21 %zext_ln102 = zext i1 %and_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %delta_1 = add i16 %sext_ln102_1, i16 %zext_ln102

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %delta_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3">
<![CDATA[
entry_ifconv:33 %k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="3">
<![CDATA[
entry_ifconv:34 %trunc_ln108 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:37 %u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:38 %zext_ln112_1 = zext i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:39 %LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:40 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:0 %LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:0 %LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B2_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:0 %LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="LUT_B3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %xor_ln102 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %or_ln102_2 = or i1 %tmp_32, i1 %xor_ln102

]]></Node>
<StgValue><ssdm name="or_ln102_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %xor_ln102_1 = xor i1 %tmp, i1 %or_ln102_2

]]></Node>
<StgValue><ssdm name="xor_ln102_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %xor_ln102_2 = xor i1 %xor_ln102_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln102_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln102_1 = or i1 %tmp_32, i1 %xor_ln102_2

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %and_ln102_1 = and i1 %or_ln102_1, i1 %xor_ln102

]]></Node>
<StgValue><ssdm name="and_ln102_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:30 %delta_2 = select i1 %and_ln102_1, i16 32767, i16 %delta_1

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="16">
<![CDATA[
entry_ifconv:31 %sext_ln108 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:32 %sext_ln108_1 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="1">
<![CDATA[
entry_ifconv:36 %zext_ln108 = zext i1 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:40 %LUT_B0_load = load i8 %LUT_B0_addr

]]></Node>
<StgValue><ssdm name="LUT_B0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:41 %zext_ln112_2 = zext i8 %LUT_B0_load

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:42 %mul_ln112 = mul i24 %sext_ln108_1, i24 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:43 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:44 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:45 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:46 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:47 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:48 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:49 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:50 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %LUT_B1_load = load i8 %LUT_B1_addr

]]></Node>
<StgValue><ssdm name="LUT_B1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:2 %zext_ln113_2 = zext i10 %LUT_B1_load

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:3 %mul_ln113 = mul i26 %zext_ln113_2, i26 %sext_ln108

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:4 %add_ln113 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:5 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:6 %zext_ln113 = zext i1 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %LUT_B2_load = load i8 %LUT_B2_addr

]]></Node>
<StgValue><ssdm name="LUT_B2_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:4 %add_ln114 = add i3 %k, i3 2

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:5 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:6 %zext_ln114 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %LUT_B3_load = load i8 %LUT_B3_addr

]]></Node>
<StgValue><ssdm name="LUT_B3_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:4 %add_ln115 = add i3 %k, i3 3

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:5 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:6 %zext_ln115 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:7 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:9 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:10 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:8 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:47 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:48 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:49 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:50 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
entry_ifconv:51 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:52 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:53 %sext_ln112 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="24">
<![CDATA[
entry_ifconv:54 %sext_ln112_1 = sext i24 %mul_ln112

]]></Node>
<StgValue><ssdm name="sext_ln112_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="24">
<![CDATA[
entry_ifconv:55 %sext_ln112_2 = sext i24 %mul_ln112

]]></Node>
<StgValue><ssdm name="sext_ln112_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:56 %sub_ln112 = sub i27 %sext_ln112, i27 %sext_ln112_2

]]></Node>
<StgValue><ssdm name="sub_ln112"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:57 %icmp_ln112 = icmp_eq  i26 %shl_ln, i26 %sext_ln112_1

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:58 %br_ln112 = br i1 %icmp_ln112, void %if.end.i.i511, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.222:0 %store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.222:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.121:0 %store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.121:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.020:0 %store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.020:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.323:0 %store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
<literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.323:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit19

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:0 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 26

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511:1 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:2 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511:3 %trunc_ln112 = trunc i27 %sub_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511:4 %icmp_ln112_2 = icmp_ne  i9 %trunc_ln112, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln112_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:5 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:6 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:7 %or_ln112 = or i1 %tmp_37, i1 %icmp_ln112_2

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:8 %and_ln112 = and i1 %or_ln112, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511:9 %zext_ln112 = zext i1 %and_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511:10 %add_ln112 = add i16 %trunc_ln4, i16 %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i511:11 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %sext_ln113 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %sext_ln113_1 = sext i26 %mul_ln113

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:19 %sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_1

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %icmp_ln113 = icmp_eq  i26 %shl_ln1, i26 %mul_ln113

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %br_ln113 = br i1 %icmp_ln113, void %if.end.i.i319, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:0 %store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.237:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:0 %store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.136:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:0 %store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.338:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:0 %store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.035:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:0 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319:1 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:2 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319:3 %trunc_ln113 = trunc i27 %sub_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319:4 %icmp_ln113_1 = icmp_ne  i9 %trunc_ln113, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:5 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:6 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:7 %or_ln113 = or i1 %tmp_44, i1 %icmp_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:8 %and_ln113 = and i1 %or_ln113, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319:9 %zext_ln113_1 = zext i1 %and_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319:10 %add_ln113_1 = add i16 %trunc_ln5, i16 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i319:11 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:2 %zext_ln114_2 = zext i10 %LUT_B2_load

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:3 %mul_ln114 = mul i26 %zext_ln114_2, i26 %sext_ln108

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %sext_ln114 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %sext_ln114_1 = sext i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:19 %sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %icmp_ln114 = icmp_eq  i26 %shl_ln2, i26 %mul_ln114

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %br_ln114 = br i1 %icmp_ln114, void %if.end.i.i127, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.252:0 %store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.252:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.353:0 %store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.353:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.050:0 %store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.050:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.151:0 %store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.151:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit49

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:2 %zext_ln115_2 = zext i8 %LUT_B3_load

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:3 %mul_ln115 = mul i24 %zext_ln115_2, i24 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6, i16 0, i2 %trunc_ln108

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %sext_ln115 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %sext_ln115_1 = sext i24 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:19 %sext_ln115_2 = sext i24 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %icmp_ln115 = icmp_eq  i26 %shl_ln3, i26 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %br_ln115 = br i1 %icmp_ln115, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.372:0 %store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.372:1 %br_ln115 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.170:0 %store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.170:1 %br_ln115 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.069:0 %store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.069:1 %br_ln115 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.271:0 %store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.271:1 %br_ln115 = br void %V42.i.i22.i.i760.exit68

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i509:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.323, i2 0, void %V42.i.i22.i.i482680.case.020, i2 1, void %V42.i.i22.i.i482680.case.121, i2 2, void %V42.i.i22.i.i482680.case.222

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:0 %store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:0 %store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:0 %store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.0:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:0 %store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:0 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln112, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:1 %xor_ln112 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:2 %or_ln112_3 = or i1 %tmp_39, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="or_ln112_3"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:3 %xor_ln112_2 = xor i1 %tmp_34, i1 %or_ln112_3

]]></Node>
<StgValue><ssdm name="xor_ln112_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:4 %xor_ln112_1 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:5 %xor_ln112_3 = xor i1 %xor_ln112_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:6 %or_ln112_1 = or i1 %tmp_39, i1 %xor_ln112_3

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:7 %and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112_1

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:8 %or_ln112_4 = or i1 %tmp_36, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="or_ln112_4"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:9 %xor_ln112_4 = xor i1 %or_ln112_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:10 %and_ln112_2 = and i1 %tmp_34, i1 %xor_ln112_4

]]></Node>
<StgValue><ssdm name="and_ln112_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:11 %or_ln112_2 = or i1 %and_ln112_2, i1 %and_ln112_1

]]></Node>
<StgValue><ssdm name="or_ln112_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit_ifconv:12 %br_ln112 = br i1 %or_ln112_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln112 = br i1 %and_ln112_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln112 = br i1 %and_ln112_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.313, i2 0, void %V42.i.i22.i.i482680.case.010, i2 1, void %V42.i.i22.i.i482680.case.111, i2 2, void %V42.i.i22.i.i482680.case.212

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i317:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:0 %store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:0 %store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.1:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:0 %store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:0 %store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.0:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:0 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:1 %xor_ln113 = xor i1 %tmp_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:2 %or_ln113_3 = or i1 %tmp_46, i1 %xor_ln113

]]></Node>
<StgValue><ssdm name="or_ln113_3"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:3 %xor_ln113_2 = xor i1 %tmp_41, i1 %or_ln113_3

]]></Node>
<StgValue><ssdm name="xor_ln113_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:4 %xor_ln113_1 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:5 %xor_ln113_3 = xor i1 %xor_ln113_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_3"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:6 %or_ln113_1 = or i1 %tmp_46, i1 %xor_ln113_3

]]></Node>
<StgValue><ssdm name="or_ln113_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:7 %and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1

]]></Node>
<StgValue><ssdm name="and_ln113_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:8 %or_ln113_4 = or i1 %tmp_43, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="or_ln113_4"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:9 %xor_ln113_4 = xor i1 %or_ln113_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_4"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:10 %and_ln113_2 = and i1 %tmp_41, i1 %xor_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_2"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:11 %or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113_2"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit_ifconv:12 %br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.025, i2 2, void %V42.i.i22.i.i290706.case.328, i2 0, void %V42.i.i22.i.i290706.case.126, i2 1, void %V42.i.i22.i.i290706.case.227

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.030, i2 2, void %V42.i.i22.i.i290706.case.333, i2 0, void %V42.i.i22.i.i290706.case.131, i2 1, void %V42.i.i22.i.i290706.case.232

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i125:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.151, i2 2, void %V42.i.i22.i.i98733.case.050, i2 1, void %V42.i.i22.i.i98733.case.353, i2 0, void %V42.i.i22.i.i98733.case.252

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:0 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127:1 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:2 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127:3 %trunc_ln114 = trunc i27 %sub_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127:4 %icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:5 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:6 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:7 %or_ln114 = or i1 %tmp_51, i1 %icmp_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:8 %and_ln114 = and i1 %or_ln114, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127:9 %zext_ln114_1 = zext i1 %and_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127:10 %add_ln114_1 = add i16 %trunc_ln6, i16 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i127:11 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:0 %store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.2:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:0 %store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:0 %store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.0:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:0 %store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.1:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:0 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:1 %xor_ln114 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:2 %or_ln114_3 = or i1 %tmp_53, i1 %xor_ln114

]]></Node>
<StgValue><ssdm name="or_ln114_3"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:3 %xor_ln114_2 = xor i1 %tmp_48, i1 %or_ln114_3

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:4 %xor_ln114_1 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:5 %xor_ln114_3 = xor i1 %xor_ln114_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_3"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:6 %or_ln114_1 = or i1 %tmp_53, i1 %xor_ln114_3

]]></Node>
<StgValue><ssdm name="or_ln114_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:7 %and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="and_ln114_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:8 %or_ln114_4 = or i1 %tmp_50, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="or_ln114_4"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:9 %xor_ln114_4 = xor i1 %or_ln114_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:10 %and_ln114_2 = and i1 %tmp_48, i1 %xor_ln114_4

]]></Node>
<StgValue><ssdm name="and_ln114_2"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:11 %or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1

]]></Node>
<StgValue><ssdm name="or_ln114_2"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit_ifconv:12 %br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.141, i2 2, void %V42.i.i22.i.i98733.case.040, i2 1, void %V42.i.i22.i.i98733.case.343, i2 0, void %V42.i.i22.i.i98733.case.242

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.146, i2 2, void %V42.i.i22.i.i98733.case.045, i2 1, void %V42.i.i22.i.i98733.case.348, i2 0, void %V42.i.i22.i.i98733.case.247

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.271, i2 1, void %V42.i.i22.i.i760.case.069, i2 2, void %V42.i.i22.i.i760.case.170, i2 0, void %V42.i.i22.i.i760.case.372

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:0 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:1 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:2 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i:3 %trunc_ln115 = trunc i27 %sub_ln115

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:4 %icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:5 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:6 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:7 %or_ln115 = or i1 %tmp_58, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:8 %and_ln115 = and i1 %or_ln115, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i:9 %zext_ln115_1 = zext i1 %and_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:10 %add_ln115_1 = add i16 %trunc_ln7, i16 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i:11 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:0 %store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.3:1 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:0 %store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.1:1 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:0 %store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.0:1 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:0 %store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.2:1 %br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:0 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:1 %xor_ln115 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:2 %or_ln115_3 = or i1 %tmp_59, i1 %xor_ln115

]]></Node>
<StgValue><ssdm name="or_ln115_3"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:3 %xor_ln115_2 = xor i1 %tmp_55, i1 %or_ln115_3

]]></Node>
<StgValue><ssdm name="xor_ln115_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:4 %xor_ln115_1 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:5 %xor_ln115_3 = xor i1 %xor_ln115_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_3"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:6 %or_ln115_1 = or i1 %tmp_59, i1 %xor_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:7 %and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:8 %or_ln115_4 = or i1 %tmp_57, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="or_ln115_4"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:9 %xor_ln115_4 = xor i1 %or_ln115_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_4"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:10 %and_ln115_2 = and i1 %tmp_55, i1 %xor_ln115_4

]]></Node>
<StgValue><ssdm name="and_ln115_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:11 %or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_2"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit_ifconv:12 %br_ln115 = br i1 %or_ln115_2, void %for.end62, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then9.i.i.i:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.261, i2 1, void %V42.i.i22.i.i760.case.059, i2 2, void %V42.i.i22.i.i760.case.160, i2 0, void %V42.i.i22.i.i760.case.362

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then2.i.i.i:0 %switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.266, i2 1, void %V42.i.i22.i.i760.case.064, i2 2, void %V42.i.i22.i.i760.case.165, i2 0, void %V42.i.i22.i.i760.case.367

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit19:0 %br_ln112 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.212:0 %store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.212:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.111:0 %store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.111:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.010:0 %store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.010:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.313:0 %store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.313:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit9:0 %br_ln112 = br void %if.end15.i.i.i601

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601:0 %br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:0 %store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.217:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:0 %store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.116:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:0 %store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.015:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:0 %store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.318:1 %br_ln112 = br void %V42.i.i22.i.i482680.exit14

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln112_2" val="1"/>
<literal name="and_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit14:0 %br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit34:0 %br_ln113 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.227:0 %store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.227:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.126:0 %store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.126:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.328:0 %store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.328:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.025:0 %store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.025:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit24

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit24:0 %br_ln113 = br void %if.end15.i.i.i409

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.232:0 %store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.232:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.131:0 %store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.131:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.333:0 %store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.333:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.030:0 %store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.030:1 %br_ln113 = br void %V42.i.i22.i.i290706.exit29

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln113_2" val="1"/>
<literal name="and_ln113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit29:0 %br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit49:0 %br_ln114 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.242:0 %store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.242:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.343:0 %store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.343:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.040:0 %store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.040:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.141:0 %store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.141:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit39

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit39:0 %br_ln114 = br void %if.end15.i.i.i217

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.247:0 %store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.247:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.348:0 %store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.348:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.045:0 %store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.045:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.146:0 %store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.146:1 %br_ln114 = br void %V42.i.i22.i.i98733.exit44

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln114_2" val="1"/>
<literal name="and_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit44:0 %br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit68:0 %br_ln115 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.362:0 %store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.362:1 %br_ln115 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.160:0 %store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.160:1 %br_ln115 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.059:0 %store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.059:1 %br_ln115 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.261:0 %store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.261:1 %br_ln115 = br void %V42.i.i22.i.i760.exit58

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit58:0 %br_ln115 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln115 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.367:0 %store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="0"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.367:1 %br_ln115 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.165:0 %store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-2"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.165:1 %br_ln115 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.064:0 %store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.064:1 %br_ln115 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.266:0 %store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln108" val="-1"/>
<literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.266:1 %br_ln115 = br void %V42.i.i22.i.i760.exit63

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115_2" val="1"/>
<literal name="and_ln115_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit63:0 %br_ln115 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0">
<![CDATA[
for.end62:0 %ret_ln119 = ret

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="465" name="dL_dy_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dL_dy_val"/></StgValue>
</port>
<port id="466" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54"/></StgValue>
</port>
<port id="467" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53"/></StgValue>
</port>
<port id="468" name="LUT_B0" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="469" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="470" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="471" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="472" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="473" name="LUT_B1" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="474" name="LUT_B2" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="475" name="LUT_B3" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="477" from="_ssdm_op_Read.ap_auto.i16" to="dL_dy_val_read" fromId="476" toId="6">
</dataflow>
<dataflow id="478" from="dL_dy_val" to="dL_dy_val_read" fromId="465" toId="6">
</dataflow>
<dataflow id="479" from="dL_dy_val_read" to="sext_ln102" fromId="6" toId="7">
</dataflow>
<dataflow id="480" from="sext_ln102" to="mul_ln102" fromId="7" toId="8">
</dataflow>
<dataflow id="482" from="StgValue_481" to="mul_ln102" fromId="481" toId="8">
</dataflow>
<dataflow id="484" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="483" toId="9">
</dataflow>
<dataflow id="485" from="mul_ln102" to="tmp" fromId="8" toId="9">
</dataflow>
<dataflow id="487" from="StgValue_486" to="tmp" fromId="486" toId="9">
</dataflow>
<dataflow id="489" from="_ssdm_op_PartSelect.i15.i25.i32.i32" to="delta" fromId="488" toId="10">
</dataflow>
<dataflow id="490" from="mul_ln102" to="delta" fromId="8" toId="10">
</dataflow>
<dataflow id="492" from="StgValue_491" to="delta" fromId="491" toId="10">
</dataflow>
<dataflow id="493" from="StgValue_486" to="delta" fromId="486" toId="10">
</dataflow>
<dataflow id="494" from="delta" to="sext_ln102_1" fromId="10" toId="11">
</dataflow>
<dataflow id="495" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_29" fromId="483" toId="12">
</dataflow>
<dataflow id="496" from="mul_ln102" to="tmp_29" fromId="8" toId="12">
</dataflow>
<dataflow id="498" from="StgValue_497" to="tmp_29" fromId="497" toId="12">
</dataflow>
<dataflow id="499" from="mul_ln102" to="trunc_ln102" fromId="8" toId="13">
</dataflow>
<dataflow id="500" from="trunc_ln102" to="icmp_ln102" fromId="13" toId="14">
</dataflow>
<dataflow id="502" from="StgValue_501" to="icmp_ln102" fromId="501" toId="14">
</dataflow>
<dataflow id="503" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_30" fromId="483" toId="15">
</dataflow>
<dataflow id="504" from="mul_ln102" to="tmp_30" fromId="8" toId="15">
</dataflow>
<dataflow id="505" from="StgValue_491" to="tmp_30" fromId="491" toId="15">
</dataflow>
<dataflow id="506" from="tmp_30" to="or_ln102" fromId="15" toId="16">
</dataflow>
<dataflow id="507" from="icmp_ln102" to="or_ln102" fromId="14" toId="16">
</dataflow>
<dataflow id="508" from="or_ln102" to="and_ln102" fromId="16" toId="17">
</dataflow>
<dataflow id="509" from="tmp_29" to="and_ln102" fromId="12" toId="17">
</dataflow>
<dataflow id="510" from="and_ln102" to="zext_ln102" fromId="17" toId="18">
</dataflow>
<dataflow id="511" from="sext_ln102_1" to="delta_1" fromId="11" toId="19">
</dataflow>
<dataflow id="512" from="zext_ln102" to="delta_1" fromId="18" toId="19">
</dataflow>
<dataflow id="514" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_32" fromId="513" toId="20">
</dataflow>
<dataflow id="515" from="delta_1" to="tmp_32" fromId="19" toId="20">
</dataflow>
<dataflow id="517" from="StgValue_516" to="tmp_32" fromId="516" toId="20">
</dataflow>
<dataflow id="518" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54" to="k" fromId="466" toId="21">
</dataflow>
<dataflow id="519" from="k" to="trunc_ln108" fromId="21" toId="22">
</dataflow>
<dataflow id="521" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_33" fromId="520" toId="23">
</dataflow>
<dataflow id="522" from="k" to="tmp_33" fromId="21" toId="23">
</dataflow>
<dataflow id="524" from="StgValue_523" to="tmp_33" fromId="523" toId="23">
</dataflow>
<dataflow id="525" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53" to="u_index" fromId="467" toId="24">
</dataflow>
<dataflow id="526" from="u_index" to="zext_ln112_1" fromId="24" toId="25">
</dataflow>
<dataflow id="527" from="LUT_B0" to="LUT_B0_addr" fromId="468" toId="26">
</dataflow>
<dataflow id="529" from="StgValue_528" to="LUT_B0_addr" fromId="528" toId="26">
</dataflow>
<dataflow id="530" from="zext_ln112_1" to="LUT_B0_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="531" from="LUT_B0_addr" to="LUT_B0_load" fromId="26" toId="27">
</dataflow>
<dataflow id="532" from="LUT_B1" to="LUT_B1_addr" fromId="473" toId="28">
</dataflow>
<dataflow id="533" from="StgValue_528" to="LUT_B1_addr" fromId="528" toId="28">
</dataflow>
<dataflow id="534" from="zext_ln112_1" to="LUT_B1_addr" fromId="25" toId="28">
</dataflow>
<dataflow id="535" from="LUT_B1_addr" to="LUT_B1_load" fromId="28" toId="29">
</dataflow>
<dataflow id="536" from="LUT_B2" to="LUT_B2_addr" fromId="474" toId="30">
</dataflow>
<dataflow id="537" from="StgValue_528" to="LUT_B2_addr" fromId="528" toId="30">
</dataflow>
<dataflow id="538" from="zext_ln112_1" to="LUT_B2_addr" fromId="25" toId="30">
</dataflow>
<dataflow id="539" from="LUT_B2_addr" to="LUT_B2_load" fromId="30" toId="31">
</dataflow>
<dataflow id="540" from="LUT_B3" to="LUT_B3_addr" fromId="475" toId="32">
</dataflow>
<dataflow id="541" from="StgValue_528" to="LUT_B3_addr" fromId="528" toId="32">
</dataflow>
<dataflow id="542" from="zext_ln112_1" to="LUT_B3_addr" fromId="25" toId="32">
</dataflow>
<dataflow id="543" from="LUT_B3_addr" to="LUT_B3_load" fromId="32" toId="33">
</dataflow>
<dataflow id="544" from="tmp" to="xor_ln102" fromId="9" toId="34">
</dataflow>
<dataflow id="546" from="StgValue_545" to="xor_ln102" fromId="545" toId="34">
</dataflow>
<dataflow id="547" from="tmp_32" to="or_ln102_2" fromId="20" toId="35">
</dataflow>
<dataflow id="548" from="xor_ln102" to="or_ln102_2" fromId="34" toId="35">
</dataflow>
<dataflow id="549" from="tmp" to="xor_ln102_1" fromId="9" toId="36">
</dataflow>
<dataflow id="550" from="or_ln102_2" to="xor_ln102_1" fromId="35" toId="36">
</dataflow>
<dataflow id="551" from="xor_ln102_1" to="xor_ln102_2" fromId="36" toId="37">
</dataflow>
<dataflow id="552" from="StgValue_545" to="xor_ln102_2" fromId="545" toId="37">
</dataflow>
<dataflow id="553" from="tmp_32" to="or_ln102_1" fromId="20" toId="38">
</dataflow>
<dataflow id="554" from="xor_ln102_2" to="or_ln102_1" fromId="37" toId="38">
</dataflow>
<dataflow id="555" from="or_ln102_1" to="and_ln102_1" fromId="38" toId="39">
</dataflow>
<dataflow id="556" from="xor_ln102" to="and_ln102_1" fromId="34" toId="39">
</dataflow>
<dataflow id="557" from="and_ln102_1" to="delta_2" fromId="39" toId="40">
</dataflow>
<dataflow id="559" from="StgValue_558" to="delta_2" fromId="558" toId="40">
</dataflow>
<dataflow id="560" from="delta_1" to="delta_2" fromId="19" toId="40">
</dataflow>
<dataflow id="561" from="delta_2" to="sext_ln108" fromId="40" toId="41">
</dataflow>
<dataflow id="562" from="delta_2" to="sext_ln108_1" fromId="40" toId="42">
</dataflow>
<dataflow id="563" from="tmp_33" to="zext_ln108" fromId="23" toId="43">
</dataflow>
<dataflow id="564" from="LUT_B0_addr" to="LUT_B0_load" fromId="26" toId="44">
</dataflow>
<dataflow id="565" from="LUT_B0_load" to="zext_ln112_2" fromId="44" toId="45">
</dataflow>
<dataflow id="566" from="sext_ln108_1" to="mul_ln112" fromId="42" toId="46">
</dataflow>
<dataflow id="567" from="zext_ln112_2" to="mul_ln112" fromId="45" toId="46">
</dataflow>
<dataflow id="568" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" fromId="469" toId="47">
</dataflow>
<dataflow id="569" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" fromId="528" toId="47">
</dataflow>
<dataflow id="570" from="zext_ln108" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" fromId="43" toId="47">
</dataflow>
<dataflow id="571" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" fromId="470" toId="48">
</dataflow>
<dataflow id="572" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" fromId="528" toId="48">
</dataflow>
<dataflow id="573" from="zext_ln108" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" fromId="43" toId="48">
</dataflow>
<dataflow id="574" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" fromId="471" toId="49">
</dataflow>
<dataflow id="575" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" fromId="528" toId="49">
</dataflow>
<dataflow id="576" from="zext_ln108" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" fromId="43" toId="49">
</dataflow>
<dataflow id="577" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" fromId="472" toId="50">
</dataflow>
<dataflow id="578" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" fromId="528" toId="50">
</dataflow>
<dataflow id="579" from="zext_ln108" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" fromId="43" toId="50">
</dataflow>
<dataflow id="580" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load" fromId="47" toId="51">
</dataflow>
<dataflow id="581" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load" fromId="48" toId="52">
</dataflow>
<dataflow id="582" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load" fromId="49" toId="53">
</dataflow>
<dataflow id="583" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load" fromId="50" toId="54">
</dataflow>
<dataflow id="584" from="LUT_B1_addr" to="LUT_B1_load" fromId="28" toId="55">
</dataflow>
<dataflow id="585" from="LUT_B1_load" to="zext_ln113_2" fromId="55" toId="56">
</dataflow>
<dataflow id="586" from="zext_ln113_2" to="mul_ln113" fromId="56" toId="57">
</dataflow>
<dataflow id="587" from="sext_ln108" to="mul_ln113" fromId="41" toId="57">
</dataflow>
<dataflow id="588" from="k" to="add_ln113" fromId="21" toId="58">
</dataflow>
<dataflow id="590" from="StgValue_589" to="add_ln113" fromId="589" toId="58">
</dataflow>
<dataflow id="591" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_40" fromId="520" toId="59">
</dataflow>
<dataflow id="592" from="add_ln113" to="tmp_40" fromId="58" toId="59">
</dataflow>
<dataflow id="593" from="StgValue_523" to="tmp_40" fromId="523" toId="59">
</dataflow>
<dataflow id="594" from="tmp_40" to="zext_ln113" fromId="59" toId="60">
</dataflow>
<dataflow id="595" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" fromId="469" toId="61">
</dataflow>
<dataflow id="596" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" fromId="528" toId="61">
</dataflow>
<dataflow id="597" from="zext_ln113" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" fromId="60" toId="61">
</dataflow>
<dataflow id="598" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" fromId="470" toId="62">
</dataflow>
<dataflow id="599" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" fromId="528" toId="62">
</dataflow>
<dataflow id="600" from="zext_ln113" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" fromId="60" toId="62">
</dataflow>
<dataflow id="601" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" fromId="471" toId="63">
</dataflow>
<dataflow id="602" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" fromId="528" toId="63">
</dataflow>
<dataflow id="603" from="zext_ln113" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" fromId="60" toId="63">
</dataflow>
<dataflow id="604" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" fromId="472" toId="64">
</dataflow>
<dataflow id="605" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" fromId="528" toId="64">
</dataflow>
<dataflow id="606" from="zext_ln113" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" fromId="60" toId="64">
</dataflow>
<dataflow id="607" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4" fromId="61" toId="65">
</dataflow>
<dataflow id="608" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4" fromId="62" toId="66">
</dataflow>
<dataflow id="609" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4" fromId="63" toId="67">
</dataflow>
<dataflow id="610" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4" fromId="64" toId="68">
</dataflow>
<dataflow id="611" from="LUT_B2_addr" to="LUT_B2_load" fromId="30" toId="69">
</dataflow>
<dataflow id="612" from="k" to="add_ln114" fromId="21" toId="70">
</dataflow>
<dataflow id="614" from="StgValue_613" to="add_ln114" fromId="613" toId="70">
</dataflow>
<dataflow id="615" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_47" fromId="520" toId="71">
</dataflow>
<dataflow id="616" from="add_ln114" to="tmp_47" fromId="70" toId="71">
</dataflow>
<dataflow id="617" from="StgValue_523" to="tmp_47" fromId="523" toId="71">
</dataflow>
<dataflow id="618" from="tmp_47" to="zext_ln114" fromId="71" toId="72">
</dataflow>
<dataflow id="619" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" fromId="469" toId="73">
</dataflow>
<dataflow id="620" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" fromId="528" toId="73">
</dataflow>
<dataflow id="621" from="zext_ln114" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" fromId="72" toId="73">
</dataflow>
<dataflow id="622" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" fromId="470" toId="74">
</dataflow>
<dataflow id="623" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" fromId="528" toId="74">
</dataflow>
<dataflow id="624" from="zext_ln114" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" fromId="72" toId="74">
</dataflow>
<dataflow id="625" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" fromId="471" toId="75">
</dataflow>
<dataflow id="626" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" fromId="528" toId="75">
</dataflow>
<dataflow id="627" from="zext_ln114" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" fromId="72" toId="75">
</dataflow>
<dataflow id="628" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" fromId="472" toId="76">
</dataflow>
<dataflow id="629" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" fromId="528" toId="76">
</dataflow>
<dataflow id="630" from="zext_ln114" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" fromId="72" toId="76">
</dataflow>
<dataflow id="631" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5" fromId="73" toId="77">
</dataflow>
<dataflow id="632" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5" fromId="74" toId="78">
</dataflow>
<dataflow id="633" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5" fromId="75" toId="79">
</dataflow>
<dataflow id="634" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5" fromId="76" toId="80">
</dataflow>
<dataflow id="635" from="LUT_B3_addr" to="LUT_B3_load" fromId="32" toId="81">
</dataflow>
<dataflow id="636" from="k" to="add_ln115" fromId="21" toId="82">
</dataflow>
<dataflow id="638" from="StgValue_637" to="add_ln115" fromId="637" toId="82">
</dataflow>
<dataflow id="639" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_54" fromId="520" toId="83">
</dataflow>
<dataflow id="640" from="add_ln115" to="tmp_54" fromId="82" toId="83">
</dataflow>
<dataflow id="641" from="StgValue_523" to="tmp_54" fromId="523" toId="83">
</dataflow>
<dataflow id="642" from="tmp_54" to="zext_ln115" fromId="83" toId="84">
</dataflow>
<dataflow id="643" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" fromId="469" toId="85">
</dataflow>
<dataflow id="644" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" fromId="528" toId="85">
</dataflow>
<dataflow id="645" from="zext_ln115" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" fromId="84" toId="85">
</dataflow>
<dataflow id="646" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" fromId="470" toId="86">
</dataflow>
<dataflow id="647" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" fromId="528" toId="86">
</dataflow>
<dataflow id="648" from="zext_ln115" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" fromId="84" toId="86">
</dataflow>
<dataflow id="649" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" fromId="471" toId="87">
</dataflow>
<dataflow id="650" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" fromId="528" toId="87">
</dataflow>
<dataflow id="651" from="zext_ln115" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" fromId="84" toId="87">
</dataflow>
<dataflow id="652" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" fromId="472" toId="88">
</dataflow>
<dataflow id="653" from="StgValue_528" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" fromId="528" toId="88">
</dataflow>
<dataflow id="654" from="zext_ln115" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" fromId="84" toId="88">
</dataflow>
<dataflow id="655" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6" fromId="85" toId="89">
</dataflow>
<dataflow id="656" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6" fromId="86" toId="90">
</dataflow>
<dataflow id="657" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6" fromId="87" toId="91">
</dataflow>
<dataflow id="658" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6" fromId="88" toId="92">
</dataflow>
<dataflow id="660" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="93">
</dataflow>
<dataflow id="661" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3" to="specmemcore_ln0" fromId="469" toId="93">
</dataflow>
<dataflow id="663" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="93">
</dataflow>
<dataflow id="665" from="StgValue_664" to="specmemcore_ln0" fromId="664" toId="93">
</dataflow>
<dataflow id="667" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="93">
</dataflow>
<dataflow id="668" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="94">
</dataflow>
<dataflow id="669" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2" to="specmemcore_ln0" fromId="470" toId="94">
</dataflow>
<dataflow id="670" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="94">
</dataflow>
<dataflow id="671" from="StgValue_664" to="specmemcore_ln0" fromId="664" toId="94">
</dataflow>
<dataflow id="672" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="94">
</dataflow>
<dataflow id="673" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="95">
</dataflow>
<dataflow id="674" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1" to="specmemcore_ln0" fromId="471" toId="95">
</dataflow>
<dataflow id="675" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="95">
</dataflow>
<dataflow id="676" from="StgValue_664" to="specmemcore_ln0" fromId="664" toId="95">
</dataflow>
<dataflow id="677" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="95">
</dataflow>
<dataflow id="678" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="96">
</dataflow>
<dataflow id="679" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P" to="specmemcore_ln0" fromId="472" toId="96">
</dataflow>
<dataflow id="680" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="96">
</dataflow>
<dataflow id="681" from="StgValue_664" to="specmemcore_ln0" fromId="664" toId="96">
</dataflow>
<dataflow id="682" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="96">
</dataflow>
<dataflow id="683" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="97">
</dataflow>
<dataflow id="684" from="LUT_B3" to="specmemcore_ln0" fromId="475" toId="97">
</dataflow>
<dataflow id="685" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="97">
</dataflow>
<dataflow id="687" from="StgValue_686" to="specmemcore_ln0" fromId="686" toId="97">
</dataflow>
<dataflow id="688" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="97">
</dataflow>
<dataflow id="689" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="98">
</dataflow>
<dataflow id="690" from="LUT_B2" to="specmemcore_ln0" fromId="474" toId="98">
</dataflow>
<dataflow id="691" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="98">
</dataflow>
<dataflow id="692" from="StgValue_686" to="specmemcore_ln0" fromId="686" toId="98">
</dataflow>
<dataflow id="693" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="98">
</dataflow>
<dataflow id="694" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="99">
</dataflow>
<dataflow id="695" from="LUT_B1" to="specmemcore_ln0" fromId="473" toId="99">
</dataflow>
<dataflow id="696" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="99">
</dataflow>
<dataflow id="697" from="StgValue_686" to="specmemcore_ln0" fromId="686" toId="99">
</dataflow>
<dataflow id="698" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="99">
</dataflow>
<dataflow id="699" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="659" toId="100">
</dataflow>
<dataflow id="700" from="LUT_B0" to="specmemcore_ln0" fromId="468" toId="100">
</dataflow>
<dataflow id="701" from="StgValue_662" to="specmemcore_ln0" fromId="662" toId="100">
</dataflow>
<dataflow id="702" from="StgValue_686" to="specmemcore_ln0" fromId="686" toId="100">
</dataflow>
<dataflow id="703" from="StgValue_666" to="specmemcore_ln0" fromId="666" toId="100">
</dataflow>
<dataflow id="705" from="_ssdm_op_SpecPipeline" to="specpipeline_ln101" fromId="704" toId="101">
</dataflow>
<dataflow id="707" from="StgValue_706" to="specpipeline_ln101" fromId="706" toId="101">
</dataflow>
<dataflow id="709" from="StgValue_708" to="specpipeline_ln101" fromId="708" toId="101">
</dataflow>
<dataflow id="710" from="StgValue_708" to="specpipeline_ln101" fromId="708" toId="101">
</dataflow>
<dataflow id="711" from="StgValue_708" to="specpipeline_ln101" fromId="708" toId="101">
</dataflow>
<dataflow id="713" from="empty_0" to="specpipeline_ln101" fromId="712" toId="101">
</dataflow>
<dataflow id="714" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load" fromId="47" toId="102">
</dataflow>
<dataflow id="715" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load" fromId="48" toId="103">
</dataflow>
<dataflow id="716" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load" fromId="49" toId="104">
</dataflow>
<dataflow id="717" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load" fromId="50" toId="105">
</dataflow>
<dataflow id="719" from="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2" to="tmp_s" fromId="718" toId="106">
</dataflow>
<dataflow id="721" from="StgValue_720" to="tmp_s" fromId="720" toId="106">
</dataflow>
<dataflow id="722" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load" to="tmp_s" fromId="102" toId="106">
</dataflow>
<dataflow id="724" from="StgValue_723" to="tmp_s" fromId="723" toId="106">
</dataflow>
<dataflow id="725" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load" to="tmp_s" fromId="103" toId="106">
</dataflow>
<dataflow id="727" from="StgValue_726" to="tmp_s" fromId="726" toId="106">
</dataflow>
<dataflow id="728" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load" to="tmp_s" fromId="104" toId="106">
</dataflow>
<dataflow id="730" from="StgValue_729" to="tmp_s" fromId="729" toId="106">
</dataflow>
<dataflow id="731" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load" to="tmp_s" fromId="105" toId="106">
</dataflow>
<dataflow id="733" from="StgValue_732" to="tmp_s" fromId="732" toId="106">
</dataflow>
<dataflow id="734" from="trunc_ln108" to="tmp_s" fromId="22" toId="106">
</dataflow>
<dataflow id="736" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln" fromId="735" toId="107">
</dataflow>
<dataflow id="737" from="tmp_s" to="shl_ln" fromId="106" toId="107">
</dataflow>
<dataflow id="739" from="StgValue_738" to="shl_ln" fromId="738" toId="107">
</dataflow>
<dataflow id="740" from="shl_ln" to="sext_ln112" fromId="107" toId="108">
</dataflow>
<dataflow id="741" from="mul_ln112" to="sext_ln112_1" fromId="46" toId="109">
</dataflow>
<dataflow id="742" from="mul_ln112" to="sext_ln112_2" fromId="46" toId="110">
</dataflow>
<dataflow id="743" from="sext_ln112" to="sub_ln112" fromId="108" toId="111">
</dataflow>
<dataflow id="744" from="sext_ln112_2" to="sub_ln112" fromId="110" toId="111">
</dataflow>
<dataflow id="745" from="shl_ln" to="icmp_ln112" fromId="107" toId="112">
</dataflow>
<dataflow id="746" from="sext_ln112_1" to="icmp_ln112" fromId="109" toId="112">
</dataflow>
<dataflow id="747" from="icmp_ln112" to="br_ln112" fromId="112" toId="113">
</dataflow>
<dataflow id="749" from="StgValue_748" to="store_ln112" fromId="748" toId="114">
</dataflow>
<dataflow id="750" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="store_ln112" fromId="49" toId="114">
</dataflow>
<dataflow id="751" from="StgValue_748" to="store_ln112" fromId="748" toId="116">
</dataflow>
<dataflow id="752" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="store_ln112" fromId="48" toId="116">
</dataflow>
<dataflow id="753" from="StgValue_748" to="store_ln112" fromId="748" toId="118">
</dataflow>
<dataflow id="754" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="store_ln112" fromId="47" toId="118">
</dataflow>
<dataflow id="755" from="StgValue_748" to="store_ln112" fromId="748" toId="120">
</dataflow>
<dataflow id="756" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="store_ln112" fromId="50" toId="120">
</dataflow>
<dataflow id="758" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_34" fromId="757" toId="122">
</dataflow>
<dataflow id="759" from="sub_ln112" to="tmp_34" fromId="111" toId="122">
</dataflow>
<dataflow id="761" from="StgValue_760" to="tmp_34" fromId="760" toId="122">
</dataflow>
<dataflow id="763" from="_ssdm_op_PartSelect.i16.i27.i32.i32" to="trunc_ln4" fromId="762" toId="123">
</dataflow>
<dataflow id="764" from="sub_ln112" to="trunc_ln4" fromId="111" toId="123">
</dataflow>
<dataflow id="765" from="StgValue_491" to="trunc_ln4" fromId="491" toId="123">
</dataflow>
<dataflow id="767" from="StgValue_766" to="trunc_ln4" fromId="766" toId="123">
</dataflow>
<dataflow id="768" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_35" fromId="757" toId="124">
</dataflow>
<dataflow id="769" from="sub_ln112" to="tmp_35" fromId="111" toId="124">
</dataflow>
<dataflow id="770" from="StgValue_497" to="tmp_35" fromId="497" toId="124">
</dataflow>
<dataflow id="771" from="sub_ln112" to="trunc_ln112" fromId="111" toId="125">
</dataflow>
<dataflow id="772" from="trunc_ln112" to="icmp_ln112_2" fromId="125" toId="126">
</dataflow>
<dataflow id="773" from="StgValue_501" to="icmp_ln112_2" fromId="501" toId="126">
</dataflow>
<dataflow id="774" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_36" fromId="757" toId="127">
</dataflow>
<dataflow id="775" from="sub_ln112" to="tmp_36" fromId="111" toId="127">
</dataflow>
<dataflow id="776" from="StgValue_766" to="tmp_36" fromId="766" toId="127">
</dataflow>
<dataflow id="777" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_37" fromId="757" toId="128">
</dataflow>
<dataflow id="778" from="sub_ln112" to="tmp_37" fromId="111" toId="128">
</dataflow>
<dataflow id="779" from="StgValue_491" to="tmp_37" fromId="491" toId="128">
</dataflow>
<dataflow id="780" from="tmp_37" to="or_ln112" fromId="128" toId="129">
</dataflow>
<dataflow id="781" from="icmp_ln112_2" to="or_ln112" fromId="126" toId="129">
</dataflow>
<dataflow id="782" from="or_ln112" to="and_ln112" fromId="129" toId="130">
</dataflow>
<dataflow id="783" from="tmp_35" to="and_ln112" fromId="124" toId="130">
</dataflow>
<dataflow id="784" from="and_ln112" to="zext_ln112" fromId="130" toId="131">
</dataflow>
<dataflow id="785" from="trunc_ln4" to="add_ln112" fromId="123" toId="132">
</dataflow>
<dataflow id="786" from="zext_ln112" to="add_ln112" fromId="131" toId="132">
</dataflow>
<dataflow id="787" from="trunc_ln108" to="switch_ln112" fromId="22" toId="133">
</dataflow>
<dataflow id="788" from="StgValue_720" to="switch_ln112" fromId="720" toId="133">
</dataflow>
<dataflow id="789" from="StgValue_723" to="switch_ln112" fromId="723" toId="133">
</dataflow>
<dataflow id="790" from="StgValue_726" to="switch_ln112" fromId="726" toId="133">
</dataflow>
<dataflow id="791" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4" fromId="61" toId="134">
</dataflow>
<dataflow id="792" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4" fromId="62" toId="135">
</dataflow>
<dataflow id="793" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4" fromId="63" toId="136">
</dataflow>
<dataflow id="794" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4" fromId="64" toId="137">
</dataflow>
<dataflow id="795" from="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2" to="tmp_20" fromId="718" toId="138">
</dataflow>
<dataflow id="796" from="StgValue_729" to="tmp_20" fromId="729" toId="138">
</dataflow>
<dataflow id="797" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_4" to="tmp_20" fromId="134" toId="138">
</dataflow>
<dataflow id="798" from="StgValue_720" to="tmp_20" fromId="720" toId="138">
</dataflow>
<dataflow id="799" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_4" to="tmp_20" fromId="135" toId="138">
</dataflow>
<dataflow id="800" from="StgValue_723" to="tmp_20" fromId="723" toId="138">
</dataflow>
<dataflow id="801" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_4" to="tmp_20" fromId="136" toId="138">
</dataflow>
<dataflow id="802" from="StgValue_726" to="tmp_20" fromId="726" toId="138">
</dataflow>
<dataflow id="803" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_4" to="tmp_20" fromId="137" toId="138">
</dataflow>
<dataflow id="804" from="StgValue_732" to="tmp_20" fromId="732" toId="138">
</dataflow>
<dataflow id="805" from="trunc_ln108" to="tmp_20" fromId="22" toId="138">
</dataflow>
<dataflow id="806" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln1" fromId="735" toId="139">
</dataflow>
<dataflow id="807" from="tmp_20" to="shl_ln1" fromId="138" toId="139">
</dataflow>
<dataflow id="808" from="StgValue_738" to="shl_ln1" fromId="738" toId="139">
</dataflow>
<dataflow id="809" from="shl_ln1" to="sext_ln113" fromId="139" toId="140">
</dataflow>
<dataflow id="810" from="mul_ln113" to="sext_ln113_1" fromId="57" toId="141">
</dataflow>
<dataflow id="811" from="sext_ln113" to="sub_ln113" fromId="140" toId="142">
</dataflow>
<dataflow id="812" from="sext_ln113_1" to="sub_ln113" fromId="141" toId="142">
</dataflow>
<dataflow id="813" from="shl_ln1" to="icmp_ln113" fromId="139" toId="143">
</dataflow>
<dataflow id="814" from="mul_ln113" to="icmp_ln113" fromId="57" toId="143">
</dataflow>
<dataflow id="815" from="icmp_ln113" to="br_ln113" fromId="143" toId="144">
</dataflow>
<dataflow id="816" from="StgValue_748" to="store_ln113" fromId="748" toId="145">
</dataflow>
<dataflow id="817" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="store_ln113" fromId="63" toId="145">
</dataflow>
<dataflow id="818" from="StgValue_748" to="store_ln113" fromId="748" toId="147">
</dataflow>
<dataflow id="819" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="store_ln113" fromId="62" toId="147">
</dataflow>
<dataflow id="820" from="StgValue_748" to="store_ln113" fromId="748" toId="149">
</dataflow>
<dataflow id="821" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="store_ln113" fromId="64" toId="149">
</dataflow>
<dataflow id="822" from="StgValue_748" to="store_ln113" fromId="748" toId="151">
</dataflow>
<dataflow id="823" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="store_ln113" fromId="61" toId="151">
</dataflow>
<dataflow id="824" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_41" fromId="757" toId="153">
</dataflow>
<dataflow id="825" from="sub_ln113" to="tmp_41" fromId="142" toId="153">
</dataflow>
<dataflow id="826" from="StgValue_760" to="tmp_41" fromId="760" toId="153">
</dataflow>
<dataflow id="827" from="_ssdm_op_PartSelect.i16.i27.i32.i32" to="trunc_ln5" fromId="762" toId="154">
</dataflow>
<dataflow id="828" from="sub_ln113" to="trunc_ln5" fromId="142" toId="154">
</dataflow>
<dataflow id="829" from="StgValue_491" to="trunc_ln5" fromId="491" toId="154">
</dataflow>
<dataflow id="830" from="StgValue_766" to="trunc_ln5" fromId="766" toId="154">
</dataflow>
<dataflow id="831" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_42" fromId="757" toId="155">
</dataflow>
<dataflow id="832" from="sub_ln113" to="tmp_42" fromId="142" toId="155">
</dataflow>
<dataflow id="833" from="StgValue_497" to="tmp_42" fromId="497" toId="155">
</dataflow>
<dataflow id="834" from="sub_ln113" to="trunc_ln113" fromId="142" toId="156">
</dataflow>
<dataflow id="835" from="trunc_ln113" to="icmp_ln113_1" fromId="156" toId="157">
</dataflow>
<dataflow id="836" from="StgValue_501" to="icmp_ln113_1" fromId="501" toId="157">
</dataflow>
<dataflow id="837" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_43" fromId="757" toId="158">
</dataflow>
<dataflow id="838" from="sub_ln113" to="tmp_43" fromId="142" toId="158">
</dataflow>
<dataflow id="839" from="StgValue_766" to="tmp_43" fromId="766" toId="158">
</dataflow>
<dataflow id="840" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_44" fromId="757" toId="159">
</dataflow>
<dataflow id="841" from="sub_ln113" to="tmp_44" fromId="142" toId="159">
</dataflow>
<dataflow id="842" from="StgValue_491" to="tmp_44" fromId="491" toId="159">
</dataflow>
<dataflow id="843" from="tmp_44" to="or_ln113" fromId="159" toId="160">
</dataflow>
<dataflow id="844" from="icmp_ln113_1" to="or_ln113" fromId="157" toId="160">
</dataflow>
<dataflow id="845" from="or_ln113" to="and_ln113" fromId="160" toId="161">
</dataflow>
<dataflow id="846" from="tmp_42" to="and_ln113" fromId="155" toId="161">
</dataflow>
<dataflow id="847" from="and_ln113" to="zext_ln113_1" fromId="161" toId="162">
</dataflow>
<dataflow id="848" from="trunc_ln5" to="add_ln113_1" fromId="154" toId="163">
</dataflow>
<dataflow id="849" from="zext_ln113_1" to="add_ln113_1" fromId="162" toId="163">
</dataflow>
<dataflow id="850" from="trunc_ln108" to="switch_ln113" fromId="22" toId="164">
</dataflow>
<dataflow id="851" from="StgValue_726" to="switch_ln113" fromId="726" toId="164">
</dataflow>
<dataflow id="852" from="StgValue_720" to="switch_ln113" fromId="720" toId="164">
</dataflow>
<dataflow id="853" from="StgValue_723" to="switch_ln113" fromId="723" toId="164">
</dataflow>
<dataflow id="854" from="LUT_B2_load" to="zext_ln114_2" fromId="69" toId="165">
</dataflow>
<dataflow id="855" from="zext_ln114_2" to="mul_ln114" fromId="165" toId="166">
</dataflow>
<dataflow id="856" from="sext_ln108" to="mul_ln114" fromId="41" toId="166">
</dataflow>
<dataflow id="857" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5" fromId="73" toId="167">
</dataflow>
<dataflow id="858" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5" fromId="74" toId="168">
</dataflow>
<dataflow id="859" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5" fromId="75" toId="169">
</dataflow>
<dataflow id="860" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5" fromId="76" toId="170">
</dataflow>
<dataflow id="861" from="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2" to="tmp_21" fromId="718" toId="171">
</dataflow>
<dataflow id="862" from="StgValue_726" to="tmp_21" fromId="726" toId="171">
</dataflow>
<dataflow id="863" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_5" to="tmp_21" fromId="167" toId="171">
</dataflow>
<dataflow id="864" from="StgValue_729" to="tmp_21" fromId="729" toId="171">
</dataflow>
<dataflow id="865" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_5" to="tmp_21" fromId="168" toId="171">
</dataflow>
<dataflow id="866" from="StgValue_720" to="tmp_21" fromId="720" toId="171">
</dataflow>
<dataflow id="867" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_5" to="tmp_21" fromId="169" toId="171">
</dataflow>
<dataflow id="868" from="StgValue_723" to="tmp_21" fromId="723" toId="171">
</dataflow>
<dataflow id="869" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_5" to="tmp_21" fromId="170" toId="171">
</dataflow>
<dataflow id="870" from="StgValue_732" to="tmp_21" fromId="732" toId="171">
</dataflow>
<dataflow id="871" from="trunc_ln108" to="tmp_21" fromId="22" toId="171">
</dataflow>
<dataflow id="872" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln2" fromId="735" toId="172">
</dataflow>
<dataflow id="873" from="tmp_21" to="shl_ln2" fromId="171" toId="172">
</dataflow>
<dataflow id="874" from="StgValue_738" to="shl_ln2" fromId="738" toId="172">
</dataflow>
<dataflow id="875" from="shl_ln2" to="sext_ln114" fromId="172" toId="173">
</dataflow>
<dataflow id="876" from="mul_ln114" to="sext_ln114_1" fromId="166" toId="174">
</dataflow>
<dataflow id="877" from="sext_ln114" to="sub_ln114" fromId="173" toId="175">
</dataflow>
<dataflow id="878" from="sext_ln114_1" to="sub_ln114" fromId="174" toId="175">
</dataflow>
<dataflow id="879" from="shl_ln2" to="icmp_ln114" fromId="172" toId="176">
</dataflow>
<dataflow id="880" from="mul_ln114" to="icmp_ln114" fromId="166" toId="176">
</dataflow>
<dataflow id="881" from="icmp_ln114" to="br_ln114" fromId="176" toId="177">
</dataflow>
<dataflow id="882" from="StgValue_748" to="store_ln114" fromId="748" toId="178">
</dataflow>
<dataflow id="883" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="store_ln114" fromId="75" toId="178">
</dataflow>
<dataflow id="884" from="StgValue_748" to="store_ln114" fromId="748" toId="180">
</dataflow>
<dataflow id="885" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="store_ln114" fromId="76" toId="180">
</dataflow>
<dataflow id="886" from="StgValue_748" to="store_ln114" fromId="748" toId="182">
</dataflow>
<dataflow id="887" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="store_ln114" fromId="73" toId="182">
</dataflow>
<dataflow id="888" from="StgValue_748" to="store_ln114" fromId="748" toId="184">
</dataflow>
<dataflow id="889" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="store_ln114" fromId="74" toId="184">
</dataflow>
<dataflow id="890" from="LUT_B3_load" to="zext_ln115_2" fromId="81" toId="186">
</dataflow>
<dataflow id="891" from="zext_ln115_2" to="mul_ln115" fromId="186" toId="187">
</dataflow>
<dataflow id="892" from="sext_ln108_1" to="mul_ln115" fromId="42" toId="187">
</dataflow>
<dataflow id="893" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6" fromId="85" toId="188">
</dataflow>
<dataflow id="894" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6" fromId="86" toId="189">
</dataflow>
<dataflow id="895" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6" fromId="87" toId="190">
</dataflow>
<dataflow id="896" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6" fromId="88" toId="191">
</dataflow>
<dataflow id="897" from="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2" to="tmp_22" fromId="718" toId="192">
</dataflow>
<dataflow id="898" from="StgValue_723" to="tmp_22" fromId="723" toId="192">
</dataflow>
<dataflow id="899" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_6" to="tmp_22" fromId="188" toId="192">
</dataflow>
<dataflow id="900" from="StgValue_726" to="tmp_22" fromId="726" toId="192">
</dataflow>
<dataflow id="901" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_6" to="tmp_22" fromId="189" toId="192">
</dataflow>
<dataflow id="902" from="StgValue_729" to="tmp_22" fromId="729" toId="192">
</dataflow>
<dataflow id="903" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_6" to="tmp_22" fromId="190" toId="192">
</dataflow>
<dataflow id="904" from="StgValue_720" to="tmp_22" fromId="720" toId="192">
</dataflow>
<dataflow id="905" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_6" to="tmp_22" fromId="191" toId="192">
</dataflow>
<dataflow id="906" from="StgValue_732" to="tmp_22" fromId="732" toId="192">
</dataflow>
<dataflow id="907" from="trunc_ln108" to="tmp_22" fromId="22" toId="192">
</dataflow>
<dataflow id="908" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="shl_ln3" fromId="735" toId="193">
</dataflow>
<dataflow id="909" from="tmp_22" to="shl_ln3" fromId="192" toId="193">
</dataflow>
<dataflow id="910" from="StgValue_738" to="shl_ln3" fromId="738" toId="193">
</dataflow>
<dataflow id="911" from="shl_ln3" to="sext_ln115" fromId="193" toId="194">
</dataflow>
<dataflow id="912" from="mul_ln115" to="sext_ln115_1" fromId="187" toId="195">
</dataflow>
<dataflow id="913" from="mul_ln115" to="sext_ln115_2" fromId="187" toId="196">
</dataflow>
<dataflow id="914" from="sext_ln115" to="sub_ln115" fromId="194" toId="197">
</dataflow>
<dataflow id="915" from="sext_ln115_2" to="sub_ln115" fromId="196" toId="197">
</dataflow>
<dataflow id="916" from="shl_ln3" to="icmp_ln115" fromId="193" toId="198">
</dataflow>
<dataflow id="917" from="sext_ln115_1" to="icmp_ln115" fromId="195" toId="198">
</dataflow>
<dataflow id="918" from="icmp_ln115" to="br_ln115" fromId="198" toId="199">
</dataflow>
<dataflow id="919" from="StgValue_748" to="store_ln115" fromId="748" toId="200">
</dataflow>
<dataflow id="920" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="store_ln115" fromId="88" toId="200">
</dataflow>
<dataflow id="921" from="StgValue_748" to="store_ln115" fromId="748" toId="202">
</dataflow>
<dataflow id="922" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="store_ln115" fromId="86" toId="202">
</dataflow>
<dataflow id="923" from="StgValue_748" to="store_ln115" fromId="748" toId="204">
</dataflow>
<dataflow id="924" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="store_ln115" fromId="85" toId="204">
</dataflow>
<dataflow id="925" from="StgValue_748" to="store_ln115" fromId="748" toId="206">
</dataflow>
<dataflow id="926" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="store_ln115" fromId="87" toId="206">
</dataflow>
<dataflow id="927" from="trunc_ln108" to="switch_ln112" fromId="22" toId="208">
</dataflow>
<dataflow id="928" from="StgValue_720" to="switch_ln112" fromId="720" toId="208">
</dataflow>
<dataflow id="929" from="StgValue_723" to="switch_ln112" fromId="723" toId="208">
</dataflow>
<dataflow id="930" from="StgValue_726" to="switch_ln112" fromId="726" toId="208">
</dataflow>
<dataflow id="931" from="add_ln112" to="store_ln112" fromId="132" toId="209">
</dataflow>
<dataflow id="932" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="store_ln112" fromId="49" toId="209">
</dataflow>
<dataflow id="933" from="add_ln112" to="store_ln112" fromId="132" toId="211">
</dataflow>
<dataflow id="934" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="store_ln112" fromId="48" toId="211">
</dataflow>
<dataflow id="935" from="add_ln112" to="store_ln112" fromId="132" toId="213">
</dataflow>
<dataflow id="936" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="store_ln112" fromId="47" toId="213">
</dataflow>
<dataflow id="937" from="add_ln112" to="store_ln112" fromId="132" toId="215">
</dataflow>
<dataflow id="938" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="store_ln112" fromId="50" toId="215">
</dataflow>
<dataflow id="939" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_39" fromId="513" toId="217">
</dataflow>
<dataflow id="940" from="add_ln112" to="tmp_39" fromId="132" toId="217">
</dataflow>
<dataflow id="941" from="StgValue_516" to="tmp_39" fromId="516" toId="217">
</dataflow>
<dataflow id="942" from="tmp_36" to="xor_ln112" fromId="127" toId="218">
</dataflow>
<dataflow id="943" from="StgValue_545" to="xor_ln112" fromId="545" toId="218">
</dataflow>
<dataflow id="944" from="tmp_39" to="or_ln112_3" fromId="217" toId="219">
</dataflow>
<dataflow id="945" from="xor_ln112" to="or_ln112_3" fromId="218" toId="219">
</dataflow>
<dataflow id="946" from="tmp_34" to="xor_ln112_2" fromId="122" toId="220">
</dataflow>
<dataflow id="947" from="or_ln112_3" to="xor_ln112_2" fromId="219" toId="220">
</dataflow>
<dataflow id="948" from="tmp_34" to="xor_ln112_1" fromId="122" toId="221">
</dataflow>
<dataflow id="949" from="StgValue_545" to="xor_ln112_1" fromId="545" toId="221">
</dataflow>
<dataflow id="950" from="xor_ln112_2" to="xor_ln112_3" fromId="220" toId="222">
</dataflow>
<dataflow id="951" from="StgValue_545" to="xor_ln112_3" fromId="545" toId="222">
</dataflow>
<dataflow id="952" from="tmp_39" to="or_ln112_1" fromId="217" toId="223">
</dataflow>
<dataflow id="953" from="xor_ln112_3" to="or_ln112_1" fromId="222" toId="223">
</dataflow>
<dataflow id="954" from="or_ln112_1" to="and_ln112_1" fromId="223" toId="224">
</dataflow>
<dataflow id="955" from="xor_ln112_1" to="and_ln112_1" fromId="221" toId="224">
</dataflow>
<dataflow id="956" from="tmp_36" to="or_ln112_4" fromId="127" toId="225">
</dataflow>
<dataflow id="957" from="tmp_39" to="or_ln112_4" fromId="217" toId="225">
</dataflow>
<dataflow id="958" from="or_ln112_4" to="xor_ln112_4" fromId="225" toId="226">
</dataflow>
<dataflow id="959" from="StgValue_545" to="xor_ln112_4" fromId="545" toId="226">
</dataflow>
<dataflow id="960" from="tmp_34" to="and_ln112_2" fromId="122" toId="227">
</dataflow>
<dataflow id="961" from="xor_ln112_4" to="and_ln112_2" fromId="226" toId="227">
</dataflow>
<dataflow id="962" from="and_ln112_2" to="or_ln112_2" fromId="227" toId="228">
</dataflow>
<dataflow id="963" from="and_ln112_1" to="or_ln112_2" fromId="224" toId="228">
</dataflow>
<dataflow id="964" from="or_ln112_2" to="br_ln112" fromId="228" toId="229">
</dataflow>
<dataflow id="965" from="and_ln112_1" to="br_ln112" fromId="224" toId="230">
</dataflow>
<dataflow id="966" from="and_ln112_2" to="br_ln112" fromId="227" toId="231">
</dataflow>
<dataflow id="967" from="trunc_ln108" to="switch_ln112" fromId="22" toId="232">
</dataflow>
<dataflow id="968" from="StgValue_720" to="switch_ln112" fromId="720" toId="232">
</dataflow>
<dataflow id="969" from="StgValue_723" to="switch_ln112" fromId="723" toId="232">
</dataflow>
<dataflow id="970" from="StgValue_726" to="switch_ln112" fromId="726" toId="232">
</dataflow>
<dataflow id="971" from="trunc_ln108" to="switch_ln112" fromId="22" toId="233">
</dataflow>
<dataflow id="972" from="StgValue_720" to="switch_ln112" fromId="720" toId="233">
</dataflow>
<dataflow id="973" from="StgValue_723" to="switch_ln112" fromId="723" toId="233">
</dataflow>
<dataflow id="974" from="StgValue_726" to="switch_ln112" fromId="726" toId="233">
</dataflow>
<dataflow id="975" from="trunc_ln108" to="switch_ln113" fromId="22" toId="234">
</dataflow>
<dataflow id="976" from="StgValue_726" to="switch_ln113" fromId="726" toId="234">
</dataflow>
<dataflow id="977" from="StgValue_720" to="switch_ln113" fromId="720" toId="234">
</dataflow>
<dataflow id="978" from="StgValue_723" to="switch_ln113" fromId="723" toId="234">
</dataflow>
<dataflow id="979" from="add_ln113_1" to="store_ln113" fromId="163" toId="235">
</dataflow>
<dataflow id="980" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="store_ln113" fromId="63" toId="235">
</dataflow>
<dataflow id="981" from="add_ln113_1" to="store_ln113" fromId="163" toId="237">
</dataflow>
<dataflow id="982" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="store_ln113" fromId="62" toId="237">
</dataflow>
<dataflow id="983" from="add_ln113_1" to="store_ln113" fromId="163" toId="239">
</dataflow>
<dataflow id="984" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="store_ln113" fromId="64" toId="239">
</dataflow>
<dataflow id="985" from="add_ln113_1" to="store_ln113" fromId="163" toId="241">
</dataflow>
<dataflow id="986" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="store_ln113" fromId="61" toId="241">
</dataflow>
<dataflow id="987" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_46" fromId="513" toId="243">
</dataflow>
<dataflow id="988" from="add_ln113_1" to="tmp_46" fromId="163" toId="243">
</dataflow>
<dataflow id="989" from="StgValue_516" to="tmp_46" fromId="516" toId="243">
</dataflow>
<dataflow id="990" from="tmp_43" to="xor_ln113" fromId="158" toId="244">
</dataflow>
<dataflow id="991" from="StgValue_545" to="xor_ln113" fromId="545" toId="244">
</dataflow>
<dataflow id="992" from="tmp_46" to="or_ln113_3" fromId="243" toId="245">
</dataflow>
<dataflow id="993" from="xor_ln113" to="or_ln113_3" fromId="244" toId="245">
</dataflow>
<dataflow id="994" from="tmp_41" to="xor_ln113_2" fromId="153" toId="246">
</dataflow>
<dataflow id="995" from="or_ln113_3" to="xor_ln113_2" fromId="245" toId="246">
</dataflow>
<dataflow id="996" from="tmp_41" to="xor_ln113_1" fromId="153" toId="247">
</dataflow>
<dataflow id="997" from="StgValue_545" to="xor_ln113_1" fromId="545" toId="247">
</dataflow>
<dataflow id="998" from="xor_ln113_2" to="xor_ln113_3" fromId="246" toId="248">
</dataflow>
<dataflow id="999" from="StgValue_545" to="xor_ln113_3" fromId="545" toId="248">
</dataflow>
<dataflow id="1000" from="tmp_46" to="or_ln113_1" fromId="243" toId="249">
</dataflow>
<dataflow id="1001" from="xor_ln113_3" to="or_ln113_1" fromId="248" toId="249">
</dataflow>
<dataflow id="1002" from="or_ln113_1" to="and_ln113_1" fromId="249" toId="250">
</dataflow>
<dataflow id="1003" from="xor_ln113_1" to="and_ln113_1" fromId="247" toId="250">
</dataflow>
<dataflow id="1004" from="tmp_43" to="or_ln113_4" fromId="158" toId="251">
</dataflow>
<dataflow id="1005" from="tmp_46" to="or_ln113_4" fromId="243" toId="251">
</dataflow>
<dataflow id="1006" from="or_ln113_4" to="xor_ln113_4" fromId="251" toId="252">
</dataflow>
<dataflow id="1007" from="StgValue_545" to="xor_ln113_4" fromId="545" toId="252">
</dataflow>
<dataflow id="1008" from="tmp_41" to="and_ln113_2" fromId="153" toId="253">
</dataflow>
<dataflow id="1009" from="xor_ln113_4" to="and_ln113_2" fromId="252" toId="253">
</dataflow>
<dataflow id="1010" from="and_ln113_2" to="or_ln113_2" fromId="253" toId="254">
</dataflow>
<dataflow id="1011" from="and_ln113_1" to="or_ln113_2" fromId="250" toId="254">
</dataflow>
<dataflow id="1012" from="or_ln113_2" to="br_ln113" fromId="254" toId="255">
</dataflow>
<dataflow id="1013" from="and_ln113_1" to="br_ln113" fromId="250" toId="256">
</dataflow>
<dataflow id="1014" from="and_ln113_2" to="br_ln113" fromId="253" toId="257">
</dataflow>
<dataflow id="1015" from="trunc_ln108" to="switch_ln113" fromId="22" toId="258">
</dataflow>
<dataflow id="1016" from="StgValue_726" to="switch_ln113" fromId="726" toId="258">
</dataflow>
<dataflow id="1017" from="StgValue_720" to="switch_ln113" fromId="720" toId="258">
</dataflow>
<dataflow id="1018" from="StgValue_723" to="switch_ln113" fromId="723" toId="258">
</dataflow>
<dataflow id="1019" from="trunc_ln108" to="switch_ln113" fromId="22" toId="259">
</dataflow>
<dataflow id="1020" from="StgValue_726" to="switch_ln113" fromId="726" toId="259">
</dataflow>
<dataflow id="1021" from="StgValue_720" to="switch_ln113" fromId="720" toId="259">
</dataflow>
<dataflow id="1022" from="StgValue_723" to="switch_ln113" fromId="723" toId="259">
</dataflow>
<dataflow id="1023" from="trunc_ln108" to="switch_ln114" fromId="22" toId="260">
</dataflow>
<dataflow id="1024" from="StgValue_726" to="switch_ln114" fromId="726" toId="260">
</dataflow>
<dataflow id="1025" from="StgValue_723" to="switch_ln114" fromId="723" toId="260">
</dataflow>
<dataflow id="1026" from="StgValue_720" to="switch_ln114" fromId="720" toId="260">
</dataflow>
<dataflow id="1027" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_48" fromId="757" toId="261">
</dataflow>
<dataflow id="1028" from="sub_ln114" to="tmp_48" fromId="175" toId="261">
</dataflow>
<dataflow id="1029" from="StgValue_760" to="tmp_48" fromId="760" toId="261">
</dataflow>
<dataflow id="1030" from="_ssdm_op_PartSelect.i16.i27.i32.i32" to="trunc_ln6" fromId="762" toId="262">
</dataflow>
<dataflow id="1031" from="sub_ln114" to="trunc_ln6" fromId="175" toId="262">
</dataflow>
<dataflow id="1032" from="StgValue_491" to="trunc_ln6" fromId="491" toId="262">
</dataflow>
<dataflow id="1033" from="StgValue_766" to="trunc_ln6" fromId="766" toId="262">
</dataflow>
<dataflow id="1034" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_49" fromId="757" toId="263">
</dataflow>
<dataflow id="1035" from="sub_ln114" to="tmp_49" fromId="175" toId="263">
</dataflow>
<dataflow id="1036" from="StgValue_497" to="tmp_49" fromId="497" toId="263">
</dataflow>
<dataflow id="1037" from="sub_ln114" to="trunc_ln114" fromId="175" toId="264">
</dataflow>
<dataflow id="1038" from="trunc_ln114" to="icmp_ln114_1" fromId="264" toId="265">
</dataflow>
<dataflow id="1039" from="StgValue_501" to="icmp_ln114_1" fromId="501" toId="265">
</dataflow>
<dataflow id="1040" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_50" fromId="757" toId="266">
</dataflow>
<dataflow id="1041" from="sub_ln114" to="tmp_50" fromId="175" toId="266">
</dataflow>
<dataflow id="1042" from="StgValue_766" to="tmp_50" fromId="766" toId="266">
</dataflow>
<dataflow id="1043" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_51" fromId="757" toId="267">
</dataflow>
<dataflow id="1044" from="sub_ln114" to="tmp_51" fromId="175" toId="267">
</dataflow>
<dataflow id="1045" from="StgValue_491" to="tmp_51" fromId="491" toId="267">
</dataflow>
<dataflow id="1046" from="tmp_51" to="or_ln114" fromId="267" toId="268">
</dataflow>
<dataflow id="1047" from="icmp_ln114_1" to="or_ln114" fromId="265" toId="268">
</dataflow>
<dataflow id="1048" from="or_ln114" to="and_ln114" fromId="268" toId="269">
</dataflow>
<dataflow id="1049" from="tmp_49" to="and_ln114" fromId="263" toId="269">
</dataflow>
<dataflow id="1050" from="and_ln114" to="zext_ln114_1" fromId="269" toId="270">
</dataflow>
<dataflow id="1051" from="trunc_ln6" to="add_ln114_1" fromId="262" toId="271">
</dataflow>
<dataflow id="1052" from="zext_ln114_1" to="add_ln114_1" fromId="270" toId="271">
</dataflow>
<dataflow id="1053" from="trunc_ln108" to="switch_ln114" fromId="22" toId="272">
</dataflow>
<dataflow id="1054" from="StgValue_726" to="switch_ln114" fromId="726" toId="272">
</dataflow>
<dataflow id="1055" from="StgValue_723" to="switch_ln114" fromId="723" toId="272">
</dataflow>
<dataflow id="1056" from="StgValue_720" to="switch_ln114" fromId="720" toId="272">
</dataflow>
<dataflow id="1057" from="add_ln114_1" to="store_ln114" fromId="271" toId="273">
</dataflow>
<dataflow id="1058" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="store_ln114" fromId="75" toId="273">
</dataflow>
<dataflow id="1059" from="add_ln114_1" to="store_ln114" fromId="271" toId="275">
</dataflow>
<dataflow id="1060" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="store_ln114" fromId="76" toId="275">
</dataflow>
<dataflow id="1061" from="add_ln114_1" to="store_ln114" fromId="271" toId="277">
</dataflow>
<dataflow id="1062" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="store_ln114" fromId="73" toId="277">
</dataflow>
<dataflow id="1063" from="add_ln114_1" to="store_ln114" fromId="271" toId="279">
</dataflow>
<dataflow id="1064" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="store_ln114" fromId="74" toId="279">
</dataflow>
<dataflow id="1065" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_53" fromId="513" toId="281">
</dataflow>
<dataflow id="1066" from="add_ln114_1" to="tmp_53" fromId="271" toId="281">
</dataflow>
<dataflow id="1067" from="StgValue_516" to="tmp_53" fromId="516" toId="281">
</dataflow>
<dataflow id="1068" from="tmp_50" to="xor_ln114" fromId="266" toId="282">
</dataflow>
<dataflow id="1069" from="StgValue_545" to="xor_ln114" fromId="545" toId="282">
</dataflow>
<dataflow id="1070" from="tmp_53" to="or_ln114_3" fromId="281" toId="283">
</dataflow>
<dataflow id="1071" from="xor_ln114" to="or_ln114_3" fromId="282" toId="283">
</dataflow>
<dataflow id="1072" from="tmp_48" to="xor_ln114_2" fromId="261" toId="284">
</dataflow>
<dataflow id="1073" from="or_ln114_3" to="xor_ln114_2" fromId="283" toId="284">
</dataflow>
<dataflow id="1074" from="tmp_48" to="xor_ln114_1" fromId="261" toId="285">
</dataflow>
<dataflow id="1075" from="StgValue_545" to="xor_ln114_1" fromId="545" toId="285">
</dataflow>
<dataflow id="1076" from="xor_ln114_2" to="xor_ln114_3" fromId="284" toId="286">
</dataflow>
<dataflow id="1077" from="StgValue_545" to="xor_ln114_3" fromId="545" toId="286">
</dataflow>
<dataflow id="1078" from="tmp_53" to="or_ln114_1" fromId="281" toId="287">
</dataflow>
<dataflow id="1079" from="xor_ln114_3" to="or_ln114_1" fromId="286" toId="287">
</dataflow>
<dataflow id="1080" from="or_ln114_1" to="and_ln114_1" fromId="287" toId="288">
</dataflow>
<dataflow id="1081" from="xor_ln114_1" to="and_ln114_1" fromId="285" toId="288">
</dataflow>
<dataflow id="1082" from="tmp_50" to="or_ln114_4" fromId="266" toId="289">
</dataflow>
<dataflow id="1083" from="tmp_53" to="or_ln114_4" fromId="281" toId="289">
</dataflow>
<dataflow id="1084" from="or_ln114_4" to="xor_ln114_4" fromId="289" toId="290">
</dataflow>
<dataflow id="1085" from="StgValue_545" to="xor_ln114_4" fromId="545" toId="290">
</dataflow>
<dataflow id="1086" from="tmp_48" to="and_ln114_2" fromId="261" toId="291">
</dataflow>
<dataflow id="1087" from="xor_ln114_4" to="and_ln114_2" fromId="290" toId="291">
</dataflow>
<dataflow id="1088" from="and_ln114_2" to="or_ln114_2" fromId="291" toId="292">
</dataflow>
<dataflow id="1089" from="and_ln114_1" to="or_ln114_2" fromId="288" toId="292">
</dataflow>
<dataflow id="1090" from="or_ln114_2" to="br_ln114" fromId="292" toId="293">
</dataflow>
<dataflow id="1091" from="and_ln114_1" to="br_ln114" fromId="288" toId="294">
</dataflow>
<dataflow id="1092" from="and_ln114_2" to="br_ln114" fromId="291" toId="295">
</dataflow>
<dataflow id="1093" from="trunc_ln108" to="switch_ln114" fromId="22" toId="296">
</dataflow>
<dataflow id="1094" from="StgValue_726" to="switch_ln114" fromId="726" toId="296">
</dataflow>
<dataflow id="1095" from="StgValue_723" to="switch_ln114" fromId="723" toId="296">
</dataflow>
<dataflow id="1096" from="StgValue_720" to="switch_ln114" fromId="720" toId="296">
</dataflow>
<dataflow id="1097" from="trunc_ln108" to="switch_ln114" fromId="22" toId="297">
</dataflow>
<dataflow id="1098" from="StgValue_726" to="switch_ln114" fromId="726" toId="297">
</dataflow>
<dataflow id="1099" from="StgValue_723" to="switch_ln114" fromId="723" toId="297">
</dataflow>
<dataflow id="1100" from="StgValue_720" to="switch_ln114" fromId="720" toId="297">
</dataflow>
<dataflow id="1101" from="trunc_ln108" to="switch_ln115" fromId="22" toId="298">
</dataflow>
<dataflow id="1102" from="StgValue_723" to="switch_ln115" fromId="723" toId="298">
</dataflow>
<dataflow id="1103" from="StgValue_726" to="switch_ln115" fromId="726" toId="298">
</dataflow>
<dataflow id="1104" from="StgValue_720" to="switch_ln115" fromId="720" toId="298">
</dataflow>
<dataflow id="1105" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_55" fromId="757" toId="299">
</dataflow>
<dataflow id="1106" from="sub_ln115" to="tmp_55" fromId="197" toId="299">
</dataflow>
<dataflow id="1107" from="StgValue_760" to="tmp_55" fromId="760" toId="299">
</dataflow>
<dataflow id="1108" from="_ssdm_op_PartSelect.i16.i27.i32.i32" to="trunc_ln7" fromId="762" toId="300">
</dataflow>
<dataflow id="1109" from="sub_ln115" to="trunc_ln7" fromId="197" toId="300">
</dataflow>
<dataflow id="1110" from="StgValue_491" to="trunc_ln7" fromId="491" toId="300">
</dataflow>
<dataflow id="1111" from="StgValue_766" to="trunc_ln7" fromId="766" toId="300">
</dataflow>
<dataflow id="1112" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_56" fromId="757" toId="301">
</dataflow>
<dataflow id="1113" from="sub_ln115" to="tmp_56" fromId="197" toId="301">
</dataflow>
<dataflow id="1114" from="StgValue_497" to="tmp_56" fromId="497" toId="301">
</dataflow>
<dataflow id="1115" from="sub_ln115" to="trunc_ln115" fromId="197" toId="302">
</dataflow>
<dataflow id="1116" from="trunc_ln115" to="icmp_ln115_1" fromId="302" toId="303">
</dataflow>
<dataflow id="1117" from="StgValue_501" to="icmp_ln115_1" fromId="501" toId="303">
</dataflow>
<dataflow id="1118" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_57" fromId="757" toId="304">
</dataflow>
<dataflow id="1119" from="sub_ln115" to="tmp_57" fromId="197" toId="304">
</dataflow>
<dataflow id="1120" from="StgValue_766" to="tmp_57" fromId="766" toId="304">
</dataflow>
<dataflow id="1121" from="_ssdm_op_BitSelect.i1.i27.i32" to="tmp_58" fromId="757" toId="305">
</dataflow>
<dataflow id="1122" from="sub_ln115" to="tmp_58" fromId="197" toId="305">
</dataflow>
<dataflow id="1123" from="StgValue_491" to="tmp_58" fromId="491" toId="305">
</dataflow>
<dataflow id="1124" from="tmp_58" to="or_ln115" fromId="305" toId="306">
</dataflow>
<dataflow id="1125" from="icmp_ln115_1" to="or_ln115" fromId="303" toId="306">
</dataflow>
<dataflow id="1126" from="or_ln115" to="and_ln115" fromId="306" toId="307">
</dataflow>
<dataflow id="1127" from="tmp_56" to="and_ln115" fromId="301" toId="307">
</dataflow>
<dataflow id="1128" from="and_ln115" to="zext_ln115_1" fromId="307" toId="308">
</dataflow>
<dataflow id="1129" from="trunc_ln7" to="add_ln115_1" fromId="300" toId="309">
</dataflow>
<dataflow id="1130" from="zext_ln115_1" to="add_ln115_1" fromId="308" toId="309">
</dataflow>
<dataflow id="1131" from="trunc_ln108" to="switch_ln115" fromId="22" toId="310">
</dataflow>
<dataflow id="1132" from="StgValue_723" to="switch_ln115" fromId="723" toId="310">
</dataflow>
<dataflow id="1133" from="StgValue_726" to="switch_ln115" fromId="726" toId="310">
</dataflow>
<dataflow id="1134" from="StgValue_720" to="switch_ln115" fromId="720" toId="310">
</dataflow>
<dataflow id="1135" from="add_ln115_1" to="store_ln115" fromId="309" toId="311">
</dataflow>
<dataflow id="1136" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="store_ln115" fromId="88" toId="311">
</dataflow>
<dataflow id="1137" from="add_ln115_1" to="store_ln115" fromId="309" toId="313">
</dataflow>
<dataflow id="1138" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="store_ln115" fromId="86" toId="313">
</dataflow>
<dataflow id="1139" from="add_ln115_1" to="store_ln115" fromId="309" toId="315">
</dataflow>
<dataflow id="1140" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="store_ln115" fromId="85" toId="315">
</dataflow>
<dataflow id="1141" from="add_ln115_1" to="store_ln115" fromId="309" toId="317">
</dataflow>
<dataflow id="1142" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="store_ln115" fromId="87" toId="317">
</dataflow>
<dataflow id="1143" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_59" fromId="513" toId="319">
</dataflow>
<dataflow id="1144" from="add_ln115_1" to="tmp_59" fromId="309" toId="319">
</dataflow>
<dataflow id="1145" from="StgValue_516" to="tmp_59" fromId="516" toId="319">
</dataflow>
<dataflow id="1146" from="tmp_57" to="xor_ln115" fromId="304" toId="320">
</dataflow>
<dataflow id="1147" from="StgValue_545" to="xor_ln115" fromId="545" toId="320">
</dataflow>
<dataflow id="1148" from="tmp_59" to="or_ln115_3" fromId="319" toId="321">
</dataflow>
<dataflow id="1149" from="xor_ln115" to="or_ln115_3" fromId="320" toId="321">
</dataflow>
<dataflow id="1150" from="tmp_55" to="xor_ln115_2" fromId="299" toId="322">
</dataflow>
<dataflow id="1151" from="or_ln115_3" to="xor_ln115_2" fromId="321" toId="322">
</dataflow>
<dataflow id="1152" from="tmp_55" to="xor_ln115_1" fromId="299" toId="323">
</dataflow>
<dataflow id="1153" from="StgValue_545" to="xor_ln115_1" fromId="545" toId="323">
</dataflow>
<dataflow id="1154" from="xor_ln115_2" to="xor_ln115_3" fromId="322" toId="324">
</dataflow>
<dataflow id="1155" from="StgValue_545" to="xor_ln115_3" fromId="545" toId="324">
</dataflow>
<dataflow id="1156" from="tmp_59" to="or_ln115_1" fromId="319" toId="325">
</dataflow>
<dataflow id="1157" from="xor_ln115_3" to="or_ln115_1" fromId="324" toId="325">
</dataflow>
<dataflow id="1158" from="or_ln115_1" to="and_ln115_1" fromId="325" toId="326">
</dataflow>
<dataflow id="1159" from="xor_ln115_1" to="and_ln115_1" fromId="323" toId="326">
</dataflow>
<dataflow id="1160" from="tmp_57" to="or_ln115_4" fromId="304" toId="327">
</dataflow>
<dataflow id="1161" from="tmp_59" to="or_ln115_4" fromId="319" toId="327">
</dataflow>
<dataflow id="1162" from="or_ln115_4" to="xor_ln115_4" fromId="327" toId="328">
</dataflow>
<dataflow id="1163" from="StgValue_545" to="xor_ln115_4" fromId="545" toId="328">
</dataflow>
<dataflow id="1164" from="tmp_55" to="and_ln115_2" fromId="299" toId="329">
</dataflow>
<dataflow id="1165" from="xor_ln115_4" to="and_ln115_2" fromId="328" toId="329">
</dataflow>
<dataflow id="1166" from="and_ln115_2" to="or_ln115_2" fromId="329" toId="330">
</dataflow>
<dataflow id="1167" from="and_ln115_1" to="or_ln115_2" fromId="326" toId="330">
</dataflow>
<dataflow id="1168" from="or_ln115_2" to="br_ln115" fromId="330" toId="331">
</dataflow>
<dataflow id="1169" from="and_ln115_1" to="br_ln115" fromId="326" toId="332">
</dataflow>
<dataflow id="1170" from="and_ln115_2" to="br_ln115" fromId="329" toId="333">
</dataflow>
<dataflow id="1171" from="trunc_ln108" to="switch_ln115" fromId="22" toId="334">
</dataflow>
<dataflow id="1172" from="StgValue_723" to="switch_ln115" fromId="723" toId="334">
</dataflow>
<dataflow id="1173" from="StgValue_726" to="switch_ln115" fromId="726" toId="334">
</dataflow>
<dataflow id="1174" from="StgValue_720" to="switch_ln115" fromId="720" toId="334">
</dataflow>
<dataflow id="1175" from="trunc_ln108" to="switch_ln115" fromId="22" toId="335">
</dataflow>
<dataflow id="1176" from="StgValue_723" to="switch_ln115" fromId="723" toId="335">
</dataflow>
<dataflow id="1177" from="StgValue_726" to="switch_ln115" fromId="726" toId="335">
</dataflow>
<dataflow id="1178" from="StgValue_720" to="switch_ln115" fromId="720" toId="335">
</dataflow>
<dataflow id="1180" from="StgValue_1179" to="store_ln112" fromId="1179" toId="337">
</dataflow>
<dataflow id="1181" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="store_ln112" fromId="49" toId="337">
</dataflow>
<dataflow id="1182" from="StgValue_1179" to="store_ln112" fromId="1179" toId="339">
</dataflow>
<dataflow id="1183" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="store_ln112" fromId="48" toId="339">
</dataflow>
<dataflow id="1184" from="StgValue_1179" to="store_ln112" fromId="1179" toId="341">
</dataflow>
<dataflow id="1185" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="store_ln112" fromId="47" toId="341">
</dataflow>
<dataflow id="1186" from="StgValue_1179" to="store_ln112" fromId="1179" toId="343">
</dataflow>
<dataflow id="1187" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="store_ln112" fromId="50" toId="343">
</dataflow>
<dataflow id="1188" from="StgValue_558" to="store_ln112" fromId="558" toId="347">
</dataflow>
<dataflow id="1189" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" to="store_ln112" fromId="49" toId="347">
</dataflow>
<dataflow id="1190" from="StgValue_558" to="store_ln112" fromId="558" toId="349">
</dataflow>
<dataflow id="1191" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" to="store_ln112" fromId="48" toId="349">
</dataflow>
<dataflow id="1192" from="StgValue_558" to="store_ln112" fromId="558" toId="351">
</dataflow>
<dataflow id="1193" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" to="store_ln112" fromId="47" toId="351">
</dataflow>
<dataflow id="1194" from="StgValue_558" to="store_ln112" fromId="558" toId="353">
</dataflow>
<dataflow id="1195" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" to="store_ln112" fromId="50" toId="353">
</dataflow>
<dataflow id="1196" from="StgValue_1179" to="store_ln113" fromId="1179" toId="357">
</dataflow>
<dataflow id="1197" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="store_ln113" fromId="63" toId="357">
</dataflow>
<dataflow id="1198" from="StgValue_1179" to="store_ln113" fromId="1179" toId="359">
</dataflow>
<dataflow id="1199" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="store_ln113" fromId="62" toId="359">
</dataflow>
<dataflow id="1200" from="StgValue_1179" to="store_ln113" fromId="1179" toId="361">
</dataflow>
<dataflow id="1201" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="store_ln113" fromId="64" toId="361">
</dataflow>
<dataflow id="1202" from="StgValue_1179" to="store_ln113" fromId="1179" toId="363">
</dataflow>
<dataflow id="1203" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="store_ln113" fromId="61" toId="363">
</dataflow>
<dataflow id="1204" from="StgValue_558" to="store_ln113" fromId="558" toId="367">
</dataflow>
<dataflow id="1205" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_4" to="store_ln113" fromId="63" toId="367">
</dataflow>
<dataflow id="1206" from="StgValue_558" to="store_ln113" fromId="558" toId="369">
</dataflow>
<dataflow id="1207" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_4" to="store_ln113" fromId="62" toId="369">
</dataflow>
<dataflow id="1208" from="StgValue_558" to="store_ln113" fromId="558" toId="371">
</dataflow>
<dataflow id="1209" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_4" to="store_ln113" fromId="64" toId="371">
</dataflow>
<dataflow id="1210" from="StgValue_558" to="store_ln113" fromId="558" toId="373">
</dataflow>
<dataflow id="1211" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_4" to="store_ln113" fromId="61" toId="373">
</dataflow>
<dataflow id="1212" from="StgValue_1179" to="store_ln114" fromId="1179" toId="377">
</dataflow>
<dataflow id="1213" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="store_ln114" fromId="75" toId="377">
</dataflow>
<dataflow id="1214" from="StgValue_1179" to="store_ln114" fromId="1179" toId="379">
</dataflow>
<dataflow id="1215" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="store_ln114" fromId="76" toId="379">
</dataflow>
<dataflow id="1216" from="StgValue_1179" to="store_ln114" fromId="1179" toId="381">
</dataflow>
<dataflow id="1217" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="store_ln114" fromId="73" toId="381">
</dataflow>
<dataflow id="1218" from="StgValue_1179" to="store_ln114" fromId="1179" toId="383">
</dataflow>
<dataflow id="1219" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="store_ln114" fromId="74" toId="383">
</dataflow>
<dataflow id="1220" from="StgValue_558" to="store_ln114" fromId="558" toId="387">
</dataflow>
<dataflow id="1221" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_5" to="store_ln114" fromId="75" toId="387">
</dataflow>
<dataflow id="1222" from="StgValue_558" to="store_ln114" fromId="558" toId="389">
</dataflow>
<dataflow id="1223" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_5" to="store_ln114" fromId="76" toId="389">
</dataflow>
<dataflow id="1224" from="StgValue_558" to="store_ln114" fromId="558" toId="391">
</dataflow>
<dataflow id="1225" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_5" to="store_ln114" fromId="73" toId="391">
</dataflow>
<dataflow id="1226" from="StgValue_558" to="store_ln114" fromId="558" toId="393">
</dataflow>
<dataflow id="1227" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_5" to="store_ln114" fromId="74" toId="393">
</dataflow>
<dataflow id="1228" from="StgValue_1179" to="store_ln115" fromId="1179" toId="397">
</dataflow>
<dataflow id="1229" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="store_ln115" fromId="88" toId="397">
</dataflow>
<dataflow id="1230" from="StgValue_1179" to="store_ln115" fromId="1179" toId="399">
</dataflow>
<dataflow id="1231" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="store_ln115" fromId="86" toId="399">
</dataflow>
<dataflow id="1232" from="StgValue_1179" to="store_ln115" fromId="1179" toId="401">
</dataflow>
<dataflow id="1233" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="store_ln115" fromId="85" toId="401">
</dataflow>
<dataflow id="1234" from="StgValue_1179" to="store_ln115" fromId="1179" toId="403">
</dataflow>
<dataflow id="1235" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="store_ln115" fromId="87" toId="403">
</dataflow>
<dataflow id="1236" from="StgValue_558" to="store_ln115" fromId="558" toId="407">
</dataflow>
<dataflow id="1237" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_6" to="store_ln115" fromId="88" toId="407">
</dataflow>
<dataflow id="1238" from="StgValue_558" to="store_ln115" fromId="558" toId="409">
</dataflow>
<dataflow id="1239" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_6" to="store_ln115" fromId="86" toId="409">
</dataflow>
<dataflow id="1240" from="StgValue_558" to="store_ln115" fromId="558" toId="411">
</dataflow>
<dataflow id="1241" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_6" to="store_ln115" fromId="85" toId="411">
</dataflow>
<dataflow id="1242" from="StgValue_558" to="store_ln115" fromId="558" toId="413">
</dataflow>
<dataflow id="1243" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_6" to="store_ln115" fromId="87" toId="413">
</dataflow>
<dataflow id="1244" from="trunc_ln108" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="1245" from="trunc_ln108" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="1246" from="icmp_ln112" to="StgValue_3" fromId="112" toId="3">
</dataflow>
<dataflow id="1247" from="icmp_ln113" to="StgValue_3" fromId="143" toId="3">
</dataflow>
<dataflow id="1248" from="icmp_ln114" to="StgValue_3" fromId="176" toId="3">
</dataflow>
<dataflow id="1249" from="icmp_ln115" to="StgValue_3" fromId="198" toId="3">
</dataflow>
<dataflow id="1250" from="icmp_ln112" to="StgValue_4" fromId="112" toId="4">
</dataflow>
<dataflow id="1251" from="trunc_ln108" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="1252" from="or_ln112_2" to="StgValue_4" fromId="228" toId="4">
</dataflow>
<dataflow id="1253" from="and_ln112_1" to="StgValue_4" fromId="224" toId="4">
</dataflow>
<dataflow id="1254" from="and_ln112_2" to="StgValue_4" fromId="227" toId="4">
</dataflow>
<dataflow id="1255" from="icmp_ln113" to="StgValue_4" fromId="143" toId="4">
</dataflow>
<dataflow id="1256" from="or_ln113_2" to="StgValue_4" fromId="254" toId="4">
</dataflow>
<dataflow id="1257" from="and_ln113_1" to="StgValue_4" fromId="250" toId="4">
</dataflow>
<dataflow id="1258" from="and_ln113_2" to="StgValue_4" fromId="253" toId="4">
</dataflow>
<dataflow id="1259" from="icmp_ln114" to="StgValue_4" fromId="176" toId="4">
</dataflow>
<dataflow id="1260" from="or_ln114_2" to="StgValue_4" fromId="292" toId="4">
</dataflow>
<dataflow id="1261" from="and_ln114_1" to="StgValue_4" fromId="288" toId="4">
</dataflow>
<dataflow id="1262" from="and_ln114_2" to="StgValue_4" fromId="291" toId="4">
</dataflow>
<dataflow id="1263" from="icmp_ln115" to="StgValue_4" fromId="198" toId="4">
</dataflow>
<dataflow id="1264" from="or_ln115_2" to="StgValue_4" fromId="330" toId="4">
</dataflow>
<dataflow id="1265" from="and_ln115_1" to="StgValue_4" fromId="326" toId="4">
</dataflow>
<dataflow id="1266" from="and_ln115_2" to="StgValue_4" fromId="329" toId="4">
</dataflow>
<dataflow id="1267" from="icmp_ln112" to="StgValue_5" fromId="112" toId="5">
</dataflow>
<dataflow id="1268" from="trunc_ln108" to="StgValue_5" fromId="22" toId="5">
</dataflow>
<dataflow id="1269" from="or_ln112_2" to="StgValue_5" fromId="228" toId="5">
</dataflow>
<dataflow id="1270" from="and_ln112_2" to="StgValue_5" fromId="227" toId="5">
</dataflow>
<dataflow id="1271" from="and_ln112_1" to="StgValue_5" fromId="224" toId="5">
</dataflow>
<dataflow id="1272" from="icmp_ln113" to="StgValue_5" fromId="143" toId="5">
</dataflow>
<dataflow id="1273" from="or_ln113_2" to="StgValue_5" fromId="254" toId="5">
</dataflow>
<dataflow id="1274" from="and_ln113_2" to="StgValue_5" fromId="253" toId="5">
</dataflow>
<dataflow id="1275" from="and_ln113_1" to="StgValue_5" fromId="250" toId="5">
</dataflow>
<dataflow id="1276" from="icmp_ln114" to="StgValue_5" fromId="176" toId="5">
</dataflow>
<dataflow id="1277" from="or_ln114_2" to="StgValue_5" fromId="292" toId="5">
</dataflow>
<dataflow id="1278" from="and_ln114_2" to="StgValue_5" fromId="291" toId="5">
</dataflow>
<dataflow id="1279" from="and_ln114_1" to="StgValue_5" fromId="288" toId="5">
</dataflow>
<dataflow id="1280" from="icmp_ln115" to="StgValue_5" fromId="198" toId="5">
</dataflow>
<dataflow id="1281" from="or_ln115_2" to="StgValue_5" fromId="330" toId="5">
</dataflow>
<dataflow id="1282" from="and_ln115_2" to="StgValue_5" fromId="329" toId="5">
</dataflow>
<dataflow id="1283" from="and_ln115_1" to="StgValue_5" fromId="326" toId="5">
</dataflow>
</dataflows>


</stg>
