
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct  7 18:08:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 555.387 ; gain = 248.488
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.258 ; gain = 492.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:25]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/MPG.vhd:17' bound to instance 'monopulse1' of component 'MPG' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/MPG.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MPG' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/MPG.vhd:23]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:134]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:151]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:231]
INFO: [Synth 8-3491] module 'transmitfsm' declared at 'D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/transmitfsm.vhd:9' bound to instance 'inst_TFSM' of component 'transmitfsm' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:285]
INFO: [Synth 8-638] synthesizing module 'transmitfsm' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/transmitfsm.vhd:33]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/transmitfsm.vhd:56]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/transmitfsm.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'transmitfsm' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/transmitfsm.vhd:33]
INFO: [Synth 8-3491] module 'receivefsm' declared at 'D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/recievefsm.vhd:7' bound to instance 'inst_RFSM' of component 'receivefsm' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:288]
INFO: [Synth 8-638] synthesizing module 'receivefsm' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/recievefsm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'receivefsm' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/recievefsm.vhd:29]
INFO: [Synth 8-226] default block is never used [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:25]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/sources_1/new/top.vhd:12]
WARNING: [Synth 8-7129] Port led[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1389.094 ; gain = 601.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.094 ; gain = 601.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.094 ; gain = 601.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1389.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1443.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.355 ; gain = 655.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.355 ; gain = 655.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.355 ; gain = 655.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitfsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receivefsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    bits |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitfsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   start |                              001 |                              001
                    bits |                              010 |                              010
                    stop |                              011 |                              100
                   waitt |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'receivefsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1443.355 ; gain = 655.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1456.680 ; gain = 668.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | tx_data    | 64x8          | LUT            | 
|top         | tx_data    | 64x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1601.895 ; gain = 814.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1602.117 ; gain = 814.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1630.719 ; gain = 842.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |     6|
|5     |LUT3   |     9|
|6     |LUT4   |    17|
|7     |LUT5   |    15|
|8     |LUT6   |    40|
|9     |MUXF7  |     2|
|10    |MUXF8  |     1|
|11    |FDRE   |   116|
|12    |FDSE   |    10|
|13    |IBUF   |     4|
|14    |OBUF   |     1|
|15    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1846.242 ; gain = 1004.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1846.242 ; gain = 1058.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1851.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ff533488
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 1854.773 ; gain = 1299.387
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1854.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 1/ZYBO_UART/ZYBO_UART.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 18:09:50 2025...
