# FPGA-Ready-Parameterized-Counter-IP
A parameterized synchronous counter in synthesizable Verilog RTL with enable, reset, and overflow flag, and verified correctness via testbench-based simulation, ensuring FPGA/ASIC-safe design
