// Seed: 1584187152
module module_0;
  wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_1, id_2, id_3, id_4, id_5, id_6, id_7;
  uwire id_8 = 1'b0 < id_2;
  module_0 modCall_1 ();
  logic [7:0] id_9;
  id_10(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(id_9[1'd0-{1{1}}])
  );
endmodule
