ISim log file
Running: D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\top_termometer\tb_main_control_unit_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/top_termometer/tb_main_control_unit_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:system not ready 
User(VHDL) Code Called Simulation Stop
In process tb_main_control_unit.vhd:stim_proc 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1 ms
# run 1 ms
