#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018c17729900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000018c17768da0_0 .net "PC", 31 0, v0000018c17762d70_0;  1 drivers
v0000018c177679a0_0 .var "clk", 0 0;
v0000018c17767ae0_0 .net "clkout", 0 0, L_0000018c1776a930;  1 drivers
v0000018c17767540_0 .net "cycles_consumed", 31 0, v0000018c17768760_0;  1 drivers
v0000018c17767b80_0 .var "rst", 0 0;
S_0000018c17729c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000018c17729900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000018c17740260 .param/l "RType" 0 4 2, C4<000000>;
P_0000018c17740298 .param/l "add" 0 4 5, C4<100000>;
P_0000018c177402d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018c17740308 .param/l "addu" 0 4 5, C4<100001>;
P_0000018c17740340 .param/l "and_" 0 4 5, C4<100100>;
P_0000018c17740378 .param/l "andi" 0 4 8, C4<001100>;
P_0000018c177403b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018c177403e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018c17740420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018c17740458 .param/l "j" 0 4 12, C4<000010>;
P_0000018c17740490 .param/l "jal" 0 4 12, C4<000011>;
P_0000018c177404c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018c17740500 .param/l "lw" 0 4 8, C4<100011>;
P_0000018c17740538 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018c17740570 .param/l "or_" 0 4 5, C4<100101>;
P_0000018c177405a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018c177405e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018c17740618 .param/l "sll" 0 4 6, C4<000000>;
P_0000018c17740650 .param/l "slt" 0 4 5, C4<101010>;
P_0000018c17740688 .param/l "slti" 0 4 8, C4<101010>;
P_0000018c177406c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018c177406f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018c17740730 .param/l "subu" 0 4 5, C4<100011>;
P_0000018c17740768 .param/l "sw" 0 4 8, C4<101011>;
P_0000018c177407a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018c177407d8 .param/l "xori" 0 4 8, C4<001110>;
L_0000018c1776a230 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a850 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a380 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a540 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c17769dd0 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a700 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a5b0 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a0e0 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a930 .functor OR 1, v0000018c177679a0_0, v0000018c177369d0_0, C4<0>, C4<0>;
L_0000018c1776a620 .functor OR 1, L_0000018c177eaf90, L_0000018c177ea6d0, C4<0>, C4<0>;
L_0000018c1776ab60 .functor AND 1, L_0000018c177eb850, L_0000018c177eab30, C4<1>, C4<1>;
L_0000018c1776a310 .functor NOT 1, v0000018c17767b80_0, C4<0>, C4<0>, C4<0>;
L_0000018c1776a770 .functor OR 1, L_0000018c177eb5d0, L_0000018c177ea270, C4<0>, C4<0>;
L_0000018c17769eb0 .functor OR 1, L_0000018c1776a770, L_0000018c177ea3b0, C4<0>, C4<0>;
L_0000018c1776a7e0 .functor OR 1, L_0000018c177fcfb0, L_0000018c177fd0f0, C4<0>, C4<0>;
L_0000018c1776abd0 .functor AND 1, L_0000018c177eb530, L_0000018c1776a7e0, C4<1>, C4<1>;
L_0000018c1776a9a0 .functor OR 1, L_0000018c177fd870, L_0000018c177fc790, C4<0>, C4<0>;
L_0000018c1776aa10 .functor AND 1, L_0000018c177fc650, L_0000018c1776a9a0, C4<1>, C4<1>;
L_0000018c1776aa80 .functor NOT 1, L_0000018c1776a930, C4<0>, C4<0>, C4<0>;
v0000018c17762370_0 .net "ALUOp", 3 0, v0000018c17735ad0_0;  1 drivers
v0000018c17761fb0_0 .net "ALUResult", 31 0, v0000018c17762870_0;  1 drivers
v0000018c17763700_0 .net "ALUSrc", 0 0, v0000018c177361b0_0;  1 drivers
v0000018c177651e0_0 .net "ALUin2", 31 0, L_0000018c177fc330;  1 drivers
v0000018c17764240_0 .net "MemReadEn", 0 0, v0000018c177364d0_0;  1 drivers
v0000018c17765320_0 .net "MemWriteEn", 0 0, v0000018c17736570_0;  1 drivers
v0000018c17764d80_0 .net "MemtoReg", 0 0, v0000018c17735850_0;  1 drivers
v0000018c17764060_0 .net "PC", 31 0, v0000018c17762d70_0;  alias, 1 drivers
v0000018c17764920_0 .net "PCPlus1", 31 0, L_0000018c177eb7b0;  1 drivers
v0000018c17765280_0 .net "PCsrc", 0 0, v0000018c17761bf0_0;  1 drivers
v0000018c17763980_0 .net "RegDst", 0 0, v0000018c17735530_0;  1 drivers
v0000018c177637a0_0 .net "RegWriteEn", 0 0, v0000018c17736890_0;  1 drivers
v0000018c17764e20_0 .net "WriteRegister", 4 0, L_0000018c177ebc10;  1 drivers
v0000018c17763d40_0 .net *"_ivl_0", 0 0, L_0000018c1776a230;  1 drivers
L_0000018c177a1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018c17763f20_0 .net/2u *"_ivl_10", 4 0, L_0000018c177a1e00;  1 drivers
L_0000018c177a21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17764c40_0 .net *"_ivl_101", 15 0, L_0000018c177a21f0;  1 drivers
v0000018c17764560_0 .net *"_ivl_102", 31 0, L_0000018c177eaa90;  1 drivers
L_0000018c177a2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17763520_0 .net *"_ivl_105", 25 0, L_0000018c177a2238;  1 drivers
L_0000018c177a2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17764600_0 .net/2u *"_ivl_106", 31 0, L_0000018c177a2280;  1 drivers
v0000018c177649c0_0 .net *"_ivl_108", 0 0, L_0000018c177eb850;  1 drivers
L_0000018c177a22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018c17764f60_0 .net/2u *"_ivl_110", 5 0, L_0000018c177a22c8;  1 drivers
v0000018c177646a0_0 .net *"_ivl_112", 0 0, L_0000018c177eab30;  1 drivers
v0000018c17763b60_0 .net *"_ivl_115", 0 0, L_0000018c1776ab60;  1 drivers
v0000018c17763840_0 .net *"_ivl_116", 47 0, L_0000018c177eac70;  1 drivers
L_0000018c177a2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c177638e0_0 .net *"_ivl_119", 15 0, L_0000018c177a2310;  1 drivers
L_0000018c177a1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018c17763a20_0 .net/2u *"_ivl_12", 5 0, L_0000018c177a1e48;  1 drivers
v0000018c177642e0_0 .net *"_ivl_120", 47 0, L_0000018c177eb710;  1 drivers
L_0000018c177a2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17763660_0 .net *"_ivl_123", 15 0, L_0000018c177a2358;  1 drivers
v0000018c17763ac0_0 .net *"_ivl_125", 0 0, L_0000018c177ea090;  1 drivers
v0000018c17764a60_0 .net *"_ivl_126", 31 0, L_0000018c177eba30;  1 drivers
v0000018c177635c0_0 .net *"_ivl_128", 47 0, L_0000018c177ea630;  1 drivers
v0000018c17764740_0 .net *"_ivl_130", 47 0, L_0000018c177ead10;  1 drivers
v0000018c17764420_0 .net *"_ivl_132", 47 0, L_0000018c177eb670;  1 drivers
v0000018c17763de0_0 .net *"_ivl_134", 47 0, L_0000018c177e9e10;  1 drivers
v0000018c177653c0_0 .net *"_ivl_14", 0 0, L_0000018c17768ee0;  1 drivers
v0000018c177647e0_0 .net *"_ivl_140", 0 0, L_0000018c1776a310;  1 drivers
L_0000018c177a23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17763c00_0 .net/2u *"_ivl_142", 31 0, L_0000018c177a23e8;  1 drivers
L_0000018c177a24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018c17764ec0_0 .net/2u *"_ivl_146", 5 0, L_0000018c177a24c0;  1 drivers
v0000018c17763ca0_0 .net *"_ivl_148", 0 0, L_0000018c177eb5d0;  1 drivers
L_0000018c177a2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018c17765000_0 .net/2u *"_ivl_150", 5 0, L_0000018c177a2508;  1 drivers
v0000018c177650a0_0 .net *"_ivl_152", 0 0, L_0000018c177ea270;  1 drivers
v0000018c17764880_0 .net *"_ivl_155", 0 0, L_0000018c1776a770;  1 drivers
L_0000018c177a2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018c17764b00_0 .net/2u *"_ivl_156", 5 0, L_0000018c177a2550;  1 drivers
v0000018c17763e80_0 .net *"_ivl_158", 0 0, L_0000018c177ea3b0;  1 drivers
L_0000018c177a1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018c17763fc0_0 .net/2u *"_ivl_16", 4 0, L_0000018c177a1e90;  1 drivers
v0000018c17764100_0 .net *"_ivl_161", 0 0, L_0000018c17769eb0;  1 drivers
L_0000018c177a2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c177641a0_0 .net/2u *"_ivl_162", 15 0, L_0000018c177a2598;  1 drivers
v0000018c17764ba0_0 .net *"_ivl_164", 31 0, L_0000018c177eb350;  1 drivers
v0000018c17764380_0 .net *"_ivl_167", 0 0, L_0000018c177ea450;  1 drivers
v0000018c177644c0_0 .net *"_ivl_168", 15 0, L_0000018c177ebb70;  1 drivers
v0000018c17765140_0 .net *"_ivl_170", 31 0, L_0000018c177eb490;  1 drivers
v0000018c17764ce0_0 .net *"_ivl_174", 31 0, L_0000018c177ea770;  1 drivers
L_0000018c177a25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c177671f0_0 .net *"_ivl_177", 25 0, L_0000018c177a25e0;  1 drivers
L_0000018c177a2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17765d50_0 .net/2u *"_ivl_178", 31 0, L_0000018c177a2628;  1 drivers
v0000018c177670b0_0 .net *"_ivl_180", 0 0, L_0000018c177eb530;  1 drivers
L_0000018c177a2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018c17766110_0 .net/2u *"_ivl_182", 5 0, L_0000018c177a2670;  1 drivers
v0000018c17766d90_0 .net *"_ivl_184", 0 0, L_0000018c177fcfb0;  1 drivers
L_0000018c177a26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018c17766070_0 .net/2u *"_ivl_186", 5 0, L_0000018c177a26b8;  1 drivers
v0000018c177664d0_0 .net *"_ivl_188", 0 0, L_0000018c177fd0f0;  1 drivers
v0000018c17766ed0_0 .net *"_ivl_19", 4 0, L_0000018c17767680;  1 drivers
v0000018c177658f0_0 .net *"_ivl_191", 0 0, L_0000018c1776a7e0;  1 drivers
v0000018c17765f30_0 .net *"_ivl_193", 0 0, L_0000018c1776abd0;  1 drivers
L_0000018c177a2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018c17765530_0 .net/2u *"_ivl_194", 5 0, L_0000018c177a2700;  1 drivers
v0000018c17765e90_0 .net *"_ivl_196", 0 0, L_0000018c177fc1f0;  1 drivers
L_0000018c177a2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018c17767290_0 .net/2u *"_ivl_198", 31 0, L_0000018c177a2748;  1 drivers
L_0000018c177a1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018c17767150_0 .net/2u *"_ivl_2", 5 0, L_0000018c177a1db8;  1 drivers
v0000018c17765ad0_0 .net *"_ivl_20", 4 0, L_0000018c17767860;  1 drivers
v0000018c17766930_0 .net *"_ivl_200", 31 0, L_0000018c177fdc30;  1 drivers
v0000018c17766f70_0 .net *"_ivl_204", 31 0, L_0000018c177fda50;  1 drivers
L_0000018c177a2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17765df0_0 .net *"_ivl_207", 25 0, L_0000018c177a2790;  1 drivers
L_0000018c177a27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17765fd0_0 .net/2u *"_ivl_208", 31 0, L_0000018c177a27d8;  1 drivers
v0000018c17767330_0 .net *"_ivl_210", 0 0, L_0000018c177fc650;  1 drivers
L_0000018c177a2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018c177673d0_0 .net/2u *"_ivl_212", 5 0, L_0000018c177a2820;  1 drivers
v0000018c177661b0_0 .net *"_ivl_214", 0 0, L_0000018c177fd870;  1 drivers
L_0000018c177a2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018c177657b0_0 .net/2u *"_ivl_216", 5 0, L_0000018c177a2868;  1 drivers
v0000018c17767010_0 .net *"_ivl_218", 0 0, L_0000018c177fc790;  1 drivers
v0000018c177655d0_0 .net *"_ivl_221", 0 0, L_0000018c1776a9a0;  1 drivers
v0000018c17766250_0 .net *"_ivl_223", 0 0, L_0000018c1776aa10;  1 drivers
L_0000018c177a28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018c17765670_0 .net/2u *"_ivl_224", 5 0, L_0000018c177a28b0;  1 drivers
v0000018c17766390_0 .net *"_ivl_226", 0 0, L_0000018c177fc830;  1 drivers
v0000018c17766c50_0 .net *"_ivl_228", 31 0, L_0000018c177fc970;  1 drivers
v0000018c17766cf0_0 .net *"_ivl_24", 0 0, L_0000018c1776a380;  1 drivers
L_0000018c177a1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018c177669d0_0 .net/2u *"_ivl_26", 4 0, L_0000018c177a1ed8;  1 drivers
v0000018c17765710_0 .net *"_ivl_29", 4 0, L_0000018c17768e40;  1 drivers
v0000018c177662f0_0 .net *"_ivl_32", 0 0, L_0000018c1776a540;  1 drivers
L_0000018c177a1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018c17765850_0 .net/2u *"_ivl_34", 4 0, L_0000018c177a1f20;  1 drivers
v0000018c17765990_0 .net *"_ivl_37", 4 0, L_0000018c177eb8f0;  1 drivers
v0000018c17766570_0 .net *"_ivl_40", 0 0, L_0000018c17769dd0;  1 drivers
L_0000018c177a1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17765a30_0 .net/2u *"_ivl_42", 15 0, L_0000018c177a1f68;  1 drivers
v0000018c17766430_0 .net *"_ivl_45", 15 0, L_0000018c177eb210;  1 drivers
v0000018c17766610_0 .net *"_ivl_48", 0 0, L_0000018c1776a700;  1 drivers
v0000018c177666b0_0 .net *"_ivl_5", 5 0, L_0000018c177677c0;  1 drivers
L_0000018c177a1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17766750_0 .net/2u *"_ivl_50", 36 0, L_0000018c177a1fb0;  1 drivers
L_0000018c177a1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17765b70_0 .net/2u *"_ivl_52", 31 0, L_0000018c177a1ff8;  1 drivers
v0000018c177667f0_0 .net *"_ivl_55", 4 0, L_0000018c177ea590;  1 drivers
v0000018c17765c10_0 .net *"_ivl_56", 36 0, L_0000018c177ea950;  1 drivers
v0000018c17766890_0 .net *"_ivl_58", 36 0, L_0000018c177eb030;  1 drivers
v0000018c17766e30_0 .net *"_ivl_62", 0 0, L_0000018c1776a5b0;  1 drivers
L_0000018c177a2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018c17766a70_0 .net/2u *"_ivl_64", 5 0, L_0000018c177a2040;  1 drivers
v0000018c17765cb0_0 .net *"_ivl_67", 5 0, L_0000018c177e9ff0;  1 drivers
v0000018c17766b10_0 .net *"_ivl_70", 0 0, L_0000018c1776a0e0;  1 drivers
L_0000018c177a2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17766bb0_0 .net/2u *"_ivl_72", 57 0, L_0000018c177a2088;  1 drivers
L_0000018c177a20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17768b20_0 .net/2u *"_ivl_74", 31 0, L_0000018c177a20d0;  1 drivers
v0000018c17768260_0 .net *"_ivl_77", 25 0, L_0000018c177eb3f0;  1 drivers
v0000018c17767f40_0 .net *"_ivl_78", 57 0, L_0000018c177ea810;  1 drivers
v0000018c17768c60_0 .net *"_ivl_8", 0 0, L_0000018c1776a850;  1 drivers
v0000018c17768580_0 .net *"_ivl_80", 57 0, L_0000018c177eb990;  1 drivers
L_0000018c177a2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018c17767cc0_0 .net/2u *"_ivl_84", 31 0, L_0000018c177a2118;  1 drivers
L_0000018c177a2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018c177690c0_0 .net/2u *"_ivl_88", 5 0, L_0000018c177a2160;  1 drivers
v0000018c17768300_0 .net *"_ivl_90", 0 0, L_0000018c177eaf90;  1 drivers
L_0000018c177a21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018c17768440_0 .net/2u *"_ivl_92", 5 0, L_0000018c177a21a8;  1 drivers
v0000018c177684e0_0 .net *"_ivl_94", 0 0, L_0000018c177ea6d0;  1 drivers
v0000018c17768080_0 .net *"_ivl_97", 0 0, L_0000018c1776a620;  1 drivers
v0000018c17768620_0 .net *"_ivl_98", 47 0, L_0000018c177ea1d0;  1 drivers
v0000018c17767c20_0 .net "adderResult", 31 0, L_0000018c177eadb0;  1 drivers
v0000018c17767720_0 .net "address", 31 0, L_0000018c177ea9f0;  1 drivers
v0000018c177686c0_0 .net "clk", 0 0, L_0000018c1776a930;  alias, 1 drivers
v0000018c17768760_0 .var "cycles_consumed", 31 0;
v0000018c17768f80_0 .net "extImm", 31 0, L_0000018c177ea4f0;  1 drivers
v0000018c17767fe0_0 .net "funct", 5 0, L_0000018c177ea8b0;  1 drivers
v0000018c17769160_0 .net "hlt", 0 0, v0000018c177369d0_0;  1 drivers
v0000018c177693e0_0 .net "imm", 15 0, L_0000018c177ebcb0;  1 drivers
v0000018c17767ea0_0 .net "immediate", 31 0, L_0000018c177fbed0;  1 drivers
v0000018c17767d60_0 .net "input_clk", 0 0, v0000018c177679a0_0;  1 drivers
v0000018c177683a0_0 .net "instruction", 31 0, L_0000018c177ea130;  1 drivers
v0000018c17768120_0 .net "memoryReadData", 31 0, v0000018c17762cd0_0;  1 drivers
v0000018c177692a0_0 .net "nextPC", 31 0, L_0000018c177eae50;  1 drivers
v0000018c177675e0_0 .net "opcode", 5 0, L_0000018c17767e00;  1 drivers
v0000018c17768800_0 .net "rd", 4 0, L_0000018c17767900;  1 drivers
v0000018c17769200_0 .net "readData1", 31 0, L_0000018c1776a690;  1 drivers
v0000018c177681c0_0 .net "readData1_w", 31 0, L_0000018c177fc3d0;  1 drivers
v0000018c17769340_0 .net "readData2", 31 0, L_0000018c1776a8c0;  1 drivers
v0000018c17769020_0 .net "rs", 4 0, L_0000018c17767a40;  1 drivers
v0000018c177688a0_0 .net "rst", 0 0, v0000018c17767b80_0;  1 drivers
v0000018c17768940_0 .net "rt", 4 0, L_0000018c177e9f50;  1 drivers
v0000018c177689e0_0 .net "shamt", 31 0, L_0000018c177eabd0;  1 drivers
v0000018c17768a80_0 .net "wire_instruction", 31 0, L_0000018c1776a150;  1 drivers
v0000018c17768bc0_0 .net "writeData", 31 0, L_0000018c177fd910;  1 drivers
v0000018c17768d00_0 .net "zero", 0 0, L_0000018c177fc290;  1 drivers
L_0000018c177677c0 .part L_0000018c177ea130, 26, 6;
L_0000018c17767e00 .functor MUXZ 6, L_0000018c177677c0, L_0000018c177a1db8, L_0000018c1776a230, C4<>;
L_0000018c17768ee0 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a1e48;
L_0000018c17767680 .part L_0000018c177ea130, 11, 5;
L_0000018c17767860 .functor MUXZ 5, L_0000018c17767680, L_0000018c177a1e90, L_0000018c17768ee0, C4<>;
L_0000018c17767900 .functor MUXZ 5, L_0000018c17767860, L_0000018c177a1e00, L_0000018c1776a850, C4<>;
L_0000018c17768e40 .part L_0000018c177ea130, 21, 5;
L_0000018c17767a40 .functor MUXZ 5, L_0000018c17768e40, L_0000018c177a1ed8, L_0000018c1776a380, C4<>;
L_0000018c177eb8f0 .part L_0000018c177ea130, 16, 5;
L_0000018c177e9f50 .functor MUXZ 5, L_0000018c177eb8f0, L_0000018c177a1f20, L_0000018c1776a540, C4<>;
L_0000018c177eb210 .part L_0000018c177ea130, 0, 16;
L_0000018c177ebcb0 .functor MUXZ 16, L_0000018c177eb210, L_0000018c177a1f68, L_0000018c17769dd0, C4<>;
L_0000018c177ea590 .part L_0000018c177ea130, 6, 5;
L_0000018c177ea950 .concat [ 5 32 0 0], L_0000018c177ea590, L_0000018c177a1ff8;
L_0000018c177eb030 .functor MUXZ 37, L_0000018c177ea950, L_0000018c177a1fb0, L_0000018c1776a700, C4<>;
L_0000018c177eabd0 .part L_0000018c177eb030, 0, 32;
L_0000018c177e9ff0 .part L_0000018c177ea130, 0, 6;
L_0000018c177ea8b0 .functor MUXZ 6, L_0000018c177e9ff0, L_0000018c177a2040, L_0000018c1776a5b0, C4<>;
L_0000018c177eb3f0 .part L_0000018c177ea130, 0, 26;
L_0000018c177ea810 .concat [ 26 32 0 0], L_0000018c177eb3f0, L_0000018c177a20d0;
L_0000018c177eb990 .functor MUXZ 58, L_0000018c177ea810, L_0000018c177a2088, L_0000018c1776a0e0, C4<>;
L_0000018c177ea9f0 .part L_0000018c177eb990, 0, 32;
L_0000018c177eb7b0 .arith/sum 32, v0000018c17762d70_0, L_0000018c177a2118;
L_0000018c177eaf90 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a2160;
L_0000018c177ea6d0 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a21a8;
L_0000018c177ea1d0 .concat [ 32 16 0 0], L_0000018c177ea9f0, L_0000018c177a21f0;
L_0000018c177eaa90 .concat [ 6 26 0 0], L_0000018c17767e00, L_0000018c177a2238;
L_0000018c177eb850 .cmp/eq 32, L_0000018c177eaa90, L_0000018c177a2280;
L_0000018c177eab30 .cmp/eq 6, L_0000018c177ea8b0, L_0000018c177a22c8;
L_0000018c177eac70 .concat [ 32 16 0 0], L_0000018c1776a690, L_0000018c177a2310;
L_0000018c177eb710 .concat [ 32 16 0 0], v0000018c17762d70_0, L_0000018c177a2358;
L_0000018c177ea090 .part L_0000018c177ebcb0, 15, 1;
LS_0000018c177eba30_0_0 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_4 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_8 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_12 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_16 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_20 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_24 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_0_28 .concat [ 1 1 1 1], L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090, L_0000018c177ea090;
LS_0000018c177eba30_1_0 .concat [ 4 4 4 4], LS_0000018c177eba30_0_0, LS_0000018c177eba30_0_4, LS_0000018c177eba30_0_8, LS_0000018c177eba30_0_12;
LS_0000018c177eba30_1_4 .concat [ 4 4 4 4], LS_0000018c177eba30_0_16, LS_0000018c177eba30_0_20, LS_0000018c177eba30_0_24, LS_0000018c177eba30_0_28;
L_0000018c177eba30 .concat [ 16 16 0 0], LS_0000018c177eba30_1_0, LS_0000018c177eba30_1_4;
L_0000018c177ea630 .concat [ 16 32 0 0], L_0000018c177ebcb0, L_0000018c177eba30;
L_0000018c177ead10 .arith/sum 48, L_0000018c177eb710, L_0000018c177ea630;
L_0000018c177eb670 .functor MUXZ 48, L_0000018c177ead10, L_0000018c177eac70, L_0000018c1776ab60, C4<>;
L_0000018c177e9e10 .functor MUXZ 48, L_0000018c177eb670, L_0000018c177ea1d0, L_0000018c1776a620, C4<>;
L_0000018c177eadb0 .part L_0000018c177e9e10, 0, 32;
L_0000018c177eae50 .functor MUXZ 32, L_0000018c177eb7b0, L_0000018c177eadb0, v0000018c17761bf0_0, C4<>;
L_0000018c177ea130 .functor MUXZ 32, L_0000018c1776a150, L_0000018c177a23e8, L_0000018c1776a310, C4<>;
L_0000018c177eb5d0 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a24c0;
L_0000018c177ea270 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a2508;
L_0000018c177ea3b0 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a2550;
L_0000018c177eb350 .concat [ 16 16 0 0], L_0000018c177ebcb0, L_0000018c177a2598;
L_0000018c177ea450 .part L_0000018c177ebcb0, 15, 1;
LS_0000018c177ebb70_0_0 .concat [ 1 1 1 1], L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450;
LS_0000018c177ebb70_0_4 .concat [ 1 1 1 1], L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450;
LS_0000018c177ebb70_0_8 .concat [ 1 1 1 1], L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450;
LS_0000018c177ebb70_0_12 .concat [ 1 1 1 1], L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450, L_0000018c177ea450;
L_0000018c177ebb70 .concat [ 4 4 4 4], LS_0000018c177ebb70_0_0, LS_0000018c177ebb70_0_4, LS_0000018c177ebb70_0_8, LS_0000018c177ebb70_0_12;
L_0000018c177eb490 .concat [ 16 16 0 0], L_0000018c177ebcb0, L_0000018c177ebb70;
L_0000018c177ea4f0 .functor MUXZ 32, L_0000018c177eb490, L_0000018c177eb350, L_0000018c17769eb0, C4<>;
L_0000018c177ea770 .concat [ 6 26 0 0], L_0000018c17767e00, L_0000018c177a25e0;
L_0000018c177eb530 .cmp/eq 32, L_0000018c177ea770, L_0000018c177a2628;
L_0000018c177fcfb0 .cmp/eq 6, L_0000018c177ea8b0, L_0000018c177a2670;
L_0000018c177fd0f0 .cmp/eq 6, L_0000018c177ea8b0, L_0000018c177a26b8;
L_0000018c177fc1f0 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a2700;
L_0000018c177fdc30 .functor MUXZ 32, L_0000018c177ea4f0, L_0000018c177a2748, L_0000018c177fc1f0, C4<>;
L_0000018c177fbed0 .functor MUXZ 32, L_0000018c177fdc30, L_0000018c177eabd0, L_0000018c1776abd0, C4<>;
L_0000018c177fda50 .concat [ 6 26 0 0], L_0000018c17767e00, L_0000018c177a2790;
L_0000018c177fc650 .cmp/eq 32, L_0000018c177fda50, L_0000018c177a27d8;
L_0000018c177fd870 .cmp/eq 6, L_0000018c177ea8b0, L_0000018c177a2820;
L_0000018c177fc790 .cmp/eq 6, L_0000018c177ea8b0, L_0000018c177a2868;
L_0000018c177fc830 .cmp/eq 6, L_0000018c17767e00, L_0000018c177a28b0;
L_0000018c177fc970 .functor MUXZ 32, L_0000018c1776a690, v0000018c17762d70_0, L_0000018c177fc830, C4<>;
L_0000018c177fc3d0 .functor MUXZ 32, L_0000018c177fc970, L_0000018c1776a8c0, L_0000018c1776aa10, C4<>;
S_0000018c17729db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018c177261c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018c1776aaf0 .functor NOT 1, v0000018c177361b0_0, C4<0>, C4<0>, C4<0>;
v0000018c177355d0_0 .net *"_ivl_0", 0 0, L_0000018c1776aaf0;  1 drivers
v0000018c177352b0_0 .net "in1", 31 0, L_0000018c1776a8c0;  alias, 1 drivers
v0000018c17735fd0_0 .net "in2", 31 0, L_0000018c177fbed0;  alias, 1 drivers
v0000018c17736610_0 .net "out", 31 0, L_0000018c177fc330;  alias, 1 drivers
v0000018c17735a30_0 .net "s", 0 0, v0000018c177361b0_0;  alias, 1 drivers
L_0000018c177fc330 .functor MUXZ 32, L_0000018c177fbed0, L_0000018c1776a8c0, L_0000018c1776aaf0, C4<>;
S_0000018c176d34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018c177a0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000018c177a00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000018c177a0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000018c177a0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000018c177a0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000018c177a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018c177a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018c177a0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000018c177a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018c177a0288 .param/l "j" 0 4 12, C4<000010>;
P_0000018c177a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018c177a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018c177a0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000018c177a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018c177a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018c177a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018c177a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018c177a0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000018c177a0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000018c177a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018c177a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018c177a0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000018c177a0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000018c177a0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000018c177a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018c177a0608 .param/l "xori" 0 4 8, C4<001110>;
v0000018c17735ad0_0 .var "ALUOp", 3 0;
v0000018c177361b0_0 .var "ALUSrc", 0 0;
v0000018c177364d0_0 .var "MemReadEn", 0 0;
v0000018c17736570_0 .var "MemWriteEn", 0 0;
v0000018c17735850_0 .var "MemtoReg", 0 0;
v0000018c17735530_0 .var "RegDst", 0 0;
v0000018c17736890_0 .var "RegWriteEn", 0 0;
v0000018c177357b0_0 .net "funct", 5 0, L_0000018c177ea8b0;  alias, 1 drivers
v0000018c177369d0_0 .var "hlt", 0 0;
v0000018c17736bb0_0 .net "opcode", 5 0, L_0000018c17767e00;  alias, 1 drivers
v0000018c17735b70_0 .net "rst", 0 0, v0000018c17767b80_0;  alias, 1 drivers
E_0000018c177262c0 .event anyedge, v0000018c17735b70_0, v0000018c17736bb0_0, v0000018c177357b0_0;
S_0000018c176d3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018c17725740 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018c1776a150 .functor BUFZ 32, L_0000018c177eaef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018c17736390_0 .net "Data_Out", 31 0, L_0000018c1776a150;  alias, 1 drivers
v0000018c177358f0 .array "InstMem", 0 1023, 31 0;
v0000018c17735350_0 .net *"_ivl_0", 31 0, L_0000018c177eaef0;  1 drivers
v0000018c17735e90_0 .net *"_ivl_3", 9 0, L_0000018c177eb0d0;  1 drivers
v0000018c17736750_0 .net *"_ivl_4", 11 0, L_0000018c177e9eb0;  1 drivers
L_0000018c177a23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c17735f30_0 .net *"_ivl_7", 1 0, L_0000018c177a23a0;  1 drivers
v0000018c17736cf0_0 .net "addr", 31 0, v0000018c17762d70_0;  alias, 1 drivers
v0000018c177367f0_0 .var/i "i", 31 0;
L_0000018c177eaef0 .array/port v0000018c177358f0, L_0000018c177e9eb0;
L_0000018c177eb0d0 .part v0000018c17762d70_0, 0, 10;
L_0000018c177e9eb0 .concat [ 10 2 0 0], L_0000018c177eb0d0, L_0000018c177a23a0;
S_0000018c175f69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000018c1776a690 .functor BUFZ 32, L_0000018c177ea310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018c1776a8c0 .functor BUFZ 32, L_0000018c177eb2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018c177353f0_0 .net *"_ivl_0", 31 0, L_0000018c177ea310;  1 drivers
v0000018c17713ef0_0 .net *"_ivl_10", 6 0, L_0000018c177ebad0;  1 drivers
L_0000018c177a2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c17714350_0 .net *"_ivl_13", 1 0, L_0000018c177a2478;  1 drivers
v0000018c177616f0_0 .net *"_ivl_2", 6 0, L_0000018c177eb170;  1 drivers
L_0000018c177a2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c17761d30_0 .net *"_ivl_5", 1 0, L_0000018c177a2430;  1 drivers
v0000018c17762eb0_0 .net *"_ivl_8", 31 0, L_0000018c177eb2b0;  1 drivers
v0000018c17762550_0 .net "clk", 0 0, L_0000018c1776a930;  alias, 1 drivers
v0000018c17761ab0_0 .var/i "i", 31 0;
v0000018c17761c90_0 .net "readData1", 31 0, L_0000018c1776a690;  alias, 1 drivers
v0000018c17761790_0 .net "readData2", 31 0, L_0000018c1776a8c0;  alias, 1 drivers
v0000018c177625f0_0 .net "readRegister1", 4 0, L_0000018c17767a40;  alias, 1 drivers
v0000018c17761510_0 .net "readRegister2", 4 0, L_0000018c177e9f50;  alias, 1 drivers
v0000018c17761830 .array "registers", 31 0, 31 0;
v0000018c17762050_0 .net "rst", 0 0, v0000018c17767b80_0;  alias, 1 drivers
v0000018c177629b0_0 .net "we", 0 0, v0000018c17736890_0;  alias, 1 drivers
v0000018c17761b50_0 .net "writeData", 31 0, L_0000018c177fd910;  alias, 1 drivers
v0000018c177618d0_0 .net "writeRegister", 4 0, L_0000018c177ebc10;  alias, 1 drivers
E_0000018c17725840/0 .event negedge, v0000018c17735b70_0;
E_0000018c17725840/1 .event posedge, v0000018c17762550_0;
E_0000018c17725840 .event/or E_0000018c17725840/0, E_0000018c17725840/1;
L_0000018c177ea310 .array/port v0000018c17761830, L_0000018c177eb170;
L_0000018c177eb170 .concat [ 5 2 0 0], L_0000018c17767a40, L_0000018c177a2430;
L_0000018c177eb2b0 .array/port v0000018c17761830, L_0000018c177ebad0;
L_0000018c177ebad0 .concat [ 5 2 0 0], L_0000018c177e9f50, L_0000018c177a2478;
S_0000018c175f6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000018c175f69c0;
 .timescale 0 0;
v0000018c17734ef0_0 .var/i "i", 31 0;
S_0000018c176d1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018c17726940 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018c17769e40 .functor NOT 1, v0000018c17735530_0, C4<0>, C4<0>, C4<0>;
v0000018c177627d0_0 .net *"_ivl_0", 0 0, L_0000018c17769e40;  1 drivers
v0000018c177622d0_0 .net "in1", 4 0, L_0000018c177e9f50;  alias, 1 drivers
v0000018c17762730_0 .net "in2", 4 0, L_0000018c17767900;  alias, 1 drivers
v0000018c177620f0_0 .net "out", 4 0, L_0000018c177ebc10;  alias, 1 drivers
v0000018c17762910_0 .net "s", 0 0, v0000018c17735530_0;  alias, 1 drivers
L_0000018c177ebc10 .functor MUXZ 5, L_0000018c17767900, L_0000018c177e9f50, L_0000018c17769e40, C4<>;
S_0000018c176d1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018c17727180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018c1776ac40 .functor NOT 1, v0000018c17735850_0, C4<0>, C4<0>, C4<0>;
v0000018c17762af0_0 .net *"_ivl_0", 0 0, L_0000018c1776ac40;  1 drivers
v0000018c17761970_0 .net "in1", 31 0, v0000018c17762870_0;  alias, 1 drivers
v0000018c177615b0_0 .net "in2", 31 0, v0000018c17762cd0_0;  alias, 1 drivers
v0000018c17762a50_0 .net "out", 31 0, L_0000018c177fd910;  alias, 1 drivers
v0000018c177633b0_0 .net "s", 0 0, v0000018c17735850_0;  alias, 1 drivers
L_0000018c177fd910 .functor MUXZ 32, v0000018c17762cd0_0, v0000018c17762870_0, L_0000018c1776ac40, C4<>;
S_0000018c176ba8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018c176baa60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018c176baa98 .param/l "AND" 0 9 12, C4<0010>;
P_0000018c176baad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018c176bab08 .param/l "OR" 0 9 12, C4<0011>;
P_0000018c176bab40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018c176bab78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018c176babb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018c176babe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018c176bac20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018c176bac58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018c176bac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018c176bacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018c177a28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c17762b90_0 .net/2u *"_ivl_0", 31 0, L_0000018c177a28f8;  1 drivers
v0000018c17761a10_0 .net "opSel", 3 0, v0000018c17735ad0_0;  alias, 1 drivers
v0000018c17763270_0 .net "operand1", 31 0, L_0000018c177fc3d0;  alias, 1 drivers
v0000018c17762c30_0 .net "operand2", 31 0, L_0000018c177fc330;  alias, 1 drivers
v0000018c17762870_0 .var "result", 31 0;
v0000018c17763090_0 .net "zero", 0 0, L_0000018c177fc290;  alias, 1 drivers
E_0000018c17727100 .event anyedge, v0000018c17735ad0_0, v0000018c17763270_0, v0000018c17736610_0;
L_0000018c177fc290 .cmp/eq 32, v0000018c17762870_0, L_0000018c177a28f8;
S_0000018c176ff1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000018c177a1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000018c177a1698 .param/l "add" 0 4 5, C4<100000>;
P_0000018c177a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018c177a1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000018c177a1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000018c177a1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000018c177a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018c177a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018c177a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018c177a1858 .param/l "j" 0 4 12, C4<000010>;
P_0000018c177a1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000018c177a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018c177a1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000018c177a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018c177a1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000018c177a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018c177a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018c177a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000018c177a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000018c177a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000018c177a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018c177a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018c177a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000018c177a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000018c177a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018c177a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000018c17761bf0_0 .var "PCsrc", 0 0;
v0000018c17761650_0 .net "funct", 5 0, L_0000018c177ea8b0;  alias, 1 drivers
v0000018c17762f50_0 .net "opcode", 5 0, L_0000018c17767e00;  alias, 1 drivers
v0000018c17762690_0 .net "operand1", 31 0, L_0000018c1776a690;  alias, 1 drivers
v0000018c17762ff0_0 .net "operand2", 31 0, L_0000018c177fc330;  alias, 1 drivers
v0000018c17762190_0 .net "rst", 0 0, v0000018c17767b80_0;  alias, 1 drivers
E_0000018c17726bc0/0 .event anyedge, v0000018c17735b70_0, v0000018c17736bb0_0, v0000018c17761c90_0, v0000018c17736610_0;
E_0000018c17726bc0/1 .event anyedge, v0000018c177357b0_0;
E_0000018c17726bc0 .event/or E_0000018c17726bc0/0, E_0000018c17726bc0/1;
S_0000018c176ff330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018c17761dd0 .array "DataMem", 0 1023, 31 0;
v0000018c17763310_0 .net "address", 31 0, v0000018c17762870_0;  alias, 1 drivers
v0000018c17762230_0 .net "clock", 0 0, L_0000018c1776aa80;  1 drivers
v0000018c17761e70_0 .net "data", 31 0, L_0000018c1776a8c0;  alias, 1 drivers
v0000018c17763130_0 .var/i "i", 31 0;
v0000018c17762cd0_0 .var "q", 31 0;
v0000018c177631d0_0 .net "rden", 0 0, v0000018c177364d0_0;  alias, 1 drivers
v0000018c17761f10_0 .net "wren", 0 0, v0000018c17736570_0;  alias, 1 drivers
E_0000018c17726700 .event posedge, v0000018c17762230_0;
S_0000018c177a1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000018c17729c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018c177268c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018c17762410_0 .net "PCin", 31 0, L_0000018c177eae50;  alias, 1 drivers
v0000018c17762d70_0 .var "PCout", 31 0;
v0000018c177624b0_0 .net "clk", 0 0, L_0000018c1776a930;  alias, 1 drivers
v0000018c17762e10_0 .net "rst", 0 0, v0000018c17767b80_0;  alias, 1 drivers
    .scope S_0000018c176ff1a0;
T_0 ;
    %wait E_0000018c17726bc0;
    %load/vec4 v0000018c17762190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c17761bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018c17762f50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000018c17762690_0;
    %load/vec4 v0000018c17762ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000018c17762f50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000018c17762690_0;
    %load/vec4 v0000018c17762ff0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000018c17762f50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000018c17762f50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000018c17762f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000018c17761650_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000018c17761bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018c177a1c20;
T_1 ;
    %wait E_0000018c17725840;
    %load/vec4 v0000018c17762e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018c17762d70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018c17762410_0;
    %assign/vec4 v0000018c17762d70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018c176d3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c177367f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018c177367f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018c177367f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %load/vec4 v0000018c177367f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c177367f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c177358f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018c176d34a0;
T_3 ;
    %wait E_0000018c177262c0;
    %load/vec4 v0000018c17735b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018c177369d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018c17736570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018c17735850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018c177364d0_0, 0;
    %assign/vec4 v0000018c17735530_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018c177369d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018c17735ad0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018c177361b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018c17736890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018c17736570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018c17735850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018c177364d0_0, 0, 1;
    %store/vec4 v0000018c17735530_0, 0, 1;
    %load/vec4 v0000018c17736bb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177369d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17735530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %load/vec4 v0000018c177357b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17735530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c17735530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177364d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17735850_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c17736570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c177361b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018c17735ad0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018c175f69c0;
T_4 ;
    %wait E_0000018c17725840;
    %fork t_1, S_0000018c175f6b50;
    %jmp t_0;
    .scope S_0000018c175f6b50;
t_1 ;
    %load/vec4 v0000018c17762050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c17734ef0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018c17734ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018c17734ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c17761830, 0, 4;
    %load/vec4 v0000018c17734ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c17734ef0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018c177629b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018c17761b50_0;
    %load/vec4 v0000018c177618d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c17761830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c17761830, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018c175f69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018c175f69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c17761ab0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018c17761ab0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018c17761ab0_0;
    %ix/getv/s 4, v0000018c17761ab0_0;
    %load/vec4a v0000018c17761830, 4;
    %ix/getv/s 4, v0000018c17761ab0_0;
    %load/vec4a v0000018c17761830, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018c17761ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c17761ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018c176ba8d0;
T_6 ;
    %wait E_0000018c17727100;
    %load/vec4 v0000018c17761a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %add;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %sub;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %and;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %or;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %xor;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %or;
    %inv;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018c17763270_0;
    %load/vec4 v0000018c17762c30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018c17762c30_0;
    %load/vec4 v0000018c17763270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018c17763270_0;
    %ix/getv 4, v0000018c17762c30_0;
    %shiftl 4;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018c17763270_0;
    %ix/getv 4, v0000018c17762c30_0;
    %shiftr 4;
    %assign/vec4 v0000018c17762870_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018c176ff330;
T_7 ;
    %wait E_0000018c17726700;
    %load/vec4 v0000018c177631d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018c17763310_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018c17761dd0, 4;
    %assign/vec4 v0000018c17762cd0_0, 0;
T_7.0 ;
    %load/vec4 v0000018c17761f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018c17761e70_0;
    %ix/getv 3, v0000018c17763310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c17761dd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018c176ff330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c17763130_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000018c17763130_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018c17763130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c17761dd0, 0, 4;
    %load/vec4 v0000018c17763130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c17763130_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000018c176ff330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c17763130_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018c17763130_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018c17763130_0;
    %load/vec4a v0000018c17761dd0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000018c17763130_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018c17763130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c17763130_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018c17729c20;
T_10 ;
    %wait E_0000018c17725840;
    %load/vec4 v0000018c177688a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018c17768760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018c17768760_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018c17768760_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018c17729900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c177679a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c17767b80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018c17729900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018c177679a0_0;
    %inv;
    %assign/vec4 v0000018c177679a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018c17729900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c17767b80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c17767b80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000018c17767540_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
