
ubuntu-preinstalled/systemd-cgls:     file format elf32-littlearm


Disassembly of section .init:

00000b88 <.init>:
 b88:	push	{r3, lr}
 b8c:	bl	1750 <log_oom_internal@plt+0x9cc>
 b90:	pop	{r3, pc}

Disassembly of section .plt:

00000b94 <version@plt-0x14>:
 b94:	push	{lr}		; (str lr, [sp, #-4]!)
 b98:	ldr	lr, [pc, #4]	; ba4 <version@plt-0x4>
 b9c:	add	lr, pc, lr
 ba0:	ldr	pc, [lr, #8]!
 ba4:	andeq	r1, r1, r4, ror r3

00000ba8 <version@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #69632	; 0x11000
 bb0:	ldr	pc, [ip, #884]!	; 0x374

00000bb4 <path_startswith@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #69632	; 0x11000
 bbc:	ldr	pc, [ip, #876]!	; 0x36c

00000bc0 <free@plt>:
 bc0:			; <UNDEFINED> instruction: 0xe7fd4778
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #69632	; 0x11000
 bcc:	ldr	pc, [ip, #864]!	; 0x360

00000bd0 <log_open@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #69632	; 0x11000
 bd8:	ldr	pc, [ip, #856]!	; 0x358

00000bdc <log_show_color@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #69632	; 0x11000
 be4:	ldr	pc, [ip, #848]!	; 0x350

00000be8 <log_assert_failed_unreachable_realm@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #69632	; 0x11000
 bf0:	ldr	pc, [ip, #840]!	; 0x348

00000bf4 <path_join_internal@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #69632	; 0x11000
 bfc:	ldr	pc, [ip, #832]!	; 0x340

00000c00 <ask_password_agent_close@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #69632	; 0x11000
 c08:	ldr	pc, [ip, #824]!	; 0x338

00000c0c <polkit_agent_close@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #69632	; 0x11000
 c14:	ldr	pc, [ip, #816]!	; 0x330

00000c18 <mac_selinux_finish@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #69632	; 0x11000
 c20:	ldr	pc, [ip, #808]!	; 0x328

00000c24 <sd_notifyf@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #69632	; 0x11000
 c2c:	ldr	pc, [ip, #800]!	; 0x320

00000c30 <puts@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #69632	; 0x11000
 c38:	ldr	pc, [ip, #792]!	; 0x318

00000c3c <log_get_max_level_realm@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #69632	; 0x11000
 c44:	ldr	pc, [ip, #784]!	; 0x310

00000c48 <strv_push@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #69632	; 0x11000
 c50:	ldr	pc, [ip, #776]!	; 0x308

00000c54 <path_simplify@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #69632	; 0x11000
 c5c:	ldr	pc, [ip, #768]!	; 0x300

00000c60 <abort@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #69632	; 0x11000
 c68:	ldr	pc, [ip, #760]!	; 0x2f8

00000c6c <cg_all_unified@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #69632	; 0x11000
 c74:	ldr	pc, [ip, #752]!	; 0x2f0

00000c78 <sd_bus_flush_close_unref@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #69632	; 0x11000
 c80:	ldr	pc, [ip, #744]!	; 0x2e8

00000c84 <show_cgroup_get_unit_path_and_warn@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #69632	; 0x11000
 c8c:	ldr	pc, [ip, #736]!	; 0x2e0

00000c90 <__stack_chk_fail@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #69632	; 0x11000
 c98:	ldr	pc, [ip, #728]!	; 0x2d8

00000c9c <terminal_urlify_man@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #69632	; 0x11000
 ca4:	ldr	pc, [ip, #720]!	; 0x2d0

00000ca8 <show_cgroup_by_path@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #69632	; 0x11000
 cb0:	ldr	pc, [ip, #712]!	; 0x2c8

00000cb4 <show_cgroup@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #69632	; 0x11000
 cbc:	ldr	pc, [ip, #704]!	; 0x2c0

00000cc0 <bus_connect_transport_systemd@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #69632	; 0x11000
 cc8:	ldr	pc, [ip, #696]!	; 0x2b8

00000ccc <getopt_long@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #69632	; 0x11000
 cd4:	ldr	pc, [ip, #688]!	; 0x2b0

00000cd8 <pager_close@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #69632	; 0x11000
 ce0:	ldr	pc, [ip, #680]!	; 0x2a8

00000ce4 <cg_split_spec@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #69632	; 0x11000
 cec:	ldr	pc, [ip, #672]!	; 0x2a0

00000cf0 <strcmp@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #69632	; 0x11000
 cf8:	ldr	pc, [ip, #664]!	; 0x298

00000cfc <log_parse_environment_realm@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #69632	; 0x11000
 d04:	ldr	pc, [ip, #656]!	; 0x290

00000d08 <show_cgroup_get_path_and_warn@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #69632	; 0x11000
 d10:	ldr	pc, [ip, #648]!	; 0x288

00000d14 <fflush@plt>:
 d14:			; <UNDEFINED> instruction: 0xe7fd4778
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #69632	; 0x11000
 d20:	ldr	pc, [ip, #636]!	; 0x27c

00000d24 <log_assert_failed_realm@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #69632	; 0x11000
 d2c:	ldr	pc, [ip, #628]!	; 0x274

00000d30 <log_internal_realm@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #69632	; 0x11000
 d38:	ldr	pc, [ip, #620]!	; 0x26c

00000d3c <pager_open@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #69632	; 0x11000
 d44:	ldr	pc, [ip, #612]!	; 0x264

00000d48 <__libc_start_main@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #69632	; 0x11000
 d50:	ldr	pc, [ip, #604]!	; 0x25c

00000d54 <__gmon_start__@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #69632	; 0x11000
 d5c:	ldr	pc, [ip, #596]!	; 0x254

00000d60 <safe_getcwd@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #69632	; 0x11000
 d68:	ldr	pc, [ip, #588]!	; 0x24c

00000d6c <__cxa_finalize@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #69632	; 0x11000
 d74:	ldr	pc, [ip, #580]!	; 0x244

00000d78 <__printf_chk@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #69632	; 0x11000
 d80:	ldr	pc, [ip, #572]!	; 0x23c

00000d84 <log_oom_internal@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #69632	; 0x11000
 d8c:	ldr	pc, [ip, #564]!	; 0x234

Disassembly of section .text:

00000d90 <.text>:
     d90:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d94:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d98:	push	{r1, r3, r4, r5, r6, sl, lr}
     d9c:	strdlt	r4, [pc], r0
     da0:			; <UNDEFINED> instruction: 0x460458d3
     da4:	ldmdavs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     da8:			; <UNDEFINED> instruction: 0xf8df2001
     dac:	ldmdavs	fp, {r2, r3, r4, fp, sp}
     db0:			; <UNDEFINED> instruction: 0xf04f930d
     db4:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
     db8:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dbc:	ldmpl	r2!, {r0, r2, r3, r9, sl, lr}
     dc0:	ldmpl	r3!, {r2, r4, sp, lr}^
     dc4:			; <UNDEFINED> instruction: 0xf7ff6019
     dc8:	andcs	lr, r0, sl, lsl #30
     dcc:	svc	0x0096f7ff
     dd0:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     dd4:			; <UNDEFINED> instruction: 0xf3402c00
     dd8:	sfmcs	f0, 1, [r0, #-1004]	; 0xfffffc14
     ddc:	movwhi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
     de0:	ubfxlt	pc, pc, #17, #13
     de4:	ubfxge	pc, pc, #17, #13
     de8:	ubfxls	pc, pc, #17, #13
     dec:			; <UNDEFINED> instruction: 0xf8df44fb
     df0:	ldrbtmi	r8, [sl], #2028	; 0x7ec
     df4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
     df8:	movweq	pc, #49417	; 0xc109	; <UNPREDICTABLE>
     dfc:			; <UNDEFINED> instruction: 0xf1089305
     e00:	movwls	r0, #25356	; 0x630c
     e04:	ldrbmi	r2, [fp], -r0, lsl #14
     e08:			; <UNDEFINED> instruction: 0x46294652
     e0c:	strls	r4, [r0, -r0, lsr #12]
     e10:	svc	0x005cf7ff
     e14:	vmlal.s8	q9, d0, d0
     e18:	ldmdacs	r5!, {r0, r1, r4, r5, r6, r7, r9, pc}^
     e1c:	addshi	pc, r1, r0, lsl #6
     e20:	ldclle	8, cr2, [r0, #-248]!	; 0xffffff08
     e24:	ldmdacs	r6!, {r0, r1, r2, r3, r4, r5, fp, ip, sp}
     e28:	movwhi	pc, #57856	; 0xe200	; <UNPREDICTABLE>
     e2c:			; <UNDEFINED> instruction: 0xf010e8df
     e30:	movweq	r0, #49207	; 0xc037
     e34:	movweq	r0, #49932	; 0xc30c
     e38:	movweq	r0, #49932	; 0xc30c
     e3c:	movweq	r0, #49932	; 0xc30c
     e40:	movweq	r0, #49932	; 0xc30c
     e44:	movweq	r0, #49932	; 0xc30c
     e48:	movweq	r0, #49932	; 0xc30c
     e4c:	movweq	r0, #49409	; 0xc101
     e50:	movweq	r0, #49932	; 0xc30c
     e54:	movweq	r0, #49932	; 0xc30c
     e58:	movweq	r0, #49932	; 0xc30c
     e5c:	movweq	r0, #49932	; 0xc30c
     e60:	movweq	r0, #49932	; 0xc30c
     e64:	movweq	r0, #49932	; 0xc30c
     e68:	movweq	r0, #49932	; 0xc30c
     e6c:	movweq	r0, #49932	; 0xc30c
     e70:	movweq	r0, #49932	; 0xc30c
     e74:	movweq	r0, #49403	; 0xc0fb
     e78:	movweq	r0, #49932	; 0xc30c
     e7c:	movweq	r0, #49932	; 0xc30c
     e80:	sbcseq	r0, lr, ip, lsl #6
     e84:	movweq	r0, #49932	; 0xc30c
     e88:	ldrsbeq	r0, [r2], #8
     e8c:	movweq	r0, #49932	; 0xc30c
     e90:	movweq	r0, #49932	; 0xc30c
     e94:	movweq	r0, #49932	; 0xc30c
     e98:	movweq	r0, #49932	; 0xc30c
     e9c:			; <UNDEFINED> instruction: 0xf06f00b7
     ea0:			; <UNDEFINED> instruction: 0xf8df0415
     ea4:	rsbmi	r1, r2, #60, 14	; 0xf00000
     ea8:	ldrbtmi	r2, [r9], #-0
     eac:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     eb0:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     eb4:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     eb8:	svc	0x000ef7ff
     ebc:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ec0:			; <UNDEFINED> instruction: 0x3720f8df
     ec4:	strdlt	r5, [sp, #-133]!	; 0xffffff7b
     ec8:			; <UNDEFINED> instruction: 0x371cf8df
     ecc:			; <UNDEFINED> instruction: 0xf0253503
     ed0:	ldmpl	r6!, {r0, r1, r8, sl}^
     ed4:	andle	r4, r5, #1342177291	; 0x5000000b
     ed8:	movweq	lr, #2517	; 0x9d5
     edc:	ldrmi	r3, [r8, r8, lsl #10]
     ee0:	mvnsle	r4, #1342177291	; 0x5000000b
     ee4:			; <UNDEFINED> instruction: 0x2704f8df
     ee8:			; <UNDEFINED> instruction: 0xf8df0fe0
     eec:	ldrbtmi	r3, [sl], #-1748	; 0xfffff92c
     ef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ef4:	subsmi	r9, sl, sp, lsl #22
     ef8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     efc:	cmphi	fp, #64	; 0x40	; <UNPREDICTABLE>
     f00:	pop	{r0, r1, r2, r3, ip, sp, pc}
     f04:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f08:	addshi	pc, lr, #64	; 0x40
     f0c:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
     f10:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
     f14:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
     f18:	ldmdavs	r9, {r2, r3, ip, sp}
     f1c:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     f20:			; <UNDEFINED> instruction: 0xf6bf2800
     f24:			; <UNDEFINED> instruction: 0xf8dfaf6f
     f28:			; <UNDEFINED> instruction: 0x463836d0
     f2c:			; <UNDEFINED> instruction: 0x16ccf8df
     f30:	ldrbtmi	r2, [fp], #-638	; 0xfffffd82
     f34:	tstcc	r4, #2030043136	; 0x79000000
     f38:			; <UNDEFINED> instruction: 0xf7ff3103
     f3c:	strmi	lr, [r4], -r4, lsr #30
     f40:	vhadd.s8	d30, d16, d3
     f44:	addmi	r1, r8, #1073741824	; 0x40000000
     f48:			; <UNDEFINED> instruction: 0xf5b0d07c
     f4c:	tstle	sl, r1, lsl #31
     f50:			; <UNDEFINED> instruction: 0x369cf8df
     f54:			; <UNDEFINED> instruction: 0xf8c92202
     f58:	stmdals	r5, {r3, sp}
     f5c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
     f60:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     f64:			; <UNDEFINED> instruction: 0xf6bf2800
     f68:			; <UNDEFINED> instruction: 0xf8dfaf4d
     f6c:			; <UNDEFINED> instruction: 0x46383694
     f70:			; <UNDEFINED> instruction: 0x1690f8df
     f74:	ldrbtmi	r2, [fp], #-632	; 0xfffffd88
     f78:	tstcc	r4, #2030043136	; 0x79000000
     f7c:			; <UNDEFINED> instruction: 0xf7ff3103
     f80:	strmi	lr, [r4], -r2, lsl #30
     f84:			; <UNDEFINED> instruction: 0xf5b0e061
     f88:			; <UNDEFINED> instruction: 0xf0407f80
     f8c:			; <UNDEFINED> instruction: 0xf8df825d
     f90:	ldrbtmi	r2, [sl], #-1656	; 0xfffff988
     f94:			; <UNDEFINED> instruction: 0xf0436813
     f98:	andsvs	r0, r3, r1, lsl #6
     f9c:			; <UNDEFINED> instruction: 0xf8dfe732
     fa0:	andcs	r3, r1, #80, 12	; 0x5000000
     fa4:	andcs	pc, r8, r8, asr #17
     fa8:	ldmpl	r3!, {r1, r2, fp, ip, pc}^
     fac:			; <UNDEFINED> instruction: 0xf7ff6819
     fb0:	stmdacs	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
     fb4:	svcge	0x0026f6bf
     fb8:			; <UNDEFINED> instruction: 0x3650f8df
     fbc:			; <UNDEFINED> instruction: 0xf8df2272
     fc0:	andcs	r1, r0, r0, asr r6
     fc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     fc8:	tstcc	r3, r4, lsl r3
     fcc:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     fd0:	eors	r4, sl, r4, lsl #12
     fd4:			; <UNDEFINED> instruction: 0x363cf8df
     fd8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     fdc:			; <UNDEFINED> instruction: 0xe711601a
     fe0:			; <UNDEFINED> instruction: 0x3634f8df
     fe4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     fe8:	smlad	fp, sl, r4, r7
     fec:			; <UNDEFINED> instruction: 0x162cf8df
     ff0:			; <UNDEFINED> instruction: 0xf8dfaa0c
     ff4:	strcs	r0, [r0], #-1580	; 0xfffff9d4
     ff8:	strls	r4, [ip], #-1145	; 0xfffffb87
     ffc:			; <UNDEFINED> instruction: 0xf7ff4478
    1000:	adcmi	lr, r0, #1248	; 0x4e0
    1004:	orrshi	pc, r5, r0, asr #5
    1008:			; <UNDEFINED> instruction: 0x2618f8df
    100c:			; <UNDEFINED> instruction: 0xf8df2001
    1010:	blls	306878 <log_oom_internal@plt+0x305af4>
    1014:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    1018:			; <UNDEFINED> instruction: 0xf7ff6812
    101c:	stmdals	ip, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    1020:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    1024:			; <UNDEFINED> instruction: 0xf8dfe744
    1028:	andcs	r3, r1, #4, 12	; 0x400000
    102c:	tstvc	sl, fp, ror r4
    1030:			; <UNDEFINED> instruction: 0xf8dfe6e8
    1034:			; <UNDEFINED> instruction: 0xf8df35bc
    1038:	ldmpl	r3!, {r3, r4, r5, r6, r7, r8, sl, sp}^
    103c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    1040:			; <UNDEFINED> instruction: 0xe6df6153
    1044:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    1048:	stccs	6, cr4, [r0], {4}
    104c:	msrhi	ELR_hyp, r0
    1050:	strbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1054:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1058:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
    105c:	stcle	14, cr1, [r6, #-16]
    1060:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1064:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1068:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    106c:			; <UNDEFINED> instruction: 0xf8df815c
    1070:			; <UNDEFINED> instruction: 0xf8df25cc
    1074:	ldrbtmi	r3, [sl], #-1484	; 0xfffffa34
    1078:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    107c:	bcs	1f4f0 <log_oom_internal@plt+0x1e76c>
    1080:			; <UNDEFINED> instruction: 0xf04fbfcc
    1084:			; <UNDEFINED> instruction: 0xf04f0804
    1088:			; <UNDEFINED> instruction: 0xf8df0800
    108c:	b	121e774 <log_oom_internal@plt+0x121d9f0>
    1090:	ldrbtmi	r0, [pc], #-2051	; 1098 <log_oom_internal@plt+0x314>
    1094:	ldmvs	sp!, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr}^
    1098:	stmiane	r3, {r3, r6, r9, fp, sp, lr, pc}^
    109c:			; <UNDEFINED> instruction: 0xf0002d00
    10a0:	movwcs	r8, #343	; 0x157
    10a4:	movwcc	lr, #39373	; 0x99cd
    10a8:	ldrdge	pc, [r0], -r5
    10ac:	svceq	0x0000f1ba
    10b0:	msrhi	CPSR_fsx, r0
    10b4:	ldrcc	pc, [r0, #2271]	; 0x8df
    10b8:	ldrcs	pc, [r0, #2271]	; 0x8df
    10bc:	ldrlt	pc, [r0, #2271]	; 0x8df
    10c0:			; <UNDEFINED> instruction: 0x3320447b
    10c4:	movwls	r4, #29818	; 0x747a
    10c8:	andcc	r4, r3, #53477376	; 0x3300000
    10cc:	ldrbtmi	r4, [fp], #1606	; 0x646
    10d0:	andls	r4, r6, #152, 12	; 0x9800000
    10d4:	stmdbls	r9, {r0, r2, r4, r5, sp, lr, pc}
    10d8:	movwls	r2, #49920	; 0xc300
    10dc:			; <UNDEFINED> instruction: 0xf0002900
    10e0:			; <UNDEFINED> instruction: 0x460880b7
    10e4:	stmdavs	r9!, {r2, r3, r9, fp, sp, pc}
    10e8:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    10ec:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    10f0:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    10f4:			; <UNDEFINED> instruction: 0xf1badb10
    10f8:	andle	r0, r4, r0, lsl #30
    10fc:	mulcc	r0, sl, r8
    1100:			; <UNDEFINED> instruction: 0xf0402b00
    1104:	andcs	r8, r0, r7, lsl #1
    1108:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    110c:	svclt	0x00d82803
    1110:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    1114:	sbchi	pc, lr, r0, lsl #6
    1118:			; <UNDEFINED> instruction: 0xf7ff4650
    111c:	ssatmi	lr, #5, r4, asr #26
    1120:	strbmi	r2, [ip], -r1, lsl #6
    1124:	svcge	0x0004f855
    1128:	svceq	0x0000f1bc
    112c:	movwcs	fp, #4020	; 0xfb4
    1130:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    1134:	svclt	0x00082b00
    1138:			; <UNDEFINED> instruction: 0xf1ba4664
    113c:			; <UNDEFINED> instruction: 0xf0000f00
    1140:			; <UNDEFINED> instruction: 0xf8d780e6
    1144:			; <UNDEFINED> instruction: 0xf1b99008
    1148:	bicle	r0, r4, r0, lsl #30
    114c:			; <UNDEFINED> instruction: 0x46504659
    1150:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1154:			; <UNDEFINED> instruction: 0xf8dfb1b8
    1158:			; <UNDEFINED> instruction: 0x465214fc
    115c:	ldrbtmi	r2, [r9], #-1
    1160:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1164:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1168:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    116c:			; <UNDEFINED> instruction: 0xf7ff6818
    1170:			; <UNDEFINED> instruction: 0x4633edd4
    1174:	strbmi	r6, [sl], -r8, lsr #16
    1178:			; <UNDEFINED> instruction: 0xf7ff4649
    117c:	ssatmi	lr, #5, r6, lsl #27
    1180:	strmi	r0, [r4], -r3, asr #31
    1184:			; <UNDEFINED> instruction: 0xf8dde7ce
    1188:	stmib	sp, {r3, r5, ip, pc}^
    118c:			; <UNDEFINED> instruction: 0xf1b9000b
    1190:	rsble	r0, sp, r0, lsl #30
    1194:	bge	31b23c <log_oom_internal@plt+0x31a4b8>
    1198:			; <UNDEFINED> instruction: 0xf7ffa90b
    119c:			; <UNDEFINED> instruction: 0xf1b0eda4
    11a0:	vqdmlal.s<illegal width 8>	q8, d0, d0
    11a4:			; <UNDEFINED> instruction: 0xf8dd80a1
    11a8:			; <UNDEFINED> instruction: 0xf1b9902c
    11ac:			; <UNDEFINED> instruction: 0xf0000f00
    11b0:			; <UNDEFINED> instruction: 0xf8dd80aa
    11b4:	bls	2a927c <log_oom_internal@plt+0x2a84f8>
    11b8:	svceq	0x0000f1ba
    11bc:	ldrmi	sp, [r0], -lr
    11c0:			; <UNDEFINED> instruction: 0xf04f4651
    11c4:			; <UNDEFINED> instruction: 0xf7ff32ff
    11c8:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    11cc:	orrshi	pc, r7, r0
    11d0:	strmi	r2, [r2], r0, lsl #2
    11d4:			; <UNDEFINED> instruction: 0xf7ff9005
    11d8:	bls	17c6d8 <log_oom_internal@plt+0x17b954>
    11dc:			; <UNDEFINED> instruction: 0x46484611
    11e0:			; <UNDEFINED> instruction: 0xf0009205
    11e4:	bls	17fe60 <log_oom_internal@plt+0x17f0dc>
    11e8:	strbmi	r2, [r8], -r0, lsl #6
    11ec:	ldrmi	r9, [r1], -r0, lsl #12
    11f0:			; <UNDEFINED> instruction: 0xf7ff461a
    11f4:	strmi	lr, [r1], r0, ror #26
    11f8:			; <UNDEFINED> instruction: 0xf7ff4650
    11fc:	stmdals	ip, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    1200:	stcl	7, cr15, [r0], #1020	; 0x3fc
    1204:			; <UNDEFINED> instruction: 0xf7ff980b
    1208:	ssatmi	lr, #5, lr, asr #25
    120c:	bicsvc	lr, r9, #323584	; 0x4f000
    1210:	str	r4, [r7, ip, asr #12]
    1214:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1218:	stmdavs	sl!, {r0, r1, r4, r6, r9, sl, lr}
    121c:	ldrbtmi	r2, [r9], #-1
    1220:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1224:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1228:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    122c:			; <UNDEFINED> instruction: 0xf7ff6818
    1230:	andcs	lr, r0, #116, 26	; 0x1d00
    1234:			; <UNDEFINED> instruction: 0x46114633
    1238:			; <UNDEFINED> instruction: 0xf7ff980c
    123c:			; <UNDEFINED> instruction: 0x4681ed36
    1240:			; <UNDEFINED> instruction: 0xf7ff980c
    1244:	strtmi	lr, [r4], r0, asr #25
    1248:	bicsvc	lr, r9, #323584	; 0x4f000
    124c:	strb	r4, [r9, -ip, asr #12]!
    1250:	andeq	pc, r2, #1073741866	; 0x4000002a
    1254:	blx	fec92a7c <log_oom_internal@plt+0xfec91cf8>
    1258:	blge	27dc68 <log_oom_internal@plt+0x27cee4>
    125c:	ldmdbeq	r2, {r0, r2, r8, ip, pc}^
    1260:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1264:	vmlane.f16	s18, s8, s10	; <UNPREDICTABLE>
    1268:	teqhi	ip, r0, asr #5	; <UNPREDICTABLE>
    126c:	ldr	r9, [r8, -r9, lsl #18]!
    1270:	bge	29b858 <log_oom_internal@plt+0x29aad4>
    1274:			; <UNDEFINED> instruction: 0xf7ff4649
    1278:	cdpne	13, 0, cr14, cr4, cr8, {2}
    127c:	strbmi	sp, [r8], -sl, lsl #21
    1280:			; <UNDEFINED> instruction: 0xf7ff4646
    1284:	stmdacs	r2, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1288:	cmnhi	r3, r0, lsl #6	; <UNPREDICTABLE>
    128c:	rsclt	r4, r4, #100, 4	; 0x40000006
    1290:	stmdals	ip, {r2, r5, r6, r9, lr}
    1294:	ldc	7, cr15, [r6], {255}	; 0xff
    1298:			; <UNDEFINED> instruction: 0xf7ff980b
    129c:	stmdals	sl, {r2, r4, r7, sl, fp, sp, lr, pc}
    12a0:	ldc	7, cr15, [r0], {255}	; 0xff
    12a4:	tstlt	r8, r9, lsl #16
    12a8:	stcl	7, cr15, [r6], #1020	; 0x3fc
    12ac:			; <UNDEFINED> instruction: 0xf6ff2c00
    12b0:	ldrb	sl, [sp, #3576]!	; 0xdf8
    12b4:			; <UNDEFINED> instruction: 0xc3a8f8df
    12b8:	stmdavs	r8!, {r1, r4, r6, r7, r8, r9, sp}
    12bc:	ldrbtmi	r2, [ip], #256	; 0x100
    12c0:			; <UNDEFINED> instruction: 0xf8cd4ae8
    12c4:			; <UNDEFINED> instruction: 0xf06fc004
    12c8:			; <UNDEFINED> instruction: 0xf8df0901
    12cc:	ldrbtmi	ip, [sl], #-924	; 0xfffffc64
    12d0:	andls	r3, r2, r0, lsr #4
    12d4:	andls	r4, r0, #252, 8	; 0xfc000000
    12d8:			; <UNDEFINED> instruction: 0xf10c2004
    12dc:			; <UNDEFINED> instruction: 0xf7ff0203
    12e0:			; <UNDEFINED> instruction: 0xf8dded28
    12e4:			; <UNDEFINED> instruction: 0xe717a030
    12e8:			; <UNDEFINED> instruction: 0xf7ff2000
    12ec:	stmdacs	r2, {r3, r5, r7, sl, fp, sp, lr, pc}
    12f0:	stmdals	ip, {r0, r2, r4, r6, sl, fp, ip, lr, pc}
    12f4:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    12f8:			; <UNDEFINED> instruction: 0xf7ff980b
    12fc:	strtmi	lr, [r4], r4, ror #24
    1300:	strbmi	r2, [ip], -r1, lsl #6
    1304:			; <UNDEFINED> instruction: 0xf8dfe70e
    1308:	ldrbtmi	r9, [r9], #868	; 0x364
    130c:			; <UNDEFINED> instruction: 0x4646e751
    1310:			; <UNDEFINED> instruction: 0xf7ff980a
    1314:	stmdals	r9, {r3, r4, r6, sl, fp, sp, lr, pc}
    1318:			; <UNDEFINED> instruction: 0xf7ffb108
    131c:	stccs	12, cr14, [r0], {174}	; 0xae
    1320:	strcs	sp, [r0], #-2893	; 0xfffff4b3
    1324:	smlabtcs	r1, r4, r5, lr
    1328:			; <UNDEFINED> instruction: 0xf04f792b
    132c:	andsvs	r0, r1, r4, lsl #16
    1330:	blmi	ff3fade4 <log_oom_internal@plt+0xff3fa060>
    1334:	stmibmi	pc, {r5, r9, sl, lr}^	; <UNPREDICTABLE>
    1338:	ldrbtmi	r2, [fp], #-559	; 0xfffffdd1
    133c:	movwcc	r4, #50297	; 0xc479
    1340:			; <UNDEFINED> instruction: 0xf7ff3103
    1344:	strmi	lr, [r4], -r0, lsr #26
    1348:			; <UNDEFINED> instruction: 0xf7ff980c
    134c:			; <UNDEFINED> instruction: 0xe67cec3c
    1350:	vstrge.16	s12, [ip, #-248]	; 0xffffff08	; <UNPREDICTABLE>
    1354:			; <UNDEFINED> instruction: 0xf0002c00
    1358:	blmi	ff1e15e4 <log_oom_internal@plt+0xff1e0860>
    135c:	strtmi	r2, [sl], -r0, lsl #14
    1360:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
    1364:	ldmdbvs	r8, {r2, r3, r8, r9, sl, ip, pc}^
    1368:	stcl	7, cr15, [lr], {255}	; 0xff
    136c:	blle	1dc8b84 <log_oom_internal@plt+0x1dc7e00>
    1370:	stmdbls	ip, {r1, r6, r7, sl, fp, lr}
    1374:			; <UNDEFINED> instruction: 0x4620447c
    1378:	blx	14bd380 <log_oom_internal@plt+0x14bc5fc>
    137c:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
    1380:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1384:	strtmi	r9, [r0], -ip, lsl #18
    1388:			; <UNDEFINED> instruction: 0x463a463b
    138c:	andhi	pc, r0, sp, asr #17
    1390:	ldc	7, cr15, [r0], {255}	; 0xff
    1394:	stmdals	ip, {r2, r9, sl, lr}
    1398:	ldc	7, cr15, [r4], {255}	; 0xff
    139c:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    13a0:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sp}^
    13a4:			; <UNDEFINED> instruction: 0xf8df2106
    13a8:	ldrdls	ip, [r2], -ip	; <UNPREDICTABLE>
    13ac:	ldrbtmi	r2, [ip], #3
    13b0:			; <UNDEFINED> instruction: 0xf8cd9100
    13b4:	strbmi	ip, [r9], -r4
    13b8:	ldc	7, cr15, [sl], #1020	; 0x3fc
    13bc:	mulcs	r0, r9, r7
    13c0:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    13c4:	mrrcle	8, 0, r2, r7, cr2
    13c8:	rsclt	r4, r4, #100, 4	; 0x40000006
    13cc:	strb	r4, [sp, -r4, ror #4]!
    13d0:	cmpcs	sl, #708608	; 0xad000
    13d4:	andcs	r4, r0, sp, lsr #25
    13d8:	ldrbtmi	r4, [sl], #-2477	; 0xfffff653
    13dc:	andcc	r4, r3, #124, 8	; 0x7c000000
    13e0:	strls	r4, [r0], #-1145	; 0xfffffb87
    13e4:	ldc	7, cr15, [lr], {255}	; 0xff
    13e8:	strtmi	r4, [r8], -sl, lsr #21
    13ec:	cmpcs	fp, #43520	; 0xaa00
    13f0:	ldrbtmi	r4, [sl], #-2474	; 0xfffff656
    13f4:	andcc	r4, r3, #124, 8	; 0x7c000000
    13f8:	strls	r4, [r0], #-1145	; 0xfffffb87
    13fc:	ldc	7, cr15, [r2], {255}	; 0xff
    1400:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    1404:	bcs	1b974 <log_oom_internal@plt+0x1abf0>
    1408:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    140c:	blcs	1b680 <log_oom_internal@plt+0x1a8fc>
    1410:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {1}
    1414:			; <UNDEFINED> instruction: 0xf7ff4638
    1418:	stmdacs	r2, {r1, r4, sl, fp, sp, lr, pc}
    141c:	ldcge	7, cr15, [pc, #-508]!	; 1228 <log_oom_internal@plt+0x4a4>
    1420:	tstcs	r6, r0, lsr #17
    1424:	vmlsl.s8	q10, d20, d16
    1428:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    142c:	ldrbtmi	r4, [sl], #-3231	; 0xfffff361
    1430:	ldrbtmi	r2, [ip], #-917	; 0xfffffc6b
    1434:	stmib	sp, {r2, r4, r9, ip, sp}^
    1438:	strmi	r2, [r2], -r0, lsl #8
    143c:	andcc	r2, r3, #3
    1440:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1444:	str	r4, [r0], -r4, lsl #12
    1448:	orrscs	r4, r1, #626688	; 0x99000
    144c:	mulcs	r0, r9, ip
    1450:	ldrbtmi	r4, [sl], #-2457	; 0xfffff667
    1454:	andcc	r4, r3, #124, 8	; 0x7c000000
    1458:	strls	r4, [r0], #-1145	; 0xfffffb87
    145c:	bl	ff13f460 <log_oom_internal@plt+0xff13e6dc>
    1460:			; <UNDEFINED> instruction: 0xf7ff4638
    1464:	stmdacs	r2, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1468:	rsbmi	sp, r4, #112, 24	; 0x7000
    146c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    1470:			; <UNDEFINED> instruction: 0xf7ff980c
    1474:	ldr	lr, [r9, -r8, lsr #23]
    1478:			; <UNDEFINED> instruction: 0x46214a90
    147c:	vtst.8	d20, d16, d0
    1480:	ldcmi	3, cr1, [r0, #164]	; 0xa4
    1484:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1488:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
    148c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    1490:	andcs	r1, r3, r2, asr #25
    1494:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1498:	str	r4, [r7, -r4, lsl #12]
    149c:	strls	r4, [ip], #-1576	; 0xfffff9d8
    14a0:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    14a4:	blle	d88cc8 <log_oom_internal@plt+0xd87f44>
    14a8:	stmibmi	r7, {r2, r3, r8, r9, sl, fp, ip, pc}
    14ac:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    14b0:	bl	fe03f4b4 <log_oom_internal@plt+0xfe03e730>
    14b4:	rsble	r2, lr, r0, lsl #16
    14b8:	ldrtmi	r4, [sl], -r4, lsl #19
    14bc:	ldrbtmi	r2, [r9], #-1
    14c0:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    14c4:	ldmpl	r3!, {r2, r5, r6, r8, r9, fp, lr}^
    14c8:			; <UNDEFINED> instruction: 0xf7ff6818
    14cc:	strtmi	lr, [r2], -r6, lsr #24
    14d0:	stmdals	ip, {r0, r5, r9, sl, lr}
    14d4:			; <UNDEFINED> instruction: 0xf7ff4643
    14d8:	strmi	lr, [r4], -r8, ror #23
    14dc:			; <UNDEFINED> instruction: 0xf7ff980c
    14e0:			; <UNDEFINED> instruction: 0xe71ceb72
    14e4:	strbmi	r4, [r6], -r8, lsl #12
    14e8:	bl	fea3f4ec <log_oom_internal@plt+0xfea3e768>
    14ec:	ldcle	8, cr2, [fp], {2}
    14f0:	rsclt	r4, r4, #100, 4	; 0x40000006
    14f4:	stmdals	ip, {r2, r5, r6, r9, lr}
    14f8:	bl	193f4fc <log_oom_internal@plt+0x193e778>
    14fc:	blmi	1d3b040 <log_oom_internal@plt+0x1d3a2bc>
    1500:	ldmdbmi	r4!, {r0, r1, r2, r4, r5, r6, r7, r9, sp}^
    1504:	ldrbtmi	r4, [fp], #-1606	; 0xfffff9ba
    1508:			; <UNDEFINED> instruction: 0x33204479
    150c:			; <UNDEFINED> instruction: 0xf7ff3103
    1510:			; <UNDEFINED> instruction: 0x4604ec3a
    1514:			; <UNDEFINED> instruction: 0x4620e6bd
    1518:	bl	fe43f51c <log_oom_internal@plt+0xfe43e798>
    151c:	ldcle	8, cr2, [lr], #-8
    1520:	rsclt	r4, r4, #124, 4	; 0xc0000007
    1524:	str	r4, [r3, r4, ror #4]!
    1528:	strtmi	r4, [r1], -fp, ror #16
    152c:	biccs	r4, sl, #438272	; 0x6b000
    1530:	cfstrdmi	mvd4, [fp, #-480]!	; 0xfffffe20
    1534:	eorcc	r4, r0, #2046820352	; 0x7a000000
    1538:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    153c:	strmi	r2, [r2], -r0, lsl #10
    1540:	andcc	r2, r3, #3
    1544:	bl	ffd3f548 <log_oom_internal@plt+0xffd3e7c4>
    1548:	ldrb	r4, [r4, r4, lsl #12]
    154c:	strtmi	r4, [r1], -r5, ror #20
    1550:	vst2.16	{d20-d21}, [pc :128], r5
    1554:	ldrbtmi	r7, [sl], #-912	; 0xfffffc70
    1558:	ldrbtmi	r4, [r8], #-3428	; 0xfffff29c
    155c:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
    1560:	andls	r9, r0, #4194304	; 0x400000
    1564:	andcs	r4, r3, r2, lsl #12
    1568:			; <UNDEFINED> instruction: 0xf7ff3203
    156c:	strmi	lr, [r4], -r2, ror #23
    1570:	ldmdami	pc, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1574:	bmi	17d2e00 <log_oom_internal@plt+0x17d207c>
    1578:	ldrbtmi	r2, [r8], #-1002	; 0xfffffc16
    157c:	ldrbtmi	r4, [sl], #-3422	; 0xfffff2a2
    1580:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
    1584:	strcs	lr, [r0, #-2509]	; 0xfffff633
    1588:	andcs	r4, r3, r2, lsl #12
    158c:			; <UNDEFINED> instruction: 0xf7ff3203
    1590:			; <UNDEFINED> instruction: 0x4604ebd0
    1594:			; <UNDEFINED> instruction: 0x4638e67d
    1598:	bl	53f59c <log_oom_internal@plt+0x53e818>
    159c:	bmi	15fb118 <log_oom_internal@plt+0x15fa394>
    15a0:	mrrcmi	6, 3, r4, r7, cr9
    15a4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    15a8:	ldrbtmi	r4, [sl], #-2134	; 0xfffff7aa
    15ac:	eorcc	r4, r0, #124, 8	; 0x7c000000
    15b0:	strls	r4, [r1], #-1144	; 0xfffffb88
    15b4:			; <UNDEFINED> instruction: 0xf7ffe7d5
    15b8:	svclt	0x0000eb6c
    15bc:	andeq	r1, r1, ip, ror r1
    15c0:	andeq	r0, r0, ip, lsr #1
    15c4:	andeq	r1, r1, lr, asr r1
    15c8:	strheq	r0, [r0], -ip
    15cc:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    15d0:	andeq	r0, r1, r8, lsl #31
    15d4:	andeq	r0, r0, r2, lsr #27
    15d8:	andeq	r1, r1, ip, lsl r2
    15dc:	andeq	r1, r1, sl, lsl r2
    15e0:	andeq	r0, r0, r6, lsl lr
    15e4:	andeq	r0, r0, r0, asr #1
    15e8:	andeq	r0, r0, r4, asr #1
    15ec:	andeq	r1, r1, r6, lsr #32
    15f0:	strheq	r0, [r0], -r8
    15f4:	strdeq	r1, [r1], -sl
    15f8:	andeq	r0, r0, lr, ror #27
    15fc:	andeq	r0, r0, r8, ror #19
    1600:	andeq	r0, r0, sl, lsr #27
    1604:	andeq	r0, r0, r4, lsr #19
    1608:	andeq	r1, r1, lr, ror r0
    160c:	andeq	r0, r0, ip, asr sp
    1610:	andeq	r0, r0, r6, asr r9
    1614:	andeq	r1, r1, r6, lsr #32
    1618:	andeq	r1, r1, sl, lsr #32
    161c:	andeq	r0, r0, r0, asr #18
    1620:	andeq	r0, r0, r8, asr #18
    1624:	ldrdeq	r0, [r0], -r8
    1628:	andeq	r0, r0, lr, lsr r9
    162c:	andeq	r0, r1, r4, ror #31
    1630:	ldrdeq	r0, [r1], -r4
    1634:			; <UNDEFINED> instruction: 0x00010fbc
    1638:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    163c:	andeq	r0, r1, sl, lsl #31
    1640:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    1644:	andeq	r0, r1, lr, ror pc
    1648:	andeq	r0, r0, r0, ror #24
    164c:	andeq	r0, r0, r8, asr r8
    1650:	andeq	r0, r0, r2, asr #22
    1654:	andeq	r0, r0, r2, asr #21
    1658:	andeq	r0, r0, ip, asr #1
    165c:	andeq	r0, r0, lr, lsr #21
    1660:	andeq	r0, r0, lr, lsr r9
    1664:	andeq	r0, r0, r2, asr sl
    1668:	andeq	r0, r0, r8, asr #12
    166c:	andeq	r0, r0, r2, ror #11
    1670:	andeq	r0, r0, r6, ror #19
    1674:	andeq	r0, r0, r0, ror #11
    1678:	andeq	r0, r1, lr, lsr #25
    167c:	andeq	r0, r0, r8, ror r5
    1680:	andeq	r0, r0, sl, lsr r9
    1684:	andeq	r0, r0, r2, lsr #17
    1688:	andeq	r0, r0, r2, asr #10
    168c:	andeq	r0, r0, r4, asr #18
    1690:	andeq	r0, r0, r0, asr r5
    1694:	andeq	r0, r0, sl, lsr #10
    1698:	andeq	r0, r0, ip, lsr #18
    169c:	andeq	r0, r0, r4, asr #10
    16a0:	andeq	r0, r1, lr, lsl #24
    16a4:	strdeq	r0, [r0], -r2
    16a8:	strdeq	r0, [r0], -r2
    16ac:	andeq	r0, r0, lr, ror #14
    16b0:	andeq	r0, r0, sl, asr #9
    16b4:	andeq	r0, r0, ip, asr #17
    16b8:	andeq	r0, r0, r8, lsr #14
    16bc:	muleq	r0, ip, r8
    16c0:	muleq	r0, r6, r4
    16c4:	andeq	r0, r0, r6, lsr #15
    16c8:	andeq	r0, r0, r2, ror #14
    16cc:	andeq	r0, r0, r2, ror #15
    16d0:	andeq	r0, r0, sl, lsl r8
    16d4:	andeq	r0, r0, r4, lsl r4
    16d8:	andeq	r0, r0, ip, ror #7
    16dc:	andeq	r0, r0, ip, ror #15
    16e0:	andeq	r0, r0, r0, lsr #13
    16e4:	andeq	r0, r0, sl, asr #15
    16e8:	andeq	r0, r0, r2, asr #7
    16ec:	ldrdeq	r0, [r0], -r2
    16f0:	andeq	r0, r0, r2, lsr #7
    16f4:	andeq	r0, r0, r2, lsr #15
    16f8:	andeq	r0, r0, lr, lsr #13
    16fc:	andeq	r0, r0, r6, ror r7
    1700:	andeq	r0, r0, r4, asr #13
    1704:	andeq	r0, r0, ip, ror #6
    1708:	bleq	3d84c <log_oom_internal@plt+0x3cac8>
    170c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1710:	strbtmi	fp, [sl], -r2, lsl #24
    1714:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1718:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    171c:	ldrmi	sl, [sl], #776	; 0x308
    1720:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1724:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1728:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    172c:			; <UNDEFINED> instruction: 0xf85a4b06
    1730:	stmdami	r6, {r0, r1, ip, sp}
    1734:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1738:	bl	1bf73c <log_oom_internal@plt+0x1be9b8>
    173c:	b	fe43f740 <log_oom_internal@plt+0xfe43e9bc>
    1740:	ldrdeq	r0, [r1], -r8
    1744:	ldrdeq	r0, [r0], -r4
    1748:	andeq	r0, r0, r8, asr #1
    174c:	strheq	r0, [r0], -r4
    1750:	ldr	r3, [pc, #20]	; 176c <log_oom_internal@plt+0x9e8>
    1754:	ldr	r2, [pc, #20]	; 1770 <log_oom_internal@plt+0x9ec>
    1758:	add	r3, pc, r3
    175c:	ldr	r2, [r3, r2]
    1760:	cmp	r2, #0
    1764:	bxeq	lr
    1768:	b	d54 <__gmon_start__@plt>
    176c:			; <UNDEFINED> instruction: 0x000107b8
    1770:	ldrdeq	r0, [r0], -ip
    1774:	blmi	1d3794 <log_oom_internal@plt+0x1d2a10>
    1778:	bmi	1d2960 <log_oom_internal@plt+0x1d1bdc>
    177c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1780:	andle	r4, r3, sl, ror r4
    1784:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1788:	ldrmi	fp, [r8, -r3, lsl #2]
    178c:	svclt	0x00004770
    1790:	andeq	r0, r1, ip, lsl #17
    1794:	andeq	r0, r1, r8, lsl #17
    1798:	muleq	r1, r4, r7
    179c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    17a0:	stmdbmi	r9, {r3, fp, lr}
    17a4:	bmi	25298c <log_oom_internal@plt+0x251c08>
    17a8:	bne	252994 <log_oom_internal@plt+0x251c10>
    17ac:	svceq	0x00cb447a
    17b0:			; <UNDEFINED> instruction: 0x01a1eb03
    17b4:	andle	r1, r3, r9, asr #32
    17b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17bc:	ldrmi	fp, [r8, -r3, lsl #2]
    17c0:	svclt	0x00004770
    17c4:	andeq	r0, r1, r0, ror #16
    17c8:	andeq	r0, r1, ip, asr r8
    17cc:	andeq	r0, r1, r8, ror #14
    17d0:	andeq	r0, r0, r0, ror #1
    17d4:	blmi	2aebfc <log_oom_internal@plt+0x2ade78>
    17d8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    17dc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    17e0:	blmi	26fd94 <log_oom_internal@plt+0x26f010>
    17e4:	ldrdlt	r5, [r3, -r3]!
    17e8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    17ec:			; <UNDEFINED> instruction: 0xf7ff6818
    17f0:			; <UNDEFINED> instruction: 0xf7ffeabe
    17f4:	blmi	1c16f8 <log_oom_internal@plt+0x1c0974>
    17f8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    17fc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1800:	andeq	r0, r1, r2, lsr r8
    1804:	andeq	r0, r1, r8, lsr r7
    1808:	andeq	r0, r0, r4, ror #1
    180c:	andeq	r0, r1, r2, lsl r8
    1810:	andeq	r0, r1, r2, lsl r8
    1814:	svclt	0x0000e7c4
    1818:			; <UNDEFINED> instruction: 0xf7ff6800
    181c:	svclt	0x0000b9d1
    1820:			; <UNDEFINED> instruction: 0x4605b570
    1824:			; <UNDEFINED> instruction: 0xf7ff460c
    1828:	vnmlsmi.f32	s28, s12, s5
    182c:	blx	fec12a2c <log_oom_internal@plt+0xfec11ca8>
    1830:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    1834:	svclt	0x00082d00
    1838:	stmiblt	fp, {r8, r9, sp}
    183c:	stmdavc	r3!, {r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    1840:			; <UNDEFINED> instruction: 0x4c11b90b
    1844:	ldmdbmi	r1, {r2, r3, r4, r5, r6, sl, lr}
    1848:	andcs	r4, r1, r2, lsr #12
    184c:			; <UNDEFINED> instruction: 0xf7ff4479
    1850:	blmi	3fc2a8 <log_oom_internal@plt+0x3fb524>
    1854:	pop	{r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1858:	ldmdavs	r8, {r4, r5, r6, lr}
    185c:	blt	16bf860 <log_oom_internal@plt+0x16beadc>
    1860:	strtmi	r4, [r8], -ip, lsl #18
    1864:			; <UNDEFINED> instruction: 0xf7ff4479
    1868:	stmdacs	r0, {r2, r6, r9, fp, sp, lr, pc}
    186c:	stmdbmi	sl, {r1, r2, r5, r6, r7, ip, lr, pc}
    1870:	andcs	r4, r1, sl, lsr #12
    1874:			; <UNDEFINED> instruction: 0xf7ff4479
    1878:			; <UNDEFINED> instruction: 0x2c00ea80
    187c:	stfmid	f5, [r7], {223}	; 0xdf
    1880:			; <UNDEFINED> instruction: 0xe7e0447c
    1884:	andeq	r0, r1, r8, ror #13
    1888:	andeq	r0, r0, r4, lsr #1
    188c:	strheq	r0, [r0], -ip
    1890:	andeq	r0, r0, ip, asr #1
    1894:	andeq	r0, r0, r8, lsl #1
    1898:	andeq	r0, r0, r4, lsl #1
    189c:	andeq	r0, r0, r8, rrx
    18a0:	mvnsmi	lr, #737280	; 0xb4000
    18a4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    18a8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    18ac:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    18b0:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18b4:	blne	1d92ab0 <log_oom_internal@plt+0x1d91d2c>
    18b8:	strhle	r1, [sl], -r6
    18bc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    18c0:	svccc	0x0004f855
    18c4:	strbmi	r3, [sl], -r1, lsl #8
    18c8:	ldrtmi	r4, [r8], -r1, asr #12
    18cc:	adcmi	r4, r6, #152, 14	; 0x2600000
    18d0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    18d4:	svclt	0x000083f8
    18d8:	andeq	r0, r1, r2, asr #9
    18dc:			; <UNDEFINED> instruction: 0x000104b8
    18e0:	svclt	0x00004770

Disassembly of section .fini:

000018e4 <.fini>:
    18e4:	push	{r3, lr}
    18e8:	pop	{r3, pc}
