# 1 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dts" 2
/dts-v1/;

# 1 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 2 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/drm_mipi_dsi.h" 1
# 3 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/media-bus-format.h" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/../../uapi/linux/media-bus-format.h" 1
# 3 "./scripts/dtc/include-prefixes/dt-bindings/display/media-bus-format.h" 2
# 4 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 5 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 6 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sensor-dev.h" 1
# 7 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2

# 1 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3562-cru.h" 1
# 7 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 10 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/rk3562-power.h" 1
# 11 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 13 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip-system-status.h" 1
# 14 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/suspend/rockchip-rk3562.h" 1
# 15 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2

/ {
 compatible = "rockchip,rk3562";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  csi2dphy0 = &csi2_dphy0;
  csi2dphy1 = &csi2_dphy1;
  csi2dphy2 = &csi2_dphy2;
  csi2dphy3 = &csi2_dphy3;
  csi2dphy4 = &csi2_dphy4;
  csi2dphy5 = &csi2_dphy5;
  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  rkcif_mipi_lvds0= &rkcif_mipi_lvds;
  rkcif_mipi_lvds1= &rkcif_mipi_lvds1;
  rkcif_mipi_lvds2= &rkcif_mipi_lvds2;
  rkcif_mipi_lvds3= &rkcif_mipi_lvds3;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  serial6 = &uart6;
  serial7 = &uart7;
  serial8 = &uart8;
  serial9 = &uart9;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &sfc;
 };

 clocks {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  xin32k: xin32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "xin32k";
  };

  xin24m: xin24m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "xin24m";
  };

  hclk_vepu: hclk_vepu@ff100324 {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff100324 0 0x10>;
   clock-names = "link";
   clocks = <&cru 338>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  aclk_vdpu: aclk_vdpu@ff100328 {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff100328 0 0x10>;
   clock-names = "link";
   clocks = <&cru 18>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  aclk_vi_isp: aclk_vi_isp@ff10032c {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff10032c 0 0x10>;
   clock-names = "link";
   clocks = <&cru 18>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  aclk_vo: aclk_vo@ff100334 {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff100334 0 0x10>;
   clock-names = "link";
   clocks = <&cru 18>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  aclk_vepu: aclk_vepu@ff100324 {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff100324 0 0x10>;
   clock-names = "link";
   clocks = <&aclk_vi_isp>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  aclk_rga_jdec: aclk_rga_jdec@ff100338 {
   compatible = "rockchip,rk3562-clock-gate-link";
   reg = <0 0xff100338 0 0x10>;
   clock-names = "link";
   clocks = <&aclk_vo>;
   #power-domain-cells = <1>;
   #clock-cells = <0>;
  };

  mclkin_sai0: mclkin-sai0 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "mclk_sai0_from_io";
  };

  mclkin_sai1: mclkin-sai1 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "mclk_sai1_from_io";
  };

  mclkin_sai2: mclkin-sai2 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "mclk_sai2_from_io";
  };

  mclkout_sai0: mclkout-sai0@ff040070 {
   compatible = "rockchip,clk-out";
   reg = <0 0xff040070 0 0x4>;
   clocks = <&cru 121>;
   #clock-cells = <0>;
   clock-output-names = "mclk_sai0_to_io";
   rockchip,bit-shift = <4>;
  };

  mclkout_sai1: mclkout-sai1@ff040070 {
   compatible = "rockchip,clk-out";
   reg = <0 0xff040070 0 0x4>;
   clocks = <&cru 127>;
   #clock-cells = <0>;
   clock-output-names = "mclk_sai1_to_io";
   rockchip,bit-shift = <9>;
  };

  mclkout_sai2: mclkout-sai2@ff040070 {
   compatible = "rockchip,clk-out";
   reg = <0 0xff040070 0 0x4>;
   clocks = <&cru 133>;
   #clock-cells = <0>;
   clock-output-names = "mclk_sai2_to_io";
   rockchip,bit-shift = <11>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   clocks = <&scmi_clk 8>;
   cpu-idle-states = <&CPU_SLEEP>;
   operating-points-v2 = <&cpu0_opp_table>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <138>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   clocks = <&scmi_clk 8>;
   cpu-idle-states = <&CPU_SLEEP>;
   operating-points-v2 = <&cpu0_opp_table>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <138>;
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   clocks = <&scmi_clk 8>;
   cpu-idle-states = <&CPU_SLEEP>;
   operating-points-v2 = <&cpu0_opp_table>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <138>;
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   clocks = <&scmi_clk 8>;
   cpu-idle-states = <&CPU_SLEEP>;
   operating-points-v2 = <&cpu0_opp_table>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <138>;
  };

  idle-states {
   entry-method = "psci";
   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    local-timer-stop;
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <120>;
    exit-latency-us = <250>;
    min-residency-us = <900>;
   };
  };
 };

 cpu0_opp_table: cpu0-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  mbist-vmin = <825000 900000 975000>;
  nvmem-cells = <&cpu_leakage>, <&cpu_opp_info>, <&mbist_vmin>, <&cpu_pvtpll>;
  nvmem-cell-names = "leakage", "opp-info", "mbist-vmin", "pvtm";

  rockchip,pvtm-voltage-sel = <
   0 1280 0
   1281 1350 1
   1351 1420 2
   1421 1490 3
   1491 9999 4
  >;
  rockchip,pvtm-pvtpll;
  rockchip,pvtm-offset = <0x634>;
  rockchip,pvtm-sample-time = <1100>;
  rockchip,pvtm-freq = <1608000>;
  rockchip,pvtm-volt = <900000>;
  rockchip,pvtm-ref-temp = <40>;
  rockchip,pvtm-temp-prop = <0 0>;
  rockchip,pvtm-thermal-zone = "soc-thermal";
  rockchip,grf = <&sys_grf>;
  rockchip,temp-hysteresis = <5000>;
  rockchip,low-temp = <10000>;
  rockchip,low-temp-min-volt = <1050000>;

  opp-408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <825000 825000 1150000>;
   clock-latency-ns = <40000>;
   opp-suspend;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <825000 825000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <825000 825000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <850000 850000 1150000>;
   opp-microvolt-L0 = <850000 850000 1150000>;
   opp-microvolt-L1 = <825000 825000 1150000>;
   opp-microvolt-L2 = <825000 825000 1150000>;
   opp-microvolt-L3 = <825000 825000 1150000>;
   opp-microvolt-L4 = <825000 825000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <925000 925000 1150000>;
   opp-microvolt-L0 = <925000 925000 1150000>;
   opp-microvolt-L1 = <900000 900000 1150000>;
   opp-microvolt-L2 = <875000 875000 1150000>;
   opp-microvolt-L3 = <850000 850000 1150000>;
   opp-microvolt-L4 = <825000 825000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-1416000000 {
   opp-hz = /bits/ 64 <1416000000>;
   opp-microvolt = <1000000 1000000 1150000>;
   opp-microvolt-L0 = <1000000 1000000 1150000>;
   opp-microvolt-L1 = <975000 975000 1150000>;
   opp-microvolt-L2 = <950000 950000 1150000>;
   opp-microvolt-L3 = <925000 925000 1150000>;
   opp-microvolt-L4 = <900000 900000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-1608000000 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <1037500 1037500 1150000>;
   opp-microvolt-L0 = <1037500 1037500 1150000>;
   opp-microvolt-L1 = <1012500 1012500 1150000>;
   opp-microvolt-L2 = <987500 987500 1150000>;
   opp-microvolt-L3 = <962500 962500 1150000>;
   opp-microvolt-L4 = <937500 937500 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1125000 1125000 1150000>;
   opp-microvolt-L0 = <1125000 1125000 1150000>;
   opp-microvolt-L1 = <1100000 1100000 1150000>;
   opp-microvolt-L2 = <1075000 1075000 1150000>;
   opp-microvolt-L3 = <1050000 1050000 1150000>;
   opp-microvolt-L4 = <1025000 1025000 1150000>;
   clock-latency-ns = <40000>;
  };
  opp-2016000000 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-microvolt = <1150000 1150000 1150000>;
   opp-microvolt-L0 = <1150000 1150000 1150000>;
   opp-microvolt-L1 = <1150000 1150000 1150000>;
   opp-microvolt-L2 = <1125000 1125000 1150000>;
   opp-microvolt-L3 = <1100000 1100000 1150000>;
   opp-microvolt-L4 = <1075000 1075000 1150000>;
   clock-latency-ns = <40000>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 228 4>,
        <0 229 4>,
        <0 230 4>,
        <0 231 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 bus_soc: bus-soc {
  compatible = "rockchip,rk3562-bus";
  rockchip,busfreq-policy = "smc";
  rockchip,soc-bus-table = <0 0x00a000a8 0x7001>,
      <1 0x00a000a8 0x7c39>,
      <2 0x00a000a8 0x7c39>,
      <3 0x00a000a8 0x7c39>,
      <4 0x00a000a4 0xb007>,
      <5 0x00a000a8 0x7034>,
      <6 0x00a000a8 0x7034>,
      <7 0x00a000a8 0x7034>,
      <8 0x00a000a8 0x7001>;
 };

 cpuinfo {
  compatible = "rockchip,cpuinfo";
  nvmem-cells = <&otp_id>, <&otp_cpu_version>, <&cpu_code>;
  nvmem-cell-names = "id", "cpu-version", "cpu-code";
 };


 csi2_dphy0: csi2-dphy0 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };


 csi2_dphy1: csi2-dphy1 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };


 csi2_dphy2: csi2-dphy2 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };


 csi2_dphy3: csi2-dphy3 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };


 csi2_dphy4: csi2-dphy4 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };


 csi2_dphy5: csi2-dphy5 {
  compatible = "rockchip,rk3562-csi2-dphy";
  rockchip,hw = <&csi2_dphy0_hw>, <&csi2_dphy1_hw>;
  status = "disabled";
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
  status = "disabled";

  memory-region = <&drm_logo>, <&drm_cubic_lut>;
  memory-region-names = "drm-logo", "drm-cubic-lut";


  route {
   route_dsi: route-dsi {
    status = "disabled";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vp0_out_dsi>;
   };
   route_lvds: route-lvds {
    status = "disabled";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vp0_out_lvds>;
   };
   route_rgb: route-rgb {
    status = "disabled";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vp0_out_rgb>;
   };
  };
 };

 dmc: dmc {
  compatible = "rockchip,rk3562-dmc";
  interrupts = <0 118 4>;
  interrupt-names = "complete";
  devfreq-events = <&dfi>;
  clocks = <&scmi_clk 11>;
  clock-names = "dmc_clk";
  operating-points-v2 = <&dmc_opp_table>;
  upthreshold = <40>;
  downdifferential = <20>;
  system-status-level = <

   (1 << 0) (0x1 << 2)
   (1 << 3) (0x1 << 3)
   (1 << 1) (0x1 << 0)
   (1 << 4) (0x1 << 2)
   (1 << 16) (0x1 << 2)
   (1 << 12) (0x1 << 3)
   (1 << 14) (0x1 << 3)
   (1 << 13) (0x1 << 3)
   ((1 << 10) | (1 << 11)) (0x1 << 3)
  >;
  auto-min-freq = <324000>;
  auto-freq-en = <1>;
  #cooling-cells = <2>;
  status = "disabled";
 };

 dmc_opp_table: dmc-opp-table {
  compatible = "operating-points-v2";

  mbist-vmin = <850000 900000 925000>;
  nvmem-cells = <&log_leakage>, <&dmc_opp_info>, <&log_mbist_vmin>;
  nvmem-cell-names = "leakage", "opp-info", "mbist-vmin";

  rockchip,temp-hysteresis = <5000>;
  rockchip,low-temp = <10000>;
  rockchip,low-temp-min-volt = <950000>;

  rockchip,leakage-voltage-sel = <
   1 15 0
   16 20 1
   21 254 2
  >;

  opp-1560000000 {
   opp-hz = /bits/ 64 <1560000000>;
   opp-microvolt = <900000 900000 950000>;
   opp-microvolt-L0 = <900000 900000 950000>;
   opp-microvolt-L1 = <875000 875000 950000>;
   opp-microvolt-L2 = <850000 850000 950000>;
  };
 };

 firmware {
  scmi: scmi {
   compatible = "arm,scmi-smc";
   shmem = <&scmi_shmem>;
   arm,smc-id = <0x82000010>;
   #address-cells = <1>;
   #size-cells = <0>;

   scmi_clk: protocol@14 {
    reg = <0x14>;
    #clock-cells = <1>;
   };
  };
 };

 mpp_srv: mpp-srv {
  compatible = "rockchip,mpp-service";
  rockchip,taskqueue-count = <3>;
  rockchip,resetgroup-count = <3>;
  status = "disabled";
 };

 mipi0_csi2: mipi0-csi2 {
  compatible = "rockchip,rk3562-mipi-csi2";
  rockchip,hw = <&mipi0_csi2_hw>, <&mipi1_csi2_hw>,
         <&mipi2_csi2_hw>, <&mipi3_csi2_hw>;
  status = "disabled";
 };

 mipi1_csi2: mipi1-csi2 {
  compatible = "rockchip,rk3562-mipi-csi2";
  rockchip,hw = <&mipi0_csi2_hw>, <&mipi1_csi2_hw>,
         <&mipi2_csi2_hw>, <&mipi3_csi2_hw>;
  status = "disabled";
 };

 mipi2_csi2: mipi2-csi2 {
  compatible = "rockchip,rk3562-mipi-csi2";
  rockchip,hw = <&mipi0_csi2_hw>, <&mipi1_csi2_hw>,
         <&mipi2_csi2_hw>, <&mipi3_csi2_hw>;
  status = "disabled";
 };

 mipi3_csi2: mipi3-csi2 {
  compatible = "rockchip,rk3562-mipi-csi2";
  rockchip,hw = <&mipi0_csi2_hw>, <&mipi1_csi2_hw>,
         <&mipi2_csi2_hw>, <&mipi3_csi2_hw>;
  status = "disabled";
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  drm_logo: drm-logo@00000000 {
   compatible = "rockchip,drm-logo";
   reg = <0x0 0x0 0x0 0x0>;
  };

  vendor_storage_rm: vendor-storage-rm@00000000 {
   compatible = "rockchip,vendor-storage-rm";
   reg = <0x0 0x0 0x0 0x0>;
  };

  drm_cubic_lut: drm-cubic-lut@00000000 {
   compatible = "rockchip,drm-cubic-lut";
   reg = <0x0 0x0 0x0 0x0>;
  };

  ramoops: ramoops@110000 {
   compatible = "ramoops";

   reg = <0x0 0x110000 0x0 0xe0000>;
   boot-log-size = <0x8000>;
   boot-log-count = <0x1>;
   console-size = <0x80000>;
   pmsg-size = <0x30000>;
   ftrace-size = <0x00000>;
   record-size = <0x14000>;
  };
 };

 rkcif_mipi_lvds: rkcif-mipi-lvds {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf: rkcif-mipi-lvds-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf_vir1: rkcif-mipi-lvds-sditf-vir1 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf_vir2: rkcif-mipi-lvds-sditf-vir2 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf_vir3: rkcif-mipi-lvds-sditf-vir3 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkcif_mipi_lvds1: rkcif-mipi-lvds1 {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mipi_lvds1_sditf: rkcif-mipi-lvds1-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds1>;
  status = "disabled";
 };

 rkcif_mipi_lvds1_sditf_vir1: rkcif-mipi-lvds1-sditf-vir1 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds1>;
  status = "disabled";
 };

 rkcif_mipi_lvds1_sditf_vir2: rkcif-mipi-lvds1-sditf-vir2 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds1>;
  status = "disabled";
 };

 rkcif_mipi_lvds1_sditf_vir3: rkcif-mipi-lvds1-sditf-vir3 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds1>;
  status = "disabled";
 };

 rkcif_mipi_lvds2: rkcif-mipi-lvds2 {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mipi_lvds2_sditf: rkcif-mipi-lvds2-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds2>;
  status = "disabled";
 };

 rkcif_mipi_lvds2_sditf_vir1: rkcif-mipi-lvds2-sditf-vir1 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds2>;
  status = "disabled";
 };

 rkcif_mipi_lvds2_sditf_vir2: rkcif-mipi-lvds2-sditf-vir2 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds2>;
  status = "disabled";
 };

 rkcif_mipi_lvds2_sditf_vir3: rkcif-mipi-lvds2-sditf-vir3 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds2>;
  status = "disabled";
 };

 rkcif_mipi_lvds3: rkcif-mipi-lvds3 {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mipi_lvds3_sditf: rkcif-mipi-lvds3-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds3>;
  status = "disabled";
 };

 rkcif_mipi_lvds3_sditf_vir1: rkcif-mipi-lvds3-sditf-vir1 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds3>;
  status = "disabled";
 };

 rkcif_mipi_lvds3_sditf_vir2: rkcif-mipi-lvds3-sditf-vir2 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds3>;
  status = "disabled";
 };

 rkcif_mipi_lvds3_sditf_vir3: rkcif-mipi-lvds3-sditf-vir3 {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds3>;
  status = "disabled";
 };

 rkisp_vir0: rkisp-vir0 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir1: rkisp-vir1 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir2: rkisp-vir2 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir3: rkisp-vir3 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rockchip_system_monitor: rockchip-system-monitor {
  compatible = "rockchip,system-monitor";
  rockchip,thermal-zone = "soc-thermal";
 };

 thermal_zones: thermal-zones {
  soc_thermal: soc-thermal {
   polling-delay-passive = <20>;
   polling-delay = <1000>;
   sustainable-power = <685>;

   thermal-sensors = <&tsadc 0>;
   trips {
    threshold: trip-point-0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    target: trip-point-1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };
    soc_crit: soc-crit {

     temperature = <115000>;

     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&target>;
     cooling-device = <&cpu0 (~0) (~0)>;
     contribution = <1024>;
    };
    map1 {
     trip = <&target>;
     cooling-device = <&gpu (~0) (~0)>;
     contribution = <1024>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 vendor_storage: vendor-storage {
  compatible = "rockchip,ram-vendor-storage";
  memory-region = <&vendor_storage_rm>;
  status = "okay";
 };

 scmi_shmem: scmi-shmem@10f000 {
  compatible = "arm,scmi-shmem";
  reg = <0x0 0x0010f000 0x0 0x100>;
 };

 usbdrd30: usbdrd {
  compatible = "rockchip,rk3562-dwc3", "rockchip,rk3399-dwc3";
  clocks = <&cru 270>, <&cru 269>,
    <&cru 268>, <&cru 262>;
  clock-names = "ref", "suspend", "bus", "pipe_clk";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: usb@fe500000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xfe500000 0x0 0x400000>;
   interrupts = <0 149 4>;
   dr_mode = "otg";
   phys = <&u2phy_otg>, <&combphy_pu 4>;
   phy-names = "usb2-phy", "usb3-phy";
   phy_type = "utmi_wide";
   power-domains = <&power 15>;
   resets = <&cru 266>;
   reset-names = "usb3-otg";
   linux,sysdev_is_parent;
   snps,dis_enblslpm_quirk;
   snps,dis-u1-entry-quirk;
   snps,dis-u2-entry-quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,dis-tx-ipgap-linecheck-quirk;
   snps,dis_rxdet_inp3_quirk;
   snps,parkmode-disable-hs-quirk;
   snps,parkmode-disable-ss-quirk;
   quirk-skip-phy-init;
   status = "disabled";
  };
 };

 gic: interrupt-controller@fe901000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0xfe901000 0 0x1000>,
        <0x0 0xfe902000 0 0x2000>,
        <0x0 0xfe904000 0 0x2000>,
        <0x0 0xfe906000 0 0x2000>;
  interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 usb_host0_ehci: usb@fed00000 {
  compatible = "generic-ehci";
  reg = <0x0 0xfed00000 0x0 0x40000>;
  interrupts = <0 150 4>;
  clocks = <&cru 158>, <&cru 159>,
    <&u2phy>;
  clock-names = "usbhost", "arbiter", "utmi";
  phys = <&u2phy_host>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host0_ohci: usb@fed40000 {
  compatible = "generic-ohci";
  reg = <0x0 0xfed40000 0x0 0x40000>;
  interrupts = <0 151 4>;
  clocks = <&cru 158>, <&cru 159>,
    <&u2phy>;
  clock-names = "usbhost", "arbiter", "utmi";
  phys = <&u2phy_host>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 debug: debug@fed90000 {
  compatible = "rockchip,debug";
  reg = <0x0 0xfed90000 0x0 0x2000>,
        <0x0 0xfed92000 0x0 0x2000>,
        <0x0 0xfed94000 0x0 0x2000>,
        <0x0 0xfed96000 0x0 0x2000>;
 };

 qos_dma2ddr: qos@fee03800 {
  compatible = "syscon";
  reg = <0x0 0xfee03800 0x0 0x20>;
 };

 qos_mcu: qos@fee10000 {
  compatible = "syscon";
  reg = <0x0 0xfee10000 0x0 0x20>;
 };

 qos_dft_apb: qos@fee10100 {
  compatible = "syscon";
  reg = <0x0 0xfee10100 0x0 0x20>;
 };

 qos_gmac: qos@fee10200 {
  compatible = "syscon";
  reg = <0x0 0xfee10200 0x0 0x20>;
 };

 qos_mac100: qos@fee10300 {
  compatible = "syscon";
  reg = <0x0 0xfee10300 0x0 0x20>;
 };

 qos_dcf: qos@fee10400 {
  compatible = "syscon";
  reg = <0x0 0xfee10400 0x0 0x20>;
 };

 qos_cpu: qos@fee20000 {
  compatible = "syscon";
  reg = <0x0 0xfee20000 0x0 0x20>;
 };

 qos_daplite_apb: qos@fee20100 {
  compatible = "syscon";
  reg = <0x0 0xfee20100 0x0 0x20>;
 };

 qos_gpu: qos@fee30000 {
  compatible = "syscon";
  reg = <0x0 0xfee30000 0x0 0x20>;
  priority-init = <0x202>;
 };

 qos_npu: qos@fee40000 {
  compatible = "syscon";
  reg = <0x0 0xfee40000 0x0 0x20>;
 };

 qos_rkvdec: qos@fee50000 {
  compatible = "syscon";
  reg = <0x0 0xfee50000 0x0 0x20>;
 };

 qos_vepu: qos@fee60000 {
  compatible = "syscon";
  reg = <0x0 0xfee60000 0x0 0x20>;
 };

 qos_isp: qos@fee70000 {
  compatible = "syscon";
  reg = <0x0 0xfee70000 0x0 0x20>;
 };

 qos_vicap: qos@fee70100 {
  compatible = "syscon";
  reg = <0x0 0xfee70100 0x0 0x20>;
 };

 qos_vop: qos@fee80000 {
  compatible = "syscon";
  reg = <0x0 0xfee80000 0x0 0x20>;
 };

 qos_jpeg: qos@fee90000 {
  compatible = "syscon";
  reg = <0x0 0xfee90000 0x0 0x20>;
 };

 qos_rga_rd: qos@fee90100 {
  compatible = "syscon";
  reg = <0x0 0xfee90100 0x0 0x20>;
 };

 qos_rga_wr: qos@fee90200 {
  compatible = "syscon";
  reg = <0x0 0xfee90200 0x0 0x20>;
 };

 qos_pcie: qos@feea0000 {
  compatible = "syscon";
  reg = <0x0 0xfeea0000 0x0 0x20>;
 };

 qos_usb3: qos@feea0100 {
  compatible = "syscon";
  reg = <0x0 0xfeea0100 0x0 0x20>;
 };

 qos_crypto_apb: qos@feeb0000 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0000 0x0 0x20>;
 };

 qos_crypto: qos@feeb0100 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0100 0x0 0x20>;
 };

 qos_dmac: qos@feeb0200 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0200 0x0 0x20>;
 };

 qos_emmc: qos@feeb0300 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0300 0x0 0x20>;
 };

 qos_fspi: qos@feeb0400 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0400 0x0 0x20>;
 };

 qos_rkdma: qos@feeb0500 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0500 0x0 0x20>;
 };

 qos_sdmmc0: qos@feeb0600 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0600 0x0 0x20>;
 };

 qos_sdmmc1: qos@feeb0700 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0700 0x0 0x20>;
 };

 qos_usb2: qos@feeb0800 {
  compatible = "syscon";
  reg = <0x0 0xfeeb0800 0x0 0x20>;
 };

 pmu_grf: syscon@ff010000 {
  compatible = "rockchip,rk3562-pmu-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff010000 0x0 0x10000>;

  reboot_mode: reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x220>;
   mode-bootloader = <(0x5242C300 + 1)>;
   mode-charge = <(0x5242C300 + 11)>;
   mode-fastboot = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-ums = <(0x5242C300 + 12)>;
   mode-panic = <(0x5242C300 + 7)>;
   mode-watchdog = <(0x5242C300 + 8)>;
  };
 };

 sys_grf: syscon@ff030000 {
  compatible = "rockchip,rk3562-sys-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff030000 0x0 0x10000>;

  lvds: lvds {
   compatible = "rockchip,rk3562-lvds";
   phys = <&video_phy>;
   phy-names = "phy";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     lvds_in_vp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vp0_out_lvds>;
      status = "disabled";
     };
    };
   };
  };
 };

 peri_grf: syscon@ff040000 {
  compatible = "rockchip,rk3562-peri-grf", "syscon";
  reg = <0x0 0xff040000 0x0 0x10000>;
 };

 ioc_grf: syscon@ff060000 {
  compatible = "rockchip,rk3562-ioc-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff060000 0x0 0x30000>;

  rgb: rgb {
   compatible = "rockchip,rk3562-rgb";
   pinctrl-names = "default";
   pinctrl-0 = <&vo_pins>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     rgb_in_vp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vp0_out_rgb>;
      status = "disabled";
     };
    };
   };
  };
 };

 usbphy_grf: syscon@ff090000 {
  compatible = "rockchip,rk3562-usbphy-grf", "syscon";
  reg = <0x0 0xff090000 0x0 0x8000>;
 };

 pipephy_grf: syscon@ff098000 {
  compatible = "rockchip,rk3562-pipephy-grf", "syscon";
  reg = <0x0 0xff098000 0x0 0x8000>;
 };

 cru: clock-controller@ff100000 {
  compatible = "rockchip,rk3562-cru";
  reg = <0x0 0xff100000 0x0 0x40000>;
  rockchip,grf = <&sys_grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;

  assigned-clocks =
   <&cru 2>, <&cru 5>, <&cru 4>;
  assigned-clock-rates =
   <1188000000>, <1000000000>, <983040000>;
 };

 i2c0: i2c@ff200000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xff200000 0x0 0x1000>;
  clocks = <&cru 294>, <&cru 293>;
  clock-names = "i2c", "pclk";
  interrupts = <0 12 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart0: serial@ff210000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff210000 0x0 0x100>;
  interrupts = <0 30 4>;
  clocks = <&cru 299>, <&cru 295>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 0>;
  status = "disabled";
 };

 spi0: spi@ff220000 {
  compatible = "rockchip,rk3066-spi";
  reg = <0x0 0xff220000 0x0 0x1000>;
  interrupts = <0 52 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 301>, <&cru 300>, <&cru 302>;
  clock-names = "spiclk", "apb_pclk", "sclk_in";
  dmas = <&dmac 13>, <&dmac 12>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi0m0_csn0 &spi0m0_csn1 &spi0m0_pins>;
  num-cs = <2>;
  status = "disabled";
 };

 pwm0: pwm@ff230000 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff230000 0x0 0x10>;
  interrupts = <0 20 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0m0_pins>;
  clocks = <&cru 304>, <&cru 303>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm1: pwm@ff230010 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff230010 0x0 0x10>;
  interrupts = <0 20 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1m0_pins>;
  clocks = <&cru 304>, <&cru 303>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm2: pwm@ff230020 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff230020 0x0 0x10>;
  interrupts = <0 20 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2m0_pins>;
  clocks = <&cru 304>, <&cru 303>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm3: pwm@ff230030 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff230030 0x0 0x10>;
  interrupts = <0 20 4>,
        <0 21 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3m0_pins>;
  clocks = <&cru 304>, <&cru 303>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pmu: power-management@ff258000 {
  compatible = "rockchip,rk3562-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff258000 0x0 0x1000>;

  power: power-controller {
   compatible = "rockchip,rk3562-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "okay";


   pd_gpu@8 {
    reg = <8>;
    pm_qos = <&qos_gpu>;
   };

   pd_npu@7 {
    reg = <7>;
    pm_qos = <&qos_npu>;
   };

   pd_vdpu@11 {
    reg = <11>;
    pm_qos = <&qos_rkvdec>;
   };
   pd_vi@12 {
    reg = <12>;
    #address-cells = <1>;
    #size-cells = <0>;
    pm_qos = <&qos_isp>,
      <&qos_vicap>;

    pd_vepu@10 {
     reg = <10>;
     pm_qos = <&qos_vepu>;
    };
   };
   pd_vo@13 {
    reg = <13>;
    #address-cells = <1>;
    #size-cells = <0>;
    pm_qos = <&qos_vop>;

    pd_rga@14 {
     reg = <14>;
     pm_qos = <&qos_rga_rd>,
       <&qos_rga_wr>,
       <&qos_jpeg>;
    };
   };
   pd_php@15 {
    reg = <15>;
    pm_qos = <&qos_pcie>,
      <&qos_usb3>;
   };
  };
 };

 pmu_mailbox: mailbox@ff290000 {
  compatible = "rockchip,rk3562-mailbox",
        "rockchip,rk3368-mailbox";
  reg = <0x0 0xff290000 0x0 0x200>;
  interrupts = <0 18 4>;
  clocks = <&cru 311>;
  clock-names = "pclk_mailbox";
  #mbox-cells = <1>;
  status = "disabled";
 };

 rknpu: npu@ff300000 {
  compatible = "rockchip,rk3562-rknpu";
  reg = <0x0 0xff300000 0x0 0x10000>;
  interrupts = <0 119 4>;
  clocks = <&scmi_clk 10>, <&cru 10>, <&cru 111>;
  clock-names = "scmi_clk", "aclk", "hclk";
  assigned-clocks = <&cru 10>;
  assigned-clock-rates = <600000000>;
  resets = <&cru 100>, <&cru 101>;
  reset-names = "srst_a", "srst_h";
  power-domains = <&power 7>;
  operating-points-v2 = <&npu_opp_table>;
  iommus = <&rknpu_mmu>;
  status = "disabled";
 };

 npu_opp_table: npu-opp-table {
  compatible = "operating-points-v2";

  mbist-vmin = <825000 900000 975000>;
  nvmem-cells = <&npu_leakage>, <&npu_opp_info>, <&mbist_vmin>, <&npu_pvtpll>;
  nvmem-cell-names = "leakage", "opp-info", "mbist-vmin", "pvtm";

  rockchip,pvtm-voltage-sel = <
   0 760 0
   761 800 1
   801 840 2
   841 880 3
   881 9999 4
  >;
  rockchip,pvtm-pvtpll;
  rockchip,pvtm-offset = <0x674>;
  rockchip,pvtm-sample-time = <1100>;
  rockchip,pvtm-freq = <900000>;
  rockchip,pvtm-volt = <900000>;
  rockchip,pvtm-ref-temp = <40>;
  rockchip,pvtm-temp-prop = <0 0>;
  rockchip,pvtm-thermal-zone = "soc-thermal";
  rockchip,grf = <&sys_grf>;
  rockchip,temp-hysteresis = <5000>;
  rockchip,low-temp = <10000>;
  rockchip,low-temp-min-volt = <925000>;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <875000 875000 1000000>;
   opp-microvolt-L0 = <875000 875000 1000000>;
   opp-microvolt-L1 = <850000 850000 1000000>;
   opp-microvolt-L2 = <825000 825000 1000000>;
   opp-microvolt-L3 = <825000 825000 1000000>;
   opp-microvolt-L4 = <825000 825000 1000000>;
  };
  opp-700000000 {
   opp-hz = /bits/ 64 <700000000>;
   opp-microvolt = <925000 925000 1000000>;
   opp-microvolt-L0 = <925000 925000 1000000>;
   opp-microvolt-L1 = <900000 900000 1000000>;
   opp-microvolt-L2 = <875000 875000 1000000>;
   opp-microvolt-L3 = <850000 850000 1000000>;
   opp-microvolt-L4 = <825000 825000 1000000>;
  };
  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <975000 975000 1000000>;
   opp-microvolt-L0 = <975000 975000 1000000>;
   opp-microvolt-L1 = <950000 950000 1000000>;
   opp-microvolt-L2 = <925000 925000 1000000>;
   opp-microvolt-L3 = <900000 900000 1000000>;
   opp-microvolt-L4 = <875000 875000 1000000>;
  };
  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000 1000000 1000000>;
   opp-microvolt-L0 = <1000000 1000000 1000000>;
   opp-microvolt-L1 = <1000000 1000000 1000000>;
   opp-microvolt-L2 = <975000 975000 1000000>;
   opp-microvolt-L3 = <950000 950000 1000000>;
   opp-microvolt-L4 = <925000 925000 1000000>;
  };
  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <1000000 1000000 1000000>;
   opp-microvolt-L0 = <1000000 1000000 1000000>;
   opp-microvolt-L1 = <1000000 1000000 1000000>;
   opp-microvolt-L2 = <1000000 1000000 1000000>;
   opp-microvolt-L3 = <975000 975000 1000000>;
   opp-microvolt-L4 = <950000 950000 1000000>;
  };
 };

 rknpu_mmu: iommu@ff30a000 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff30a000 0x0 0x40>;
  interrupts = <0 119 4>;
  interrupt-names = "rknpu_mmu";
  clocks = <&cru 10>, <&cru 111>;
  clock-names = "aclk", "iface";
  power-domains = <&power 7>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 gpu: gpu@ff320000 {
  compatible = "arm,mali-bifrost";
  reg = <0x0 0xff320000 0x0 0x4000>;

  interrupts = <0 75 4>,
        <0 77 4>,
        <0 76 4>;
  interrupt-names = "GPU", "MMU", "JOB";

  upthreshold = <40>;
  downdifferential = <10>;

  clocks = <&scmi_clk 9>, <&cru 9>,
    <&cru 107>, <&cru 105>;
  clock-names = "clk_mali", "clk_gpu", "clk_gpu_brg", "aclk_gpu";
  power-domains = <&power 8>;
  operating-points-v2 = <&gpu_opp_table>;
  #cooling-cells = <2>;
  dynamic-power-coefficient = <820>;

  status = "disabled";
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  mbist-vmin = <825000 900000 975000>;
  nvmem-cells = <&gpu_leakage>, <&gpu_opp_info>, <&mbist_vmin>, <&gpu_pvtpll>;
  nvmem-cell-names = "leakage", "opp-info", "mbist-vmin", "pvtm";

  rockchip,pvtm-voltage-sel = <
   0 780 0
   781 820 1
   821 860 2
   861 900 3
   901 9999 4
  >;
  rockchip,pvtm-pvtpll;
  rockchip,pvtm-offset = <0x654>;
  rockchip,pvtm-sample-time = <1100>;
  rockchip,pvtm-freq = <900000>;
  rockchip,pvtm-volt = <900000>;
  rockchip,pvtm-ref-temp = <40>;
  rockchip,pvtm-temp-prop = <0 0>;
  rockchip,pvtm-thermal-zone = "soc-thermal";
  rockchip,grf = <&sys_grf>;
  rockchip,temp-hysteresis = <5000>;
  rockchip,low-temp = <10000>;
  rockchip,low-temp-min-volt = <925000>;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <825000 825000 1000000>;
  };
  opp-700000000 {
   opp-hz = /bits/ 64 <700000000>;
   opp-microvolt = <900000 900000 1000000>;
   opp-microvolt-L0 = <900000 900000 1000000>;
   opp-microvolt-L1 = <875000 875000 1000000>;
   opp-microvolt-L2 = <850000 850000 1000000>;
   opp-microvolt-L3 = <825000 825000 1000000>;
   opp-microvolt-L4 = <825000 825000 1000000>;
  };
  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <950000 950000 1000000>;
   opp-microvolt-L0 = <950000 950000 1000000>;
   opp-microvolt-L1 = <925000 925000 1000000>;
   opp-microvolt-L2 = <900000 900000 1000000>;
   opp-microvolt-L3 = <875000 875000 1000000>;
   opp-microvolt-L4 = <850000 850000 1000000>;
  };
  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000 1000000 1000000>;
   opp-microvolt-L0 = <1000000 1000000 1000000>;
   opp-microvolt-L1 = <975000 975000 1000000>;
   opp-microvolt-L2 = <950000 950000 1000000>;
   opp-microvolt-L3 = <925000 925000 1000000>;
   opp-microvolt-L4 = <900000 900000 1000000>;
  };
 };

 rkvdec: rkvdec@ff340100 {
  compatible = "rockchip,rkv-decoder-rk3562", "rockchip,rkv-decoder-v2";
  reg = <0x0 0xff340100 0x0 0x400>, <0x0 0xff340000 0x0 0x100>;
  reg-names = "regs", "link";
  interrupts = <0 122 4>;
  interrupt-names = "irq_dec";
  clocks = <&cru 330>, <&cru 331>, <&cru 328>;
  clock-names = "aclk_vcodec", "hclk_vcodec","clk_hevc_cabac";
  rockchip,normal-rates = <198000000>, <0>, <396000000>;
  assigned-clocks = <&cru 330>, <&cru 328>;
  assigned-clock-rates = <198000000>, <396000000>;
  resets = <&cru 167>, <&cru 168>,
    <&cru 162>;
  reset-names = "video_a", "video_h", "video_hevc_cabac";
  power-domains = <&power 11>;
  iommus = <&rkvdec_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <0>;
  rockchip,resetgroup-node = <0>;
  rockchip,task-capacity = <16>;
  status = "disabled";
 };

 rkvdec_mmu: iommu@ff340800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff340800 0x0 0x40>, <0x0 0xff340900 0x0 0x40>;
  interrupts = <0 123 4>;
  interrupt-names = "rkvdec_mmu";
  clocks = <&cru 330>, <&cru 331>, <&cru 328>;
  clock-names = "aclk", "iface", "clk_hevc_cabac";
  power-domains = <&power 11>;
  rockchip,shootdown-entire;
  #iommu-cells = <0>;
  status = "disabled";
 };

 rkvenc: rkvenc@ff360000 {
  compatible = "rockchip,rkv-encoder-rk3562", "rockchip,rkv-encoder-v2";
  reg = <0x0 0xff360000 0x0 0x6000>;
  interrupts = <0 136 4>;
  interrupt-names = "irq_rkvenc";
  clocks = <&cru 335>, <&cru 336>, <&cru 332>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
  rockchip,normal-rates = <297000000>, <0>, <297000000>;
  resets = <&cru 149>, <&cru 150>,
    <&cru 144>;
  reset-names = "video_a", "video_h", "video_core";
  assigned-clocks = <&cru 335>, <&cru 332>;
  assigned-clock-rates = <297000000>, <297000000>;
  power-domains = <&power 10>;
  iommus = <&rkvenc_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <1>;
  rockchip,resetgroup-node = <1>;
  status = "disabled";
 };

 rkvenc_mmu: iommu@ff36f000 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff36f000 0x0 0x40>;
  interrupts = <0 137 4>;
  interrupt-names = "rkvenc_mmu";
  clocks = <&cru 335>, <&cru 336>;
  clock-names = "aclk", "iface";
  power-domains = <&power 10>;
  rockchip,shootdown-entire;
  #iommu-cells = <0>;
  status = "disabled";
 };

 mipi0_csi2_hw: mipi0-csi2-hw@ff380000 {
  compatible = "rockchip,rk3562-mipi-csi2-hw";
  reg = <0x0 0xff380000 0x0 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 82 4>,
        <0 83 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 350>;
  clock-names = "pclk_csi2host";
  resets = <&cru 192>;
  reset-names = "srst_csihost_p";
  status = "okay";
 };

 mipi1_csi2_hw: mipi1-csi2-hw@ff390000 {
  compatible = "rockchip,rk3562-mipi-csi2-hw";
  reg = <0x0 0xff390000 0x0 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 84 4>,
        <0 85 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 351>;
  clock-names = "pclk_csi2host";
  resets = <&cru 193>;
  reset-names = "srst_csihost_p";
  status = "okay";
 };

 mipi2_csi2_hw: mipi2-csi2-hw@ff3a0000 {
  compatible = "rockchip,rk3562-mipi-csi2-hw";
  reg = <0x0 0xff3a0000 0x0 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 86 4>,
        <0 87 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 352>;
  clock-names = "pclk_csi2host";
  resets = <&cru 194>;
  reset-names = "srst_csihost_p";
  status = "okay";
 };

 mipi3_csi2_hw: mipi3-csi2-hw@ff3b0000 {
  compatible = "rockchip,rk3562-mipi-csi2-hw";
  reg = <0x0 0xff3b0000 0x0 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 28 4>,
        <0 29 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 353>;
  clock-names = "pclk_csi2host";
  resets = <&cru 195>;
  reset-names = "srst_csihost_p";
  status = "okay";
 };

 csi2_dphy0_hw: csi2-dphy0-hw@ff3c0000 {
  compatible = "rockchip,rk3562-csi2-dphy-hw";
  reg = <0x0 0xff3c0000 0x0 0x10000>;
  clocks = <&cru 354>;
  clock-names = "pclk";
  resets = <&cru 196>;
  reset-names = "srst_p_csiphy0";
  rockchip,grf = <&sys_grf>;
  status = "okay";
 };

 csi2_dphy1_hw: csi2-dphy1-hw@ff3d0000 {
  compatible = "rockchip,rk3562-csi2-dphy-hw";
  reg = <0x0 0xff3d0000 0x0 0x10000>;
  clocks = <&cru 355>;
  clock-names = "pclk";
  resets = <&cru 197>;
  reset-names = "srst_p_csiphy1";
  rockchip,grf = <&sys_grf>;
  status = "okay";
 };

 rkcif: rkcif@ff3e0000 {
  compatible = "rockchip,rk3562-cif";
  reg = <0x0 0xff3e0000 0x0 0x800>;
  reg-names = "cif_regs";
  interrupts = <0 99 4>;
  interrupt-names = "cif-intr";
  clocks = <&cru 343>, <&cru 344>, <&cru 345>,
    <&cru 346>, <&cru 347>,
    <&cru 348>, <&cru 349>;
  clock-names = "aclk_cif", "hclk_cif", "dclk_cif",
         "csirx0_data", "csirx1_data", "csirx2_data",
         "csirx3_data";
  resets = <&cru 185>, <&cru 186>, <&cru 187>,
    <&cru 188>, <&cru 189>, <&cru 190>,
    <&cru 191>;
  reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_d",
         "rst_cif_i0", "rst_cif_i1", "rst_cif_i2",
         "rst_cif_i3";
  power-domains = <&power 12>;
  rockchip,grf = <&sys_grf>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mmu: iommu@ff3e0800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff3e0800 0x0 0x100>;
  interrupts = <0 100 4>;
  interrupt-names = "cif_mmu";
  clocks = <&cru 343>, <&cru 344>;
  clock-names = "aclk", "iface";
  power-domains = <&power 12>;
  rockchip,disable-mmu-reset;
  #iommu-cells = <0>;
  status = "disabled";
 };

 rkisp: isp@ff3f0000 {
  compatible = "rockchip,rk3562-rkisp";
  reg = <0x0 0xff3f0000 0x0 0x7f00>;
  interrupts = <0 88 4>,
        <0 89 4>,
        <0 90 4>;
  interrupt-names = "mipi_irq", "mi_irq", "isp_irq";
  clocks = <&cru 340>, <&cru 341>, <&cru 342>;
  clock-names = "aclk_isp", "hclk_isp", "clk_isp_core";
  power-domains = <&power 12>;
  iommus = <&rkisp_mmu>;
  status = "disabled";
 };

 rkisp_mmu: iommu@ff3f7f00 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff3f7f00 0x0 0x100>;
  interrupts = <0 91 4>;
  interrupt-names = "isp_mmu";
  clocks = <&cru 340>, <&cru 341>;
  clock-names = "aclk", "iface";
  rockchip,disable-mmu-reset;
  #iommu-cells = <0>;
  power-domains = <&power 12>;
  status = "disabled";
 };

 vop: vop@ff400000 {
  compatible = "rockchip,rk3562-vop";
  reg = <0x0 0xff400000 0x0 0x2000>, <0x0 0xff405000 0x0 0x1000>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 135 4>;
  clocks = <&cru 358>,
    <&cru 359>,
    <&cru 360>;
  clock-names = "aclk_vop",
         "hclk_vop",
         "dclk_vp0";
  resets = <&cru 214>,
    <&cru 215>,
    <&cru 216>;
  reset-names = "axi",
         "ahb",
         "dclk_vp0";
  iommus = <&vop_mmu>;
  power-domains = <&power 13>;
  rockchip,grf = <&ioc_grf>;
  assigned-clocks = <&cru 360>;
  assigned-clock-parents = <&cru 3>;
  status = "disabled";

  vop_out: ports {
   #address-cells = <1>;
   #size-cells = <0>;

   vp0: port@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0>;

    vp0_out_rgb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&rgb_in_vp0>;
    };

    vp0_out_dsi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&dsi_in_vp0>;
    };

    vp0_out_lvds: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&lvds_in_vp0>;
    };
   };
  };
 };

 vop_mmu: iommu@ff407e00 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff407e00 0x0 0x100>;
  interrupts = <0 135 4>;
  interrupt-names = "vop_mmu";
  clocks = <&cru 358>, <&cru 359>;
  clock-names = "aclk", "iface";
  #iommu-cells = <0>;
  rockchip,disable-device-link-resume;
  rockchip,shootdown-entire;
  status = "disabled";
 };

 rga2: rga@ff440000 {
  compatible = "rockchip,rga2_core0";
  reg = <0x0 0xff440000 0x0 0x1000>;
  interrupts = <0 126 4>;
  interrupt-names = "rga2_irq";
  clocks = <&cru 322>, <&cru 323>, <&cru 324>;
  clock-names = "aclk_rga2", "hclk_rga2", "clk_rga2";
  iommus = <&rga2_mmu>;
  power-domains = <&power 14>;
  status = "disabled";
 };

 rga2_mmu: iommu@ff440f00 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff440f00 0x0 0x100>;
  interrupts = <0 126 4>;
  interrupt-names = "rga2_mmu";
  clocks = <&cru 322>, <&cru 323>;
  clock-names = "aclk", "iface";
  #iommu-cells = <0>;
  power-domains = <&power 14>;
  status = "disabled";
 };

 jpegd: jpegd@ff450000 {
  compatible = "rockchip,rkv-jpeg-decoder-v1";
  reg = <0x0 0xff450000 0x0 0x400>;
  interrupts = <0 121 4>;
  clocks = <&cru 325>, <&cru 326>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  rockchip,disable-auto-freq;
  resets = <&cru 233>, <&cru 234>;
  reset-names = "video_a", "video_h";
  power-domains = <&power 14>;
  iommus = <&jpegd_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <2>;
  rockchip,resetgroup-node = <2>;
  status = "disabled";
 };

 jpegd_mmu: iommu@ff450480 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xff450480 0x0 0x40>;
  interrupts = <0 120 4>;
  interrupt-names = "jpegd_mmu";
  clock-names = "aclk", "iface";
  clocks = <&cru 325>, <&cru 326>;
  power-domains = <&power 14>;
  rockchip,shootdown-entire;
  #iommu-cells = <0>;
  status = "disabled";
 };

 dfi: dfi@ff4c0000 {
  reg = <0x00 0xff4c0000 0x00 0x400>;
  compatible = "rockchip,rk3562-dfi";
  rockchip,pmugrf = <&pmu_grf>;
  status = "disabled";
 };

 pcie2x1: pcie@ff500000 {
  compatible = "rockchip,rk3562-pcie", "snps,dw-pcie";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  clocks = <&cru 263>, <&cru 264>,
    <&cru 265>, <&cru 266>,
    <&cru 267>;
  clock-names = "aclk_mst", "aclk_slv",
         "aclk_dbi", "pclk", "aux";
  device_type = "pci";
  interrupts = <0 146 4>,
        <0 145 4>,
        <0 144 4>,
        <0 143 4>,
        <0 142 4>,
        <0 141 4>;
  interrupt-names = "msi", "pmc", "sys", "legacy", "msg", "err";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie2x1_intc 0>,
    <0 0 0 2 &pcie2x1_intc 1>,
    <0 0 0 3 &pcie2x1_intc 2>,
    <0 0 0 4 &pcie2x1_intc 3>;
  linux,pci-domain = <0>;
  num-ib-windows = <8>;
  num-viewport = <8>;
  num-ob-windows = <2>;
  max-link-speed = <2>;
  num-lanes = <1>;
  phys = <&combphy_pu 2>;
  phy-names = "pcie-phy";
  power-domains = <&power 15>;
  ranges = <0x00000800 0x0 0xfc000000 0x0 0xfc000000 0x0 0x100000
     0x81000000 0x0 0xfc100000 0x0 0xfc100000 0x0 0x100000
     0x82000000 0x0 0xfc200000 0x0 0xfc200000 0x0 0x1e00000
     0xc3000000 0x3 0x00000000 0x3 0x00000000 0x0 0x40000000>;
  reg = <0x0 0xfe000000 0x0 0x400000>,
        <0x0 0xff500000 0x0 0x10000>;
  reg-names = "pcie-dbi", "pcie-apb";
  resets = <&cru 264>;
  reset-names = "pipe";
  status = "disabled";

  pcie2x1_intc: legacy-interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
   interrupt-parent = <&gic>;
  };
 };

 can0: can@ff600000 {
  compatible = "rockchip,rk3562-can";
  reg = <0x0 0xff600000 0x0 0x1000>;
  interrupts = <0 64 4>;
  clocks = <&cru 221>, <&cru 220>;
  clock-names = "baudclk", "apb_pclk";
  resets = <&cru 786609>, <&cru 786608>;
  reset-names = "can", "can-apb";
  status = "disabled";
 };

 can1: can@ff610000 {
  compatible = "rockchip,rk3562-can";
  reg = <0x0 0xff610000 0x0 0x1000>;
  interrupts = <0 65 4>;
  clocks = <&cru 223>, <&cru 222>;
  clock-names = "baudclk", "apb_pclk";
  resets = <&cru 786611>, <&cru 786610>;
  reset-names = "can", "can-apb";
  status = "disabled";
 };

 spi1: spi@ff640000 {
  compatible = "rockchip,rk3066-spi";
  reg = <0x0 0xff640000 0x0 0x1000>;
  interrupts = <0 53 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 161>, <&cru 160>, <&cru 162>;
  clock-names = "spiclk", "apb_pclk", "sclk_in";
  dmas = <&dmac 15>, <&dmac 14>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi1m0_csn0 &spi1m0_csn1 &spi1m0_pins>;
  num-cs = <2>;
  status = "disabled";
 };

 spi2: spi@ff650000 {
  compatible = "rockchip,rk3066-spi";
  reg = <0x0 0xff650000 0x0 0x1000>;
  interrupts = <0 54 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 164>, <&cru 163>, <&cru 165>;
  clock-names = "spiclk", "apb_pclk", "sclk_in";
  dmas = <&dmac 17>, <&dmac 16>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi2m0_csn0 &spi2m0_csn1 &spi2m0_pins>;
  num-cs = <2>;
  status = "disabled";
 };

 uart1: serial@ff670000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff670000 0x0 0x100>;
  interrupts = <0 31 4>;
  clocks = <&cru 178>, <&cru 166>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 10>, <&dmac 1>;
  status = "disabled";
 };

 uart2: serial@ff680000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff680000 0x0 0x100>;
  interrupts = <0 32 4>;
  clocks = <&cru 182>, <&cru 167>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 2>;
  status = "disabled";
 };

 uart3: serial@ff690000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff690000 0x0 0x100>;
  interrupts = <0 33 4>;
  clocks = <&cru 186>, <&cru 168>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 3>;
  status = "disabled";
 };

 uart4: serial@ff6a0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6a0000 0x0 0x100>;
  interrupts = <0 34 4>;
  clocks = <&cru 190>, <&cru 169>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 4>;
  status = "disabled";
 };

 uart5: serial@ff6b0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6b0000 0x0 0x100>;
  interrupts = <0 35 4>;
  clocks = <&cru 194>, <&cru 170>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 11>, <&dmac 5>;
  status = "disabled";
 };

 uart6: serial@ff6c0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6c0000 0x0 0x100>;
  interrupts = <0 36 4>;
  clocks = <&cru 198>, <&cru 171>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 6>;
  status = "disabled";
 };

 uart7: serial@ff6d0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6d0000 0x0 0x100>;
  interrupts = <0 37 4>;
  clocks = <&cru 202>, <&cru 172>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 7>;
  status = "disabled";
 };

 uart8: serial@ff6e0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6e0000 0x0 0x100>;
  interrupts = <0 38 4>;
  clocks = <&cru 206>, <&cru 173>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 8>;
  status = "disabled";
 };

 uart9: serial@ff6f0000 {
  compatible = "rockchip,rk3562-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff6f0000 0x0 0x100>;
  interrupts = <0 39 4>;
  clocks = <&cru 210>, <&cru 174>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 9>;
  status = "disabled";
 };

 pwm4: pwm@ff700000 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff700000 0x0 0x10>;
  interrupts = <0 22 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm4m0_pins>;
  clocks = <&cru 212>, <&cru 211>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm5: pwm@ff700010 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff700010 0x0 0x10>;
  interrupts = <0 22 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm5m0_pins>;
  clocks = <&cru 212>, <&cru 211>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm6: pwm@ff700020 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff700020 0x0 0x10>;
  interrupts = <0 22 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm6m0_pins>;
  clocks = <&cru 212>, <&cru 211>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm7: pwm@ff700030 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff700030 0x0 0x10>;
  interrupts = <0 22 4>,
        <0 23 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm7m0_pins>;
  clocks = <&cru 212>, <&cru 211>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm8: pwm@ff710000 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff710000 0x0 0x10>;
  interrupts = <0 24 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm8m0_pins>;
  clocks = <&cru 215>, <&cru 214>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm9: pwm@ff710010 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff710010 0x0 0x10>;
  interrupts = <0 24 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm9m0_pins>;
  clocks = <&cru 215>, <&cru 214>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm10: pwm@ff710020 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff710020 0x0 0x10>;
  interrupts = <0 24 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm10m0_pins>;
  clocks = <&cru 215>, <&cru 214>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm11: pwm@ff710030 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff710030 0x0 0x10>;
  interrupts = <0 24 4>,
        <0 25 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm11m0_pins>;
  clocks = <&cru 215>, <&cru 214>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm12: pwm@ff720000 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff720000 0x0 0x10>;
  interrupts = <0 26 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm12m0_pins>;
  clocks = <&cru 218>, <&cru 217>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm13: pwm@ff720010 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff720010 0x0 0x10>;
  interrupts = <0 26 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm13m0_pins>;
  clocks = <&cru 218>, <&cru 217>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm14: pwm@ff720020 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff720020 0x0 0x10>;
  interrupts = <0 26 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm14m0_pins>;
  clocks = <&cru 218>, <&cru 217>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm15: pwm@ff720030 {
  compatible = "rockchip,rk3562-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff720030 0x0 0x10>;
  interrupts = <0 26 4>,
        <0 27 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm15m0_pins>;
  clocks = <&cru 218>, <&cru 217>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 saradc0: saradc@ff730000 {
  compatible = "rockchip,rk3562-saradc";
  reg = <0x0 0xff730000 0x0 0x100>;
  interrupts = <0 40 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 254>, <&cru 253>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 786692>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 u2phy: usb2-phy@ff740000 {
  compatible = "rockchip,rk3562-usb2phy";
  reg = <0x0 0xff740000 0x0 0x10000>;
  clocks = <&cru 317>, <&cru 251>;
  clock-names = "phyclk", "pclk";
  #clock-cells = <0>;
  clock-output-names = "usb480m_phy";
  rockchip,usbgrf = <&usbphy_grf>;
  status = "disabled";

  u2phy_otg: otg-port {
   #phy-cells = <0>;
   interrupts = <0 153 4>,
         <0 154 4>,
         <0 155 4>;
   interrupt-names = "otg-bvalid", "otg-id", "linestate";
   status = "disabled";
  };

  u2phy_host: host-port {
   #phy-cells = <0>;
   interrupts = <0 156 4>;
   interrupt-names = "linestate";
   status = "disabled";
  };
 };

 combphy_pu: phy@ff750000 {
  compatible = "rockchip,rk3562-naneng-combphy";
  reg = <0x0 0xff750000 0x0 0x100>;
  #phy-cells = <1>;
  clocks = <&cru 314>, <&cru 252>,
    <&cru 262>;
  clock-names = "refclk", "apbclk", "pipe_clk";
  assigned-clocks = <&cru 314>;
  assigned-clock-rates = <100000000>;
  resets = <&cru 786679>, <&cru 275>;
  reset-names = "combphy-apb", "combphy";
  rockchip,pipe-grf = <&peri_grf>;
  rockchip,pipe-phy-grf = <&pipephy_grf>;
  status = "disabled";
 };

 sai0: sai@ff800000 {
  compatible = "rockchip,rk3562-sai", "rockchip,sai-v1";
  reg = <0x0 0xff800000 0x0 0x1000>;
  interrupts = <0 78 4>;
  clocks = <&cru 120>, <&cru 116>;
  clock-names = "mclk", "hclk";
  assigned-clocks = <&cru 117>;
  assigned-clock-parents = <&cru 4>;
  dmas = <&dmac 19>, <&dmac 18>;
  dma-names = "tx", "rx";
  resets = <&cru 786467>, <&cru 786464>;
  reset-names = "m", "h";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0m0_lrck
        &i2s0m0_sclk
        &i2s0m0_sdi0
        &i2s0m0_sdo0
        &i2s0m0_sdo1
        &i2s0m0_sdo2
        &i2s0m0_sdo3>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 sai1: sai@ff810000 {
  compatible = "rockchip,rk3562-sai", "rockchip,sai-v1";
  reg = <0x0 0xff810000 0x0 0x1000>;
  interrupts = <0 79 4>;
  clocks = <&cru 126>, <&cru 122>;
  clock-names = "mclk", "hclk";
  assigned-clocks = <&cru 123>;
  assigned-clock-parents = <&cru 4>;
  dmas = <&dmac 21>, <&dmac 20>;
  dma-names = "tx", "rx";
  resets = <&cru 786472>, <&cru 786469>;
  reset-names = "m", "h";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s1m0_lrck
        &i2s1m0_sclk
        &i2s1m0_sdi0
        &i2s1m0_sdi1
        &i2s1m0_sdi2
        &i2s1m0_sdi3
        &i2s1m0_sdo0
        &i2s1m0_sdo1
        &i2s1m0_sdo2
        &i2s1m0_sdo3>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 sai2: sai@ff820000 {
  compatible = "rockchip,rk3562-sai", "rockchip,sai-v1";
  reg = <0x0 0xff820000 0x0 0x1000>;
  interrupts = <0 80 4>;
  clocks = <&cru 132>, <&cru 128>;
  clock-names = "mclk", "hclk";
  assigned-clocks = <&cru 129>;
  assigned-clock-parents = <&cru 4>;
  dmas = <&dmac 23>, <&dmac 22>;
  dma-names = "tx", "rx";
  resets = <&cru 786477>, <&cru 786474>;
  reset-names = "m", "h";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s2m0_lrck
        &i2s2m0_sclk
        &i2s2m0_sdi
        &i2s2m0_sdo>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 pdm: pdm@ff830000 {
  compatible = "rockchip,rk3562-pdm", "rockchip,rv1126-pdm";
  reg = <0x0 0xff830000 0x0 0x1000>;
  clocks = <&cru 137>, <&cru 136>;
  clock-names = "pdm_clk", "pdm_hclk";
  assigned-clocks = <&cru 137>;
  assigned-clock-parents = <&cru 4>;
  dmas = <&dmac 31>;
  dma-names = "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&pdmm0_clk0
        &pdmm0_clk1
        &pdmm0_sdi0
        &pdmm0_sdi1
        &pdmm0_sdi2
        &pdmm0_sdi3>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 spdif_8ch: spdif@ff840000 {
  compatible = "rockchip,rk3562-spdif", "rockchip,rk3568-spdif";
  reg = <0x0 0xff840000 0x0 0x1000>;
  interrupts = <0 127 4>;
  dmas = <&dmac 30>;
  dma-names = "tx";
  clock-names = "mclk", "hclk";
  clocks = <&cru 142>, <&cru 138>;
  assigned-clocks = <&cru 139>;
  assigned-clock-parents = <&cru 4>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdifm0_pins>;
  status = "disabled";
 };

 dsm: dsm@ff850000 {
  compatible = "rockchip,rk3562-dsm";
  reg = <0x0 0xff850000 0x0 0x1000>;
  clocks = <&cru 135>, <&cru 134>;
  clock-names = "dac", "pclk";
  resets = <&cru 786482>;
  reset-names = "reset" ;
  rockchip,grf = <&peri_grf>;
  pinctrl-names = "default";
  pinctrl-0 = <&dsm_pins>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 sfc: spi@ff860000 {
  compatible = "rockchip,sfc";
  reg = <0x0 0xff860000 0x0 0x10000>;
  interrupts = <0 128 4>;
  clocks = <&cru 156>, <&cru 157>;
  clock-names = "clk_sfc", "hclk_sfc";
  assigned-clocks = <&cru 156>;
  assigned-clock-rates = <100000000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 sdhci: mmc@ff870000 {
  compatible = "rockchip,rk3562-dwcmshc", "rockchip,rk3528-dwcmshc";
  reg = <0x0 0xff870000 0x0 0x10000>;
  interrupts = <0 63 4>;
  assigned-clocks = <&cru 154>, <&cru 153>;
  assigned-clock-rates = <200000000>, <200000000>;
  clocks = <&cru 153>, <&cru 151>,
    <&cru 152>, <&cru 154>,
    <&cru 155>;
  clock-names = "core", "bus", "axi", "block", "timer";
  resets = <&cru 786506>, <&cru 786504>,
    <&cru 786505>, <&cru 786507>,
    <&cru 786508>;
  reset-names = "core", "bus", "axi", "block", "timer";
  max-frequency = <200000000>;
  status = "disabled";
 };

 sdmmc0: mmc@ff880000 {
  compatible = "rockchip,rk3562-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff880000 0x0 0x10000>;
  interrupts = <0 56 4>;
  max-frequency = <200000000>;
  clocks = <&cru 143>, <&cru 144>,
    <&cru 147>, <&cru 148>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  resets = <&cru 786496>;
  reset-names = "reset";
  fifo-depth = <0x100>;
  status = "disabled";
 };

 sdmmc1: mmc@ff890000 {
  compatible = "rockchip,rk3562-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff890000 0x0 0x10000>;
  interrupts = <0 57 4>;
  max-frequency = <200000000>;
  clocks = <&cru 145>, <&cru 146>,
    <&cru 149>, <&cru 150>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  resets = <&cru 786498>;
  reset-names = "reset";
  fifo-depth = <0x100>;
  status = "disabled";
 };

 crypto: crypto@ff8a0000 {
  compatible = "rockchip,crypto-v4";
  reg = <0x0 0xff8a0000 0x0 0x2000>;
  interrupts = <0 116 4>;
  clocks = <&scmi_clk 224>, <&scmi_clk 225>,
    <&scmi_clk 227>, <&scmi_clk 228>,
    <&scmi_clk 226>;
  clock-names = "aclk", "hclk", "sclk", "pka", "pclk";
  assigned-clocks = <&scmi_clk 227>, <&scmi_clk 228>;
  assigned-clock-rates = <200000000>, <300000000>;
  resets = <&cru 786627>;
  reset-names = "crypto-rst";
  status = "disabled";
 };

 rng: rng@ff8e0000 {
  compatible = "rockchip,rkrng";
  reg = <0x0 0xff8e0000 0x0 0x200>;
  interrupts = <0 93 4>;
  clocks = <&scmi_clk 231>;
  clock-names = "hclk_trng";
  resets = <&cru 786631>;
  reset-names = "reset";
  status = "disabled";
 };

 otp: otp@ff930000 {
  compatible = "rockchip,rk3562-otp";
  reg = <0x0 0xff930000 0x0 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 245>, <&cru 244>,
    <&cru 243>, <&cru 249>,
    <&cru 250>;
  clock-names = "usr", "sbpi", "apb", "arb", "phy";
  resets = <&cru 786658>, <&cru 786657>,
    <&cru 786656>, <&cru 786662>,
    <&cru 786663>;
  reset-names = "usr", "sbpi", "apb", "arb", "phy";


  cpu_code: cpu-code@2 {
   reg = <0x02 0x2>;
  };
  otp_cpu_version: cpu-version@8 {
   reg = <0x08 0x1>;
   bits = <3 3>;
  };
  mbist_vmin: mbist-vmin@9 {
   reg = <0x09 0x1>;
   bits = <0 2>;
  };
  log_mbist_vmin: log-mbist-vmin@9 {
   reg = <0x09 0x1>;
   bits = <4 2>;
  };
  otp_id: id@a {
   reg = <0x0a 0x10>;
  };
  cpu_leakage: cpu-leakage@1a {
   reg = <0x1a 0x1>;
  };
  log_leakage: log-leakage@1b {
   reg = <0x1b 0x1>;
  };
  npu_leakage: npu-leakage@1c {
   reg = <0x1c 0x1>;
  };
  gpu_leakage: gpu-leakage@1d {
   reg = <0x1d 0x1>;
  };
  cpu_tsadc_trim_l: cpu-tsadc-trim-l@2a {
   reg = <0x2a 0x1>;
  };
  cpu_tsadc_trim_h: cpu-tsadc-trim-h@2b {
   reg = <0x2b 0x1>;
  };
  tsadc_trim_base_frac: tsadc-trim-base-frac@2c {
   reg = <0x2c 0x1>;
   bits = <4 4>;
  };
  tsadc_trim_base: tsadc-trim-base@2d {
   reg = <0x2d 0x1>;
  };
  cpu_opp_info: cpu-opp-info@2e {
   reg = <0x2e 0x6>;
  };
  gpu_opp_info: gpu-opp-info@34 {
   reg = <0x34 0x6>;
  };
  npu_opp_info: npu-opp-info@3a {
   reg = <0x3a 0x6>;
  };
  dmc_opp_info: dmc-opp-info@40 {
   reg = <0x40 0x6>;
  };
  cpu_pvtpll: cpu-pvtpll@46 {
   reg = <0x46 0x2>;
  };
  gpu_pvtpll: gpu-pvtpll@48 {
   reg = <0x48 0x2>;
  };
  npu_pvtpll: npu-pvtpll@4a {
   reg = <0x4a 0x2>;
  };
 };

 dmac: dma-controller@ff990000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0xff990000 0x0 0x4000>;
  interrupts = <0 111 4>,
        <0 110 4>;
  clocks = <&cru 241>;
  clock-names = "apb_pclk";
  #dma-cells = <1>;
  arm,pl330-periph-burst;
 };

 rkdmac: dma-controller@ff9a0000 {
  compatible = "rockchip,rk3562-dma", "rockchip,dma-v1";
  reg = <0x0 0xff9a0000 0x0 0x4000>;
  interrupts = <0 112 4>;
  clocks = <&cru 242>;
  clock-names = "aclk";
  #dma-cells = <1>;
  dma-channels = <42>;
  dma-requests = <42>;
  rockchip,grf = <&peri_grf>;
 };

 hwlock: hwspinlock@ff9e0000 {
  compatible = "rockchip,hwspinlock";
  reg = <0x0 0xff9e0000 0x0 0x100>;
  #hwlock-cells = <1>;
  status = "disabled";
 };

 i2c1: i2c@ffa00000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xffa00000 0x0 0x1000>;
  clocks = <&cru 32>, <&cru 26>;
  clock-names = "i2c", "pclk";
  interrupts = <0 13 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@ffa10000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xffa10000 0x0 0x1000>;
  clocks = <&cru 33>, <&cru 27>;
  clock-names = "i2c", "pclk";
  interrupts = <0 14 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@ffa20000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xffa20000 0x0 0x1000>;
  clocks = <&cru 34>, <&cru 28>;
  clock-names = "i2c", "pclk";
  interrupts = <0 15 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c4: i2c@ffa30000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xffa30000 0x0 0x1000>;
  clocks = <&cru 35>, <&cru 29>;
  clock-names = "i2c", "pclk";
  interrupts = <0 16 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c5: i2c@ffa40000 {
  compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xffa40000 0x0 0x1000>;
  clocks = <&cru 36>, <&cru 30>;
  clock-names = "i2c", "pclk";
  interrupts = <0 17 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 rktimer: timer@ffa50000 {
  compatible = "rockchip,rk3562-timer", "rockchip,rk3288-timer";
  reg = <0x0 0xffa50000 0x0 0x20>;
  interrupts = <0 45 4>;
  clocks = <&cru 40>, <&cru 41>;
  clock-names = "pclk", "timer";
 };

 wdt: watchdog@ffa60000 {
  compatible = "snps,dw-wdt";
  reg = <0x0 0xffa60000 0x0 0x100>;
  clocks = <&cru 51>, <&cru 50>;
  clock-names = "tclk", "pclk";
  interrupts = <0 102 4>;
  status = "disabled";
 };

 tsadc: tsadc@ffa70000 {
  compatible = "rockchip,rk3562-tsadc";
  reg = <0x0 0xffa70000 0x0 0x400>;
  rockchip,grf = <&sys_grf>;
  interrupts = <0 125 4>;
  clocks = <&cru 65>, <&cru 66>, <&cru 64>;
  clock-names = "tsadc", "tsadc_tsen", "apb_pclk";
  assigned-clocks = <&cru 65>, <&cru 66>;
  assigned-clock-rates = <1200000>, <12000000>;
  resets = <&cru 385>, <&cru 384>, <&cru 386>;
  reset-names = "tsadc", "tsadc-apb", "tsadc-phy";
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <120000>;
  rockchip,hw-tshut-mode = <0>;
  rockchip,hw-tshut-polarity = <0>;
  nvmem-cells = <&cpu_tsadc_trim_l>, <&cpu_tsadc_trim_h>, <&tsadc_trim_base>, <&tsadc_trim_base_frac>;
  nvmem-cell-names = "trim_l", "trim_h", "trim_base", "trim_base_frac";
  status = "disabled";
 };

 gmac0: ethernet@ffa80000 {
  compatible = "rockchip,rk3562-gmac", "snps,dwmac-4.20a";
  reg = <0x0 0xffa80000 0x0 0x10000>;
  interrupts = <0 73 4>,
        <0 70 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&sys_grf>;
  rockchip,php_grf = <&ioc_grf>;
  clocks = <&cru 71>, <&cru 72>,
    <&cru 69>, <&cru 70>;
  clock-names = "stmmaceth", "clk_mac_ref",
         "pclk_mac", "aclk_mac";
  resets = <&cru 401>;
  reset-names = "stmmaceth";

  snps,mixed-burst;
  snps,tso;

  snps,axi-config = <&gmac0_stmmac_axi_setup>;
  snps,mtl-rx-config = <&gmac0_mtl_rx_setup>;
  snps,mtl-tx-config = <&gmac0_mtl_tx_setup>;
  status = "disabled";

  mdio0: mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <0x1>;
   #size-cells = <0x0>;
  };

  gmac0_stmmac_axi_setup: stmmac-axi-config {
   snps,wr_osr_lmt = <4>;
   snps,rd_osr_lmt = <8>;
   snps,blen = <0 0 0 0 16 8 4>;
  };

  gmac0_mtl_rx_setup: rx-queues-config {
   snps,rx-queues-to-use = <1>;
   queue0 {};
  };

  gmac0_mtl_tx_setup: tx-queues-config {
   snps,tx-queues-to-use = <1>;
   queue0 {};
  };
 };

 saradc1: saradc@ffaa0000 {
  compatible = "rockchip,rk3562-saradc";
  reg = <0x0 0xffaa0000 0x0 0x100>;
  interrupts = <0 124 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 68>, <&cru 86>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 420>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 mailbox: mailbox@ffae0000 {
  compatible = "rockchip,rk3562-mailbox",
        "rockchip,rk3368-mailbox";
  reg = <0x0 0xffae0000 0x0 0x200>;
  interrupts = <0 114 4>;
  clocks = <&cru 54>;
  clock-names = "pclk_mailbox";
  #mbox-cells = <1>;
  status = "disabled";
 };

 dsi: dsi@ffb10000 {
  compatible = "rockchip,rk3562-mipi-dsi";
  reg = <0x0 0xffb10000 0x0 0x10000>;
  interrupts = <0 132 4>;
  clocks = <&cru 78>;
  clock-names = "pclk";
  resets = <&cru 409>;
  reset-names = "apb";
  phys = <&video_phy>;
  phy-names = "dphy";
  rockchip,grf = <&sys_grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   dsi_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    dsi_in_vp0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vp0_out_dsi>;
     status = "disabled";
    };
   };
  };
 };

 video_phy: phy@ffb20000 {
  compatible = "rockchip,rk3562-dsi-dphy", "rockchip,rk3562-video-phy",
        "rockchip,rk3568-dsi-dphy", "rockchip,rk3568-video-phy";
  reg = <0x0 0xffb20000 0x0 0x10000>,
        <0x0 0xffb10000 0x0 0x10000>;
  reg-names = "phy", "host";
  clocks = <&cru 319>,
    <&cru 77>, <&cru 78>;
  clock-names = "ref", "pclk", "pclk_host";
  #clock-cells = <0>;
  resets = <&cru 408>;
  reset-names = "apb";
  #phy-cells = <0>;
  status = "disabled";
 };

 gmac1: ethernet@ffb30000 {
  compatible = "rockchip,rk3562-gmac";
  reg = <0x0 0xffb30000 0x0 0x10000>;
  interrupts = <0 67 4>,
        <0 68 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&sys_grf>;
  rockchip,php_grf = <&ioc_grf>;
  clocks = <&cru 90>, <&cru 90>,
    <&cru 87>, <&cru 89>;
  clock-names = "stmmaceth", "clk_mac_ref",
         "pclk_mac", "aclk_mac";
  resets = <&cru 433>;
  reset-names = "stmmaceth";
  status = "disabled";

  mdio1: mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <0x1>;
   #size-cells = <0x0>;
  };
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3562-pinctrl";
  rockchip,grf = <&ioc_grf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio@ff260000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff260000 0x0 0x100>;
   interrupts = <0 0 4>;
   clocks = <&cru 285>, <&cru 286>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 0 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@ff620000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff620000 0x0 0x100>;
   interrupts = <0 2 4>;
   clocks = <&cru 256>, <&cru 259>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 32 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@ff630000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff630000 0x0 0x100>;
   interrupts = <0 4 4>;
   clocks = <&cru 257>, <&cru 260>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 64 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@ffac0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xffac0000 0x0 0x100>;
   interrupts = <0 6 4>;
   clocks = <&cru 84>, <&cru 38>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 96 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@ffad0000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xffad0000 0x0 0x100>;
   interrupts = <0 8 4>;
   clocks = <&cru 85>, <&cru 39>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 128 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 rockchip_suspend: rockchip-suspend {
  compatible = "rockchip,pm-rk3562";
  status = "disabled";
  rockchip,sleep-debug-en = <1>;
  rockchip,sleep-mode-config = <
   (0
   | (1 << (1))
   | (1 << (5))
   | (1 << (6))
   | (1 << (7))
   | (1 << (8))
   | (1 << (10))
   )
  >;
  rockchip,wakeup-config = <
   (0
   | (1 << (4))
   )
  >;
 };
};

# 1 "arch/arm64/boot/dts/rockchip/rk3562-pinctrl.dtsi" 1






# 1 "arch/arm64/boot/dts/rockchip/rockchip-pinconf.dtsi" 1





&pinctrl {
  pcfg_input_none: pcfg-input-none {
    bias-disable;
    input-enable;
  };

  pcfg_input_up: pcfg-input-up {
    bias-pull-up;
    input-enable;
  };

  pcfg_input_down: pcfg-input-down {
    bias-pull-down;
    input-enable;
  };

 /omit-if-no-ref/
 pcfg_pull_up: pcfg-pull-up {
  bias-pull-up;
 };

 /omit-if-no-ref/
 pcfg_pull_down: pcfg-pull-down {
  bias-pull-down;
 };

 /omit-if-no-ref/
 pcfg_pull_none: pcfg-pull-none {
  bias-disable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_0: pcfg-pull-none-drv-level-0 {
  bias-disable;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_1: pcfg-pull-none-drv-level-1 {
  bias-disable;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_2: pcfg-pull-none-drv-level-2 {
  bias-disable;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_3: pcfg-pull-none-drv-level-3 {
  bias-disable;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_4: pcfg-pull-none-drv-level-4 {
  bias-disable;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_5: pcfg-pull-none-drv-level-5 {
  bias-disable;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_6: pcfg-pull-none-drv-level-6 {
  bias-disable;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_7: pcfg-pull-none-drv-level-7 {
  bias-disable;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_8: pcfg-pull-none-drv-level-8 {
  bias-disable;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_9: pcfg-pull-none-drv-level-9 {
  bias-disable;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_10: pcfg-pull-none-drv-level-10 {
  bias-disable;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_11: pcfg-pull-none-drv-level-11 {
  bias-disable;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_12: pcfg-pull-none-drv-level-12 {
  bias-disable;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_13: pcfg-pull-none-drv-level-13 {
  bias-disable;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_14: pcfg-pull-none-drv-level-14 {
  bias-disable;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_15: pcfg-pull-none-drv-level-15 {
  bias-disable;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_0: pcfg-pull-up-drv-level-0 {
  bias-pull-up;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_1: pcfg-pull-up-drv-level-1 {
  bias-pull-up;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_2: pcfg-pull-up-drv-level-2 {
  bias-pull-up;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_3: pcfg-pull-up-drv-level-3 {
  bias-pull-up;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_4: pcfg-pull-up-drv-level-4 {
  bias-pull-up;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_5: pcfg-pull-up-drv-level-5 {
  bias-pull-up;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_6: pcfg-pull-up-drv-level-6 {
  bias-pull-up;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_7: pcfg-pull-up-drv-level-7 {
  bias-pull-up;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_8: pcfg-pull-up-drv-level-8 {
  bias-pull-up;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_9: pcfg-pull-up-drv-level-9 {
  bias-pull-up;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_10: pcfg-pull-up-drv-level-10 {
  bias-pull-up;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_11: pcfg-pull-up-drv-level-11 {
  bias-pull-up;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_12: pcfg-pull-up-drv-level-12 {
  bias-pull-up;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_13: pcfg-pull-up-drv-level-13 {
  bias-pull-up;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_14: pcfg-pull-up-drv-level-14 {
  bias-pull-up;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_15: pcfg-pull-up-drv-level-15 {
  bias-pull-up;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_0: pcfg-pull-down-drv-level-0 {
  bias-pull-down;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_1: pcfg-pull-down-drv-level-1 {
  bias-pull-down;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_2: pcfg-pull-down-drv-level-2 {
  bias-pull-down;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_3: pcfg-pull-down-drv-level-3 {
  bias-pull-down;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_4: pcfg-pull-down-drv-level-4 {
  bias-pull-down;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_5: pcfg-pull-down-drv-level-5 {
  bias-pull-down;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_6: pcfg-pull-down-drv-level-6 {
  bias-pull-down;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_7: pcfg-pull-down-drv-level-7 {
  bias-pull-down;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_8: pcfg-pull-down-drv-level-8 {
  bias-pull-down;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_9: pcfg-pull-down-drv-level-9 {
  bias-pull-down;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_10: pcfg-pull-down-drv-level-10 {
  bias-pull-down;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_11: pcfg-pull-down-drv-level-11 {
  bias-pull-down;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_12: pcfg-pull-down-drv-level-12 {
  bias-pull-down;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_13: pcfg-pull-down-drv-level-13 {
  bias-pull-down;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_14: pcfg-pull-down-drv-level-14 {
  bias-pull-down;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_15: pcfg-pull-down-drv-level-15 {
  bias-pull-down;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_smt: pcfg-pull-up-smt {
  bias-pull-up;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_down_smt: pcfg-pull-down-smt {
  bias-pull-down;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_smt: pcfg-pull-none-smt {
  bias-disable;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_0_smt: pcfg-pull-none-drv-level-0-smt {
  bias-disable;
  drive-strength = <0>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_1_smt: pcfg-pull-none-drv-level-1-smt {
  bias-disable;
  drive-strength = <1>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_2_smt: pcfg-pull-none-drv-level-2-smt {
  bias-disable;
  drive-strength = <2>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_3_smt: pcfg-pull-none-drv-level-3-smt {
  bias-disable;
  drive-strength = <3>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_4_smt: pcfg-pull-none-drv-level-4-smt {
  bias-disable;
  drive-strength = <4>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_5_smt: pcfg-pull-none-drv-level-5-smt {
  bias-disable;
  drive-strength = <5>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_output_high: pcfg-output-high {
  output-high;
 };

 /omit-if-no-ref/
 pcfg_output_high_pull_up: pcfg-output-high-pull-up {
  output-high;
  bias-pull-up;
 };

 /omit-if-no-ref/
 pcfg_output_high_pull_down: pcfg-output-high-pull-down {
  output-high;
  bias-pull-down;
 };

 /omit-if-no-ref/
 pcfg_output_high_pull_none: pcfg-output-high-pull-none {
  output-high;
  bias-disable;
 };

 /omit-if-no-ref/
 pcfg_output_low: pcfg-output-low {
  output-low;
 };

 /omit-if-no-ref/
 pcfg_output_low_pull_up: pcfg-output-low-pull-up {
  output-low;
  bias-pull-up;
 };

 /omit-if-no-ref/
 pcfg_output_low_pull_down: pcfg-output-low-pull-down {
  output-low;
  bias-pull-down;
 };

 /omit-if-no-ref/
 pcfg_output_low_pull_none: pcfg-output-low-pull-none {
  output-low;
  bias-disable;
 };
};
# 8 "arch/arm64/boot/dts/rockchip/rk3562-pinctrl.dtsi" 2





&pinctrl {
 cam {
  /omit-if-no-ref/
  camm0_clk0_out: camm0-clk0-out {
   rockchip,pins =

    <3 10 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  camm0_clk1_out: camm0-clk1-out {
   rockchip,pins =

    <3 11 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  camm1_clk0_out: camm1-clk0-out {
   rockchip,pins =

    <4 9 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  camm1_clk1_out: camm1-clk1-out {
   rockchip,pins =

    <4 15 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cam_clk2_out: cam-clk2-out {
   rockchip,pins =

    <3 12 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cam_clk3_out: cam-clk3-out {
   rockchip,pins =

    <3 13 2 &pcfg_pull_none>;
  };
 };

 can0 {
  /omit-if-no-ref/
  can0m0_pins: can0m0-pins {
   rockchip,pins =

    <3 1 4 &pcfg_pull_none>,

    <3 0 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can0m1_pins: can0m1-pins {
   rockchip,pins =

    <3 15 6 &pcfg_pull_none>,

    <3 14 6 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can0m2_pins: can0m2-pins {
   rockchip,pins =

    <0 23 2 &pcfg_pull_none>,

    <0 22 2 &pcfg_pull_none>;
  };
 };

 can1 {
  /omit-if-no-ref/
  can1m0_pins: can1m0-pins {
   rockchip,pins =

    <1 15 4 &pcfg_pull_none>,

    <1 16 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can1m1_pins: can1m1-pins {
   rockchip,pins =

    <0 17 4 &pcfg_pull_none>,

    <0 16 4 &pcfg_pull_none>;
  };
 };

 clk {
  /omit-if-no-ref/
  clk_32k_in: clk-32k-in {
   rockchip,pins =

    <0 8 1 &pcfg_pull_none>;
  };
 };

 clk0 {
  /omit-if-no-ref/
  clk0_32k_out: clk0-32k-out {
   rockchip,pins =

    <0 8 2 &pcfg_pull_none>;
  };
 };

 clk1 {
  /omit-if-no-ref/
  clk1_32k_out: clk1-32k-out {
   rockchip,pins =

    <2 1 3 &pcfg_pull_none>;
  };
 };

 cpu {
  /omit-if-no-ref/
  cpu_pins: cpu-pins {
   rockchip,pins =

    <0 15 3 &pcfg_pull_none>;
  };
 };

 dsm {
  /omit-if-no-ref/
  dsm_pins: dsm-pins {
   rockchip,pins =

    <1 12 5 &pcfg_pull_none>,

    <1 11 5 &pcfg_pull_none>,

    <1 14 6 &pcfg_pull_none>,

    <1 13 6 &pcfg_pull_none>;
  };
 };

 emmc {
  /omit-if-no-ref/
  emmc_bus8: emmc-bus8 {
   rockchip,pins =

    <1 0 1 &pcfg_pull_up_drv_level_2>,

    <1 1 1 &pcfg_pull_up_drv_level_2>,

    <1 2 1 &pcfg_pull_up_drv_level_2>,

    <1 3 1 &pcfg_pull_up_drv_level_2>,

    <1 4 1 &pcfg_pull_up_drv_level_2>,

    <1 5 1 &pcfg_pull_up_drv_level_2>,

    <1 6 1 &pcfg_pull_up_drv_level_2>,

    <1 7 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_clk: emmc-clk {
   rockchip,pins =

    <1 9 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_cmd: emmc-cmd {
   rockchip,pins =

    <1 8 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_strb: emmc-strb {
   rockchip,pins =

    <1 10 1 &pcfg_pull_none>;
  };
 };

 eth {
  /omit-if-no-ref/
  ethm0_pins: ethm0-pins {
   rockchip,pins =

    <4 9 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  ethm1_pins: ethm1-pins {
   rockchip,pins =

    <2 1 2 &pcfg_pull_none>;
  };
 };

 fspi {
  /omit-if-no-ref/
  fspi_pins: fspi-pins {
   rockchip,pins =

    <1 9 2 &pcfg_pull_none>,

    <1 0 2 &pcfg_pull_none>,

    <1 1 2 &pcfg_pull_none>,

    <1 2 2 &pcfg_pull_none>,

    <1 3 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  fspi_csn0: fspi-csn0 {
   rockchip,pins =

    <1 8 2 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  fspi_csn1: fspi-csn1 {
   rockchip,pins =

    <1 10 2 &pcfg_pull_none>;
  };
 };

 gpu {
  /omit-if-no-ref/
  gpu_pins: gpu-pins {
   rockchip,pins =

    <0 16 3 &pcfg_pull_none>;
  };
 };

 i2c0 {
  /omit-if-no-ref/
  i2c0_xfer: i2c0-xfer {
   rockchip,pins =

    <0 9 1 &pcfg_pull_none_smt>,

    <0 10 1 &pcfg_pull_none_smt>;
  };
 };

 i2c1 {
  /omit-if-no-ref/
  i2c1m0_xfer: i2c1m0-xfer {
   rockchip,pins =

    <0 11 1 &pcfg_pull_none_smt>,

    <0 12 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c1m1_xfer: i2c1m1-xfer {
   rockchip,pins =

    <4 12 5 &pcfg_pull_none_smt>,

    <4 13 5 &pcfg_pull_none_smt>;
  };
 };

 i2c2 {
  /omit-if-no-ref/
  i2c2m0_xfer: i2c2m0-xfer {
   rockchip,pins =

    <0 13 1 &pcfg_pull_up_drv_level_15>,

    <0 14 1 &pcfg_pull_up_drv_level_15>;
  };

  /omit-if-no-ref/
  i2c2m1_xfer: i2c2m1-xfer {
   rockchip,pins =

    <3 26 5 &pcfg_pull_none_smt>,

    <3 27 5 &pcfg_pull_none_smt>;
  };
 };

 i2c3 {
  /omit-if-no-ref/
  i2c3m0_xfer: i2c3m0-xfer {
   rockchip,pins =

    <3 0 1 &pcfg_pull_none_smt>,

    <3 1 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c3m1_xfer: i2c3m1-xfer {
   rockchip,pins =

    <4 5 5 &pcfg_pull_none_smt>,

    <4 6 5 &pcfg_pull_none_smt>;
  };
 };

 i2c4 {
  /omit-if-no-ref/
  i2c4m0_xfer: i2c4m0-xfer {
   rockchip,pins =

    <3 14 5 &pcfg_pull_up_drv_level_15>,

    <3 15 5 &pcfg_pull_up_drv_level_15>;
  };

  /omit-if-no-ref/
  i2c4m1_xfer: i2c4m1-xfer {
   rockchip,pins =

    <0 5 2 &pcfg_pull_none_smt>,

    <0 4 2 &pcfg_pull_none_smt>;
  };
 };

 i2c5 {
  /omit-if-no-ref/
  i2c5m0_xfer: i2c5m0-xfer {
   rockchip,pins =

    <3 18 1 &pcfg_pull_up_drv_level_15>,

    <3 19 1 &pcfg_pull_up_drv_level_15>;
  };

  /omit-if-no-ref/
  i2c5m1_xfer: i2c5m1-xfer {
   rockchip,pins =

    <1 23 4 &pcfg_pull_none_smt>,

    <1 24 4 &pcfg_pull_none_smt>;
  };
 };

 i2s0 {
  /omit-if-no-ref/
  i2s0m0_lrck: i2s0m0-lrck {
   rockchip,pins =

    <3 4 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m0_mclk: i2s0m0-mclk {
   rockchip,pins =

    <3 2 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m0_sclk: i2s0m0-sclk {
   rockchip,pins =

    <3 3 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m0_sdi0: i2s0m0-sdi0 {
   rockchip,pins =

    <3 9 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdi1: i2s0m0-sdi1 {
   rockchip,pins =

    <3 8 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdi2: i2s0m0-sdi2 {
   rockchip,pins =

    <3 7 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdi3: i2s0m0-sdi3 {
   rockchip,pins =

    <3 6 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdo0: i2s0m0-sdo0 {
   rockchip,pins =

    <3 5 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdo1: i2s0m0-sdo1 {
   rockchip,pins =

    <3 6 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdo2: i2s0m0-sdo2 {
   rockchip,pins =

    <3 7 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m0_sdo3: i2s0m0-sdo3 {
   rockchip,pins =

    <3 8 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_lrck: i2s0m1-lrck {
   rockchip,pins =

    <1 20 3 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m1_mclk: i2s0m1-mclk {
   rockchip,pins =

    <1 22 3 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m1_sclk: i2s0m1-sclk {
   rockchip,pins =

    <1 21 3 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s0m1_sdi0: i2s0m1-sdi0 {
   rockchip,pins =

    <1 17 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdi1: i2s0m1-sdi1 {
   rockchip,pins =

    <1 18 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdi2: i2s0m1-sdi2 {
   rockchip,pins =

    <1 27 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdi3: i2s0m1-sdi3 {
   rockchip,pins =

    <1 28 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdo0: i2s0m1-sdo0 {
   rockchip,pins =

    <1 19 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdo1: i2s0m1-sdo1 {
   rockchip,pins =

    <1 25 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdo2: i2s0m1-sdo2 {
   rockchip,pins =

    <1 26 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s0m1_sdo3: i2s0m1-sdo3 {
   rockchip,pins =

    <2 1 5 &pcfg_pull_none>;
  };
 };

 i2s1 {
  /omit-if-no-ref/
  i2s1m0_lrck: i2s1m0-lrck {
   rockchip,pins =

    <3 22 2 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m0_mclk: i2s1m0-mclk {
   rockchip,pins =

    <3 20 2 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m0_sclk: i2s1m0-sclk {
   rockchip,pins =

    <3 21 2 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi0: i2s1m0-sdi0 {
   rockchip,pins =

    <3 24 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi1: i2s1m0-sdi1 {
   rockchip,pins =

    <3 25 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi2: i2s1m0-sdi2 {
   rockchip,pins =

    <3 26 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi3: i2s1m0-sdi3 {
   rockchip,pins =

    <3 27 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo0: i2s1m0-sdo0 {
   rockchip,pins =

    <3 23 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo1: i2s1m0-sdo1 {
   rockchip,pins =

    <4 12 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo2: i2s1m0-sdo2 {
   rockchip,pins =

    <4 13 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo3: i2s1m0-sdo3 {
   rockchip,pins =

    <4 14 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_lrck: i2s1m1-lrck {
   rockchip,pins =

    <3 12 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m1_mclk: i2s1m1-mclk {
   rockchip,pins =

    <3 10 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m1_sclk: i2s1m1-sclk {
   rockchip,pins =

    <3 11 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi0: i2s1m1-sdi0 {
   rockchip,pins =

    <3 17 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi1: i2s1m1-sdi1 {
   rockchip,pins =

    <3 16 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi2: i2s1m1-sdi2 {
   rockchip,pins =

    <3 15 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi3: i2s1m1-sdi3 {
   rockchip,pins =

    <3 14 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo0: i2s1m1-sdo0 {
   rockchip,pins =

    <3 13 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo1: i2s1m1-sdo1 {
   rockchip,pins =

    <3 14 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo2: i2s1m1-sdo2 {
   rockchip,pins =

    <3 15 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo3: i2s1m1-sdo3 {
   rockchip,pins =

    <3 16 1 &pcfg_pull_none>;
  };
 };

 i2s2 {
  /omit-if-no-ref/
  i2s2m0_lrck: i2s2m0-lrck {
   rockchip,pins =

    <1 30 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m0_mclk: i2s2m0-mclk {
   rockchip,pins =

    <2 1 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m0_sclk: i2s2m0-sclk {
   rockchip,pins =

    <1 29 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m0_sdi: i2s2m0-sdi {
   rockchip,pins =

    <2 0 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_sdo: i2s2m0-sdo {
   rockchip,pins =

    <1 31 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_lrck: i2s2m1-lrck {
   rockchip,pins =

    <4 1 3 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m1_mclk: i2s2m1-mclk {
   rockchip,pins =

    <3 30 3 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m1_sclk: i2s2m1-sclk {
   rockchip,pins =

    <4 9 4 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2s2m1_sdi: i2s2m1-sdi {
   rockchip,pins =

    <3 28 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_sdo: i2s2m1-sdo {
   rockchip,pins =

    <3 29 4 &pcfg_pull_none>;
  };
 };

 isp {
  /omit-if-no-ref/
  isp_pins: isp-pins {
   rockchip,pins =

    <3 17 2 &pcfg_pull_none>,

    <3 19 2 &pcfg_pull_none>,

    <3 18 2 &pcfg_pull_none>;
  };
 };

 jtag {
  /omit-if-no-ref/
  jtagm0_pins: jtagm0-pins {
   rockchip,pins =

    <0 25 2 &pcfg_pull_none>,

    <0 24 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  jtagm1_pins: jtagm1-pins {
   rockchip,pins =

    <1 13 2 &pcfg_pull_none>,

    <1 14 2 &pcfg_pull_none>;
  };
 };

 npu {
  /omit-if-no-ref/
  npu_pins: npu-pins {
   rockchip,pins =

    <0 17 3 &pcfg_pull_none>;
  };
 };

 pcie20 {
  /omit-if-no-ref/
  pcie20m0_pins: pcie20m0-pins {
   rockchip,pins =

    <0 6 1 &pcfg_pull_none>,

    <0 13 2 &pcfg_pull_none>,

    <0 14 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie20m1_pins: pcie20m1-pins {
   rockchip,pins =

    <3 6 4 &pcfg_pull_none>,

    <3 8 4 &pcfg_pull_none>,

    <3 7 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie20_buttonrstn: pcie20-buttonrstn {
   rockchip,pins =

    <0 8 3 &pcfg_pull_none>;
  };
 };

 pdm {
  /omit-if-no-ref/
  pdmm0_clk0: pdmm0-clk0 {
   rockchip,pins =

    <3 6 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_clk1: pdmm0-clk1 {
   rockchip,pins =

    <3 2 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi0: pdmm0-sdi0 {
   rockchip,pins =

    <3 9 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi1: pdmm0-sdi1 {
   rockchip,pins =

    <3 8 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi2: pdmm0-sdi2 {
   rockchip,pins =

    <3 7 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi3: pdmm0-sdi3 {
   rockchip,pins =

    <3 0 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_clk0: pdmm1-clk0 {
   rockchip,pins =

    <4 15 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_clk1: pdmm1-clk1 {
   rockchip,pins =

    <4 9 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi0: pdmm1-sdi0 {
   rockchip,pins =

    <4 7 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi1: pdmm1-sdi1 {
   rockchip,pins =

    <4 8 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi2: pdmm1-sdi2 {
   rockchip,pins =

    <4 5 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi3: pdmm1-sdi3 {
   rockchip,pins =

    <4 6 4 &pcfg_pull_none>;
  };
 };

 pmic {
  /omit-if-no-ref/
  pmic_int: pmic-int {
   rockchip,pins =
    <0 3 0 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  soc_slppin_gpio: soc-slppin-gpio {
   rockchip,pins =
    <0 2 0 &pcfg_output_low>;
  };

  /omit-if-no-ref/
  soc_slppin_slp: soc-slppin-slp {
   rockchip,pins =
    <0 2 1 &pcfg_pull_none>;
  };
 };

 pmu {
  /omit-if-no-ref/
  pmu_pins: pmu-pins {
   rockchip,pins =

    <0 5 3 &pcfg_pull_none>;
  };
 };

 pwm0 {
  /omit-if-no-ref/
  pwm0m0_pins: pwm0m0-pins {
   rockchip,pins =

    <0 19 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm0m1_pins: pwm0m1-pins {
   rockchip,pins =

    <1 21 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm1 {
  /omit-if-no-ref/
  pwm1m0_pins: pwm1m0-pins {
   rockchip,pins =

    <0 20 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm1m1_pins: pwm1m1-pins {
   rockchip,pins =

    <1 22 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm2 {
  /omit-if-no-ref/
  pwm2m0_pins: pwm2m0-pins {
   rockchip,pins =

    <0 21 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm2m1_pins: pwm2m1-pins {
   rockchip,pins =

    <1 23 3 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm3 {
  /omit-if-no-ref/
  pwm3m0_pins: pwm3m0-pins {
   rockchip,pins =

    <0 7 1 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm3m1_pins: pwm3m1-pins {
   rockchip,pins =

    <1 24 3 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm4 {
  /omit-if-no-ref/
  pwm4m0_pins: pwm4m0-pins {
   rockchip,pins =

    <0 15 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm4m1_pins: pwm4m1-pins {
   rockchip,pins =

    <1 25 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm5 {
  /omit-if-no-ref/
  pwm5m0_pins: pwm5m0-pins {
   rockchip,pins =

    <0 18 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm5m1_pins: pwm5m1-pins {
   rockchip,pins =

    <1 26 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm6 {
  /omit-if-no-ref/
  pwm6m0_pins: pwm6m0-pins {
   rockchip,pins =

    <0 17 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm6m1_pins: pwm6m1-pins {
   rockchip,pins =

    <1 27 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm7 {
  /omit-if-no-ref/
  pwm7m0_pins: pwm7m0-pins {
   rockchip,pins =

    <0 16 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm7m1_pins: pwm7m1-pins {
   rockchip,pins =

    <1 28 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm8 {
  /omit-if-no-ref/
  pwm8m0_pins: pwm8m0-pins {
   rockchip,pins =

    <3 4 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm8m1_pins: pwm8m1-pins {
   rockchip,pins =

    <1 17 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm9 {
  /omit-if-no-ref/
  pwm9m0_pins: pwm9m0-pins {
   rockchip,pins =

    <3 5 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm9m1_pins: pwm9m1-pins {
   rockchip,pins =

    <1 18 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm10 {
  /omit-if-no-ref/
  pwm10m0_pins: pwm10m0-pins {
   rockchip,pins =

    <1 13 5 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm10m1_pins: pwm10m1-pins {
   rockchip,pins =

    <1 19 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm11 {
  /omit-if-no-ref/
  pwm11m0_pins: pwm11m0-pins {
   rockchip,pins =

    <1 14 5 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm11m1_pins: pwm11m1-pins {
   rockchip,pins =

    <1 20 4 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm12 {
  /omit-if-no-ref/
  pwm12m0_pins: pwm12m0-pins {
   rockchip,pins =

    <4 1 4 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm12m1_pins: pwm12m1-pins {
   rockchip,pins =

    <3 12 5 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm13 {
  /omit-if-no-ref/
  pwm13m0_pins: pwm13m0-pins {
   rockchip,pins =

    <4 4 3 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm13m1_pins: pwm13m1-pins {
   rockchip,pins =

    <3 13 5 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm14 {
  /omit-if-no-ref/
  pwm14m0_pins: pwm14m0-pins {
   rockchip,pins =

    <3 21 4 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm14m1_pins: pwm14m1-pins {
   rockchip,pins =

    <1 31 5 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwm15 {
  /omit-if-no-ref/
  pwm15m0_pins: pwm15m0-pins {
   rockchip,pins =

    <3 22 4 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  pwm15m1_pins: pwm15m1-pins {
   rockchip,pins =

    <2 0 5 &pcfg_pull_none_drv_level_1>;
  };
 };

 pwr {
  /omit-if-no-ref/
  pwr_pins: pwr-pins {
   rockchip,pins =

    <0 2 1 &pcfg_pull_none>,

    <0 3 1 &pcfg_pull_none>;
  };
 };

 ref {
  /omit-if-no-ref/
  ref_pins: ref-pins {
   rockchip,pins =

    <0 0 1 &pcfg_pull_none>;
  };
 };

 rgmii {
  /omit-if-no-ref/
  rgmiim0_miim: rgmiim0-miim {
   rockchip,pins =

    <4 10 2 &pcfg_pull_none>,

    <4 11 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_rx_er: rgmiim0-rx_er {
   rockchip,pins =

    <4 8 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_rx_bus2: rgmiim0-rx_bus2 {
   rockchip,pins =

    <4 5 2 &pcfg_pull_none>,

    <4 6 2 &pcfg_pull_none>,

    <4 7 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_tx_bus2: rgmiim0-tx_bus2 {
   rockchip,pins =

    <4 2 2 &pcfg_pull_none>,

    <4 3 2 &pcfg_pull_none>,

    <4 4 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_rgmii_clk: rgmiim0-rgmii_clk {
   rockchip,pins =

    <4 1 2 &pcfg_pull_none>,

    <3 30 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_rgmii_bus: rgmiim0-rgmii_bus {
   rockchip,pins =

    <3 31 2 &pcfg_pull_none>,

    <4 0 2 &pcfg_pull_none>,

    <3 28 2 &pcfg_pull_none>,

    <3 29 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim0_clk: rgmiim0-clk {
   rockchip,pins =

    <4 15 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_miim: rgmiim1-miim {
   rockchip,pins =

    <1 23 2 &pcfg_pull_none>,

    <1 24 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_rx_er: rgmiim1-rx_er {
   rockchip,pins =

    <2 0 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_rx_bus2: rgmiim1-rx_bus2 {
   rockchip,pins =

    <1 28 2 &pcfg_pull_none>,

    <1 31 2 &pcfg_pull_none>,

    <1 30 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_tx_bus2: rgmiim1-tx_bus2 {
   rockchip,pins =

    <1 25 2 &pcfg_pull_none>,

    <1 26 2 &pcfg_pull_none>,

    <1 27 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_rgmii_clk: rgmiim1-rgmii_clk {
   rockchip,pins =

    <1 22 2 &pcfg_pull_none>,

    <1 19 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_rgmii_bus: rgmiim1-rgmii_bus {
   rockchip,pins =

    <1 20 2 &pcfg_pull_none>,

    <1 21 2 &pcfg_pull_none>,

    <1 17 2 &pcfg_pull_none>,

    <1 18 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  rgmiim1_clk: rgmiim1-clk {
   rockchip,pins =

    <1 29 2 &pcfg_pull_none>;
  };
 };

 rmii {
  /omit-if-no-ref/
  rmii_pins: rmii-pins {
   rockchip,pins =

    <1 29 5 &pcfg_pull_none>,

    <1 23 5 &pcfg_pull_none>,

    <1 24 5 &pcfg_pull_none>,

    <1 28 5 &pcfg_pull_none>,

    <1 31 6 &pcfg_pull_none>,

    <1 30 5 &pcfg_pull_none>,

    <2 0 6 &pcfg_pull_none>,

    <1 25 5 &pcfg_pull_none>,

    <1 26 5 &pcfg_pull_none>,

    <1 27 5 &pcfg_pull_none>;
  };
 };

 sdmmc0 {
  /omit-if-no-ref/
  sdmmc0_bus4: sdmmc0-bus4 {
   rockchip,pins =

    <1 11 1 &pcfg_pull_up_drv_level_2>,

    <1 12 1 &pcfg_pull_up_drv_level_2>,

    <1 13 1 &pcfg_pull_up_drv_level_2>,

    <1 14 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_clk: sdmmc0-clk {
   rockchip,pins =

    <1 16 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_cmd: sdmmc0-cmd {
   rockchip,pins =

    <1 15 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_det: sdmmc0-det {
   rockchip,pins =

    <0 4 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc0_pwren: sdmmc0-pwren {
   rockchip,pins =

    <0 5 1 &pcfg_pull_none>;
  };
 };

 sdmmc1 {
  /omit-if-no-ref/
  sdmmc1_bus4: sdmmc1-bus4 {
   rockchip,pins =

    <1 17 1 &pcfg_pull_up_drv_level_2>,

    <1 18 1 &pcfg_pull_up_drv_level_2>,

    <1 19 1 &pcfg_pull_up_drv_level_2>,

    <1 20 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_clk: sdmmc1-clk {
   rockchip,pins =

    <1 22 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_cmd: sdmmc1-cmd {
   rockchip,pins =

    <1 21 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_det: sdmmc1-det {
   rockchip,pins =

    <1 24 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc1_pwren: sdmmc1-pwren {
   rockchip,pins =

    <1 23 1 &pcfg_pull_none>;
  };
 };

 spdif {
  /omit-if-no-ref/
  spdifm0_pins: spdifm0-pins {
   rockchip,pins =

    <3 1 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spdifm1_pins: spdifm1-pins {
   rockchip,pins =

    <0 15 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spdifm2_pins: spdifm2-pins {
   rockchip,pins =

    <1 15 2 &pcfg_pull_none>;
  };
 };

 spi0 {
  /omit-if-no-ref/
  spi0m0_pins: spi0m0-pins {
   rockchip,pins =

    <0 19 3 &pcfg_pull_none_drv_level_3>,

    <0 21 3 &pcfg_pull_none_drv_level_3>,

    <0 20 3 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi0m0_csn0: spi0m0-csn0 {
   rockchip,pins =

    <0 18 3 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi0m0_csn1: spi0m0-csn1 {
   rockchip,pins =

    <0 15 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi0m1_pins: spi0m1-pins {
   rockchip,pins =

    <3 13 4 &pcfg_pull_none_drv_level_3>,

    <3 16 4 &pcfg_pull_none_drv_level_3>,

    <3 12 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi0m1_csn0: spi0m1-csn0 {
   rockchip,pins =

    <3 15 4 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi0m1_csn1: spi0m1-csn1 {
   rockchip,pins =

    <3 14 4 &pcfg_pull_none_drv_level_3>;
  };
 };

 spi1 {
  /omit-if-no-ref/
  spi1m0_pins: spi1m0-pins {
   rockchip,pins =

    <3 30 4 &pcfg_pull_none_drv_level_3>,

    <4 3 4 &pcfg_pull_none_drv_level_3>,

    <4 2 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi1m0_csn0: spi1m0-csn0 {
   rockchip,pins =

    <3 31 4 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi1m0_csn1: spi1m0-csn1 {
   rockchip,pins =

    <4 0 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi1m1_pins: spi1m1-pins {
   rockchip,pins =

    <1 16 4 &pcfg_pull_none_drv_level_3>,

    <1 12 4 &pcfg_pull_none_drv_level_3>,

    <1 11 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi1m1_csn0: spi1m1-csn0 {
   rockchip,pins =

    <1 14 4 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi1m1_csn1: spi1m1-csn1 {
   rockchip,pins =

    <1 13 4 &pcfg_pull_none_drv_level_3>;
  };
 };

 spi2 {
  /omit-if-no-ref/
  spi2m0_pins: spi2m0-pins {
   rockchip,pins =

    <4 14 4 &pcfg_pull_none_drv_level_3>,

    <3 26 4 &pcfg_pull_none_drv_level_3>,

    <3 27 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi2m0_csn0: spi2m0-csn0 {
   rockchip,pins =

    <4 13 4 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi2m0_csn1: spi2m0-csn1 {
   rockchip,pins =

    <4 12 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi2m1_pins: spi2m1-pins {
   rockchip,pins =

    <2 1 4 &pcfg_pull_none_drv_level_3>,

    <2 0 4 &pcfg_pull_none_drv_level_3>,

    <1 31 4 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  spi2m1_csn0: spi2m1-csn0 {
   rockchip,pins =

    <1 30 4 &pcfg_pull_none_drv_level_3>;
  };
  /omit-if-no-ref/
  spi2m1_csn1: spi2m1-csn1 {
   rockchip,pins =

    <1 29 4 &pcfg_pull_none_drv_level_3>;
  };
 };

 tsadc {
  /omit-if-no-ref/
  tsadcm1_pins: tsadcm1-pins {
   rockchip,pins =

    <0 2 2 &pcfg_pull_none>;
  };
 };

 uart0 {
  /omit-if-no-ref/
  uart0m0_xfer: uart0m0-xfer {
   rockchip,pins =

    <0 24 1 &pcfg_pull_up>,

    <0 25 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart0m1_xfer: uart0m1-xfer {
   rockchip,pins =

    <1 11 2 &pcfg_pull_up>,

    <1 12 2 &pcfg_pull_up>;
  };
 };

 uart1 {
  /omit-if-no-ref/
  uart1m0_xfer: uart1m0-xfer {
   rockchip,pins =

    <1 25 1 &pcfg_pull_up>,

    <1 26 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart1m0_ctsn: uart1m0-ctsn {
   rockchip,pins =

    <1 28 1 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart1m0_rtsn: uart1m0-rtsn {
   rockchip,pins =

    <1 27 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart1m1_xfer: uart1m1-xfer {
   rockchip,pins =

    <4 6 3 &pcfg_pull_up>,

    <4 5 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart1m1_ctsn: uart1m1-ctsn {
   rockchip,pins =

    <4 8 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart1m1_rtsn: uart1m1-rtsn {
   rockchip,pins =

    <4 7 3 &pcfg_pull_none>;
  };
 };

 uart2 {
  /omit-if-no-ref/
  uart2m0_xfer: uart2m0-xfer {
   rockchip,pins =

    <0 17 1 &pcfg_pull_up>,

    <0 16 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart2m0_ctsn: uart2m0-ctsn {
   rockchip,pins =

    <0 18 1 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart2m0_rtsn: uart2m0-rtsn {
   rockchip,pins =

    <0 19 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart2m1_xfer: uart2m1-xfer {
   rockchip,pins =

    <3 1 2 &pcfg_pull_up>,

    <3 0 2 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart2m1_ctsn: uart2m1-ctsn {
   rockchip,pins =

    <3 2 2 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart2m1_rtsn: uart2m1-rtsn {
   rockchip,pins =

    <3 3 2 &pcfg_pull_none>;
  };
 };

 uart3 {
  /omit-if-no-ref/
  uart3m0_xfer: uart3m0-xfer {
   rockchip,pins =

    <4 13 6 &pcfg_pull_up>,

    <4 12 6 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart3m0_ctsn: uart3m0-ctsn {
   rockchip,pins =

    <4 14 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart3m0_rtsn: uart3m0-rtsn {
   rockchip,pins =

    <3 25 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart3m1_xfer: uart3m1-xfer {
   rockchip,pins =

    <3 16 3 &pcfg_pull_up>,

    <3 15 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart3m1_ctsn: uart3m1-ctsn {
   rockchip,pins =

    <3 14 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart3m1_rtsn: uart3m1-rtsn {
   rockchip,pins =

    <3 17 3 &pcfg_pull_none>;
  };
 };

 uart4 {
  /omit-if-no-ref/
  uart4m0_xfer: uart4m0-xfer {
   rockchip,pins =

    <3 25 3 &pcfg_pull_up>,

    <3 24 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart4m0_ctsn: uart4m0-ctsn {
   rockchip,pins =

    <3 21 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart4m0_rtsn: uart4m0-rtsn {
   rockchip,pins =

    <3 22 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart4m1_xfer: uart4m1-xfer {
   rockchip,pins =

    <1 29 3 &pcfg_pull_up>,

    <1 30 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart4m1_ctsn: uart4m1-ctsn {
   rockchip,pins =

    <2 0 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart4m1_rtsn: uart4m1-rtsn {
   rockchip,pins =

    <1 31 3 &pcfg_pull_none>;
  };
 };

 uart5 {
  /omit-if-no-ref/
  uart5m0_xfer: uart5m0-xfer {
   rockchip,pins =

    <1 15 3 &pcfg_pull_up>,

    <1 16 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart5m0_ctsn: uart5m0-ctsn {
   rockchip,pins =

    <1 13 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart5m0_rtsn: uart5m0-rtsn {
   rockchip,pins =

    <1 14 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart5m1_xfer: uart5m1-xfer {
   rockchip,pins =

    <3 7 5 &pcfg_pull_up>,

    <3 6 5 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart5m1_ctsn: uart5m1-ctsn {
   rockchip,pins =

    <3 0 5 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart5m1_rtsn: uart5m1-rtsn {
   rockchip,pins =

    <3 1 5 &pcfg_pull_none>;
  };
 };

 uart6 {
  /omit-if-no-ref/
  uart6m0_xfer: uart6m0-xfer {
   rockchip,pins =

    <0 23 1 &pcfg_pull_up>,

    <0 22 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart6m0_ctsn: uart6m0-ctsn {
   rockchip,pins =

    <0 20 1 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart6m0_rtsn: uart6m0-rtsn {
   rockchip,pins =

    <0 21 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart6m1_xfer: uart6m1-xfer {
   rockchip,pins =

    <4 8 5 &pcfg_pull_up>,

    <4 7 5 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart6m1_ctsn: uart6m1-ctsn {
   rockchip,pins =

    <4 2 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart6m1_rtsn: uart6m1-rtsn {
   rockchip,pins =

    <4 3 3 &pcfg_pull_none>;
  };
 };

 uart7 {
  /omit-if-no-ref/
  uart7m0_xfer: uart7m0-xfer {
   rockchip,pins =

    <3 23 3 &pcfg_pull_up>,

    <3 20 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart7m0_ctsn: uart7m0-ctsn {
   rockchip,pins =

    <3 26 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart7m0_rtsn: uart7m0-rtsn {
   rockchip,pins =

    <3 27 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart7m1_xfer: uart7m1-xfer {
   rockchip,pins =

    <1 11 3 &pcfg_pull_up>,

    <1 12 3 &pcfg_pull_up>;
  };
 };

 uart8 {
  /omit-if-no-ref/
  uart8m0_xfer: uart8m0-xfer {
   rockchip,pins =

    <3 11 3 &pcfg_pull_up>,

    <3 10 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart8m0_ctsn: uart8m0-ctsn {
   rockchip,pins =

    <3 12 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart8m0_rtsn: uart8m0-rtsn {
   rockchip,pins =

    <3 13 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart8m1_xfer: uart8m1-xfer {
   rockchip,pins =

    <3 29 3 &pcfg_pull_up>,

    <3 28 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart8m1_ctsn: uart8m1-ctsn {
   rockchip,pins =

    <3 31 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart8m1_rtsn: uart8m1-rtsn {
   rockchip,pins =

    <4 0 3 &pcfg_pull_none>;
  };
 };

 uart9 {
  /omit-if-no-ref/
  uart9m0_xfer: uart9m0-xfer {
   rockchip,pins =

    <4 11 3 &pcfg_pull_up>,

    <4 10 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart9m0_ctsn: uart9m0-ctsn {
   rockchip,pins =

    <4 12 3 &pcfg_pull_none>;
  };
  /omit-if-no-ref/
  uart9m0_rtsn: uart9m0-rtsn {
   rockchip,pins =

    <4 13 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart9m1_xfer: uart9m1-xfer {
   rockchip,pins =

    <3 19 3 &pcfg_pull_up>,

    <3 18 3 &pcfg_pull_up>;
  };
 };

 vo {
  /omit-if-no-ref/
  vo_pins: vo-pins {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <4 4 1 &pcfg_pull_none_drv_level_3>,

    <4 5 1 &pcfg_pull_none_drv_level_3>,

    <4 10 1 &pcfg_pull_none_drv_level_3>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <4 6 1 &pcfg_pull_none_drv_level_3>,

    <4 7 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>,

    <3 28 1 &pcfg_pull_none_drv_level_3>,

    <3 29 1 &pcfg_pull_none_drv_level_3>,

    <3 30 1 &pcfg_pull_none_drv_level_3>,

    <4 8 1 &pcfg_pull_none_drv_level_3>,

    <4 9 1 &pcfg_pull_none_drv_level_3>,

    <4 11 1 &pcfg_pull_none_drv_level_3>,

    <3 31 1 &pcfg_pull_none_drv_level_3>,

    <4 0 1 &pcfg_pull_none_drv_level_3>,

    <4 1 1 &pcfg_pull_none_drv_level_3>,

    <4 2 1 &pcfg_pull_none_drv_level_3>,

    <4 3 1 &pcfg_pull_none_drv_level_3>,

    <4 14 1 &pcfg_pull_none_drv_level_3>,

    <4 12 1 &pcfg_pull_none_drv_level_3>,

    <4 13 1 &pcfg_pull_none_drv_level_3>;
  };
 };
};




&pinctrl {
 vo {
  /omit-if-no-ref/
  bt1120_pins: bt1120-pins {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>,

    <3 28 1 &pcfg_pull_none_drv_level_3>,

    <3 29 1 &pcfg_pull_none_drv_level_3>,

    <3 30 1 &pcfg_pull_none_drv_level_3>,

    <3 31 1 &pcfg_pull_none_drv_level_3>,

    <4 0 1 &pcfg_pull_none_drv_level_3>,

    <4 1 1 &pcfg_pull_none_drv_level_3>,

    <4 2 1 &pcfg_pull_none_drv_level_3>,

    <4 3 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  bt656_pins: bt656-pins {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  rgb3x8_pins_m0: rgb3x8-pins-m0 {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>,

    <4 14 1 &pcfg_pull_none_drv_level_3>,

    <4 12 1 &pcfg_pull_none_drv_level_3>,

    <4 13 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  rgb3x8_pins_m1: rgb3x8-pins-m1 {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <3 28 1 &pcfg_pull_none_drv_level_3>,

    <3 29 1 &pcfg_pull_none_drv_level_3>,

    <3 30 1 &pcfg_pull_none_drv_level_3>,

    <3 31 1 &pcfg_pull_none_drv_level_3>,

    <4 0 1 &pcfg_pull_none_drv_level_3>,

    <4 1 1 &pcfg_pull_none_drv_level_3>,

    <4 2 1 &pcfg_pull_none_drv_level_3>,

    <4 3 1 &pcfg_pull_none_drv_level_3>,

    <4 14 1 &pcfg_pull_none_drv_level_3>,

    <4 12 1 &pcfg_pull_none_drv_level_3>,

    <4 13 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  rgb565_pins: rgb565-pins {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>,

    <3 28 1 &pcfg_pull_none_drv_level_3>,

    <3 29 1 &pcfg_pull_none_drv_level_3>,

    <3 30 1 &pcfg_pull_none_drv_level_3>,

    <3 31 1 &pcfg_pull_none_drv_level_3>,

    <4 0 1 &pcfg_pull_none_drv_level_3>,

    <4 1 1 &pcfg_pull_none_drv_level_3>,

    <4 2 1 &pcfg_pull_none_drv_level_3>,

    <4 3 1 &pcfg_pull_none_drv_level_3>,

    <4 14 1 &pcfg_pull_none_drv_level_3>,

    <4 12 1 &pcfg_pull_none_drv_level_3>,

    <4 13 1 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  rgb666_pins: rgb666-pins {
   rockchip,pins =

    <4 15 1 &pcfg_pull_none_drv_level_4>,

    <4 10 1 &pcfg_pull_none_drv_level_3>,

    <3 20 1 &pcfg_pull_none_drv_level_3>,

    <3 21 1 &pcfg_pull_none_drv_level_3>,

    <3 22 1 &pcfg_pull_none_drv_level_3>,

    <3 23 1 &pcfg_pull_none_drv_level_3>,

    <3 24 1 &pcfg_pull_none_drv_level_3>,

    <3 25 1 &pcfg_pull_none_drv_level_3>,

    <3 26 1 &pcfg_pull_none_drv_level_3>,

    <3 27 1 &pcfg_pull_none_drv_level_3>,

    <3 28 1 &pcfg_pull_none_drv_level_3>,

    <3 29 1 &pcfg_pull_none_drv_level_3>,

    <3 30 1 &pcfg_pull_none_drv_level_3>,

    <4 11 1 &pcfg_pull_none_drv_level_3>,

    <3 31 1 &pcfg_pull_none_drv_level_3>,

    <4 0 1 &pcfg_pull_none_drv_level_3>,

    <4 1 1 &pcfg_pull_none_drv_level_3>,

    <4 2 1 &pcfg_pull_none_drv_level_3>,

    <4 3 1 &pcfg_pull_none_drv_level_3>,

    <4 14 1 &pcfg_pull_none_drv_level_3>,

    <4 12 1 &pcfg_pull_none_drv_level_3>,

    <4 13 1 &pcfg_pull_none_drv_level_3>;
  };
 };
};
# 2930 "arch/arm64/boot/dts/rockchip/rk3562.dtsi" 2
# 9 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi" 2

/ {
  model = "GZPEITE RK3562 P01 Board";
  compatible = "rockchip,rk3562";

  aliases {
    mmc0 = &sdmmc0;
    mmc1 = &sdmmc1;
    mmc2 = &sdhci;

  };

  chosen: chosen {
    bootargs = "earlycon=uart8250,mmio32,0xff210000 console=ttyFIQ0 loglevel=6";
  };

  fiq-debugger {
    status = "okay";
    compatible = "rockchip,fiq-debugger";
    rockchip,serial-id = <0>;
    rockchip,wake-irq = <0>;

    rockchip,irq-mode-enable = <1>;
    rockchip,baudrate = <115200>;
    interrupts = <0 242 4>;
    pinctrl-names = "default";
    pinctrl-0 = <&uart0m0_xfer>;
  };

  dc_12v: dc-12v {
    compatible = "regulator-fixed";
    regulator-name = "dc_12v";
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <12000000>;
    regulator-max-microvolt = <12000000>;
  };

  vcc5v0_sys: vcc5v0-sys {
    compatible = "regulator-fixed";
    regulator-name = "vcc5v0_sys";
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5000000>;
    vin-supply = <&dc_12v>;
  };

  vcc3v3_sys: vcc-sys {
    compatible = "regulator-fixed";
    regulator-name = "vcc3v3_sys";
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    vin-supply = <&dc_12v>;
  };

  vdd_npu: vdd-npu {
    status = "okay";
    compatible = "pwm-regulator";
    pwms = <&pwm6 0 5000 1>;
    regulator-name = "vdd_npu";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1100000>;
    regulator-init-microvolt = <900000>;
    regulator-always-on;
    regulator-boot-on;
    regulator-settling-time-up-us = <250>;
    pwm-supply = <&vcc5v0_sys>;
  };

  vcc3v3_lcd_n: vcc3v3-lcd0-n {
    status = "okay";
    compatible = "regulator-fixed";
    regulator-name = "vcc3v3_lcd_n";
    regulator-boot-on;
    gpio = <&gpio2 1 0>;
    enable-active-high;
    regulator-state-mem {
      regulator-off-in-suspend;
    };
  };

  sdio_pwrseq: sdio-pwrseq {
    compatible = "mmc-pwrseq-simple";
    clocks = <&rk809 1>, <&hym8563>;
    clock-names = "ext_clock", "rtc_clock";
    pinctrl-names = "default";
    pinctrl-0 = <&wifi_enable_h>;

    post-power-on-delay-ms = <200>;
    reset-gpios = <&gpio0 11 1>;
  };

  wireless-wlan {
    status = "okay";
    compatible = "wlan-platdata";
    rockchip,grf = <&sys_grf>;
    wifi_chip_type = "";
  };

  wireless-bluetooth {
    status = "okay";
    compatible = "bluetooth-platdata";
    clocks = <&rk809 1>, <&hym8563>;
    clock-names = "ext_clock", "rtc_clock";

    uart_rts_gpios = <&gpio1 27 1>;
    pinctrl-names = "default", "rts_gpio";
    pinctrl-0 = <&uart1m0_rtsn>, <&bt_reset_gpio>, <&bt_wake_gpio>;
    pinctrl-1 = <&uart1_gpios>;
    BT,reset_gpio = <&gpio1 24 0>;
    BT,wake_gpio = <&gpio4 14 0>;
  };

  adc_keys: adc-keys {
    status = "okay";
    compatible = "adc-keys";
    io-channels = <&saradc0 1>;
    io-channel-names = "buttons";
    keyup-threshold-microvolt = <1800000>;
    poll-interval = <100>;

    vol-up-key {
      linux,code = <115>;
      label = "volume up";
      press-threshold-microvolt = <17000>;
    };

    vol-down-key {
      linux,code = <114>;
      label = "volume down";
      press-threshold-microvolt = <414000>;
    };

    menu-key {
      linux,code = <139>;
      label = "menu";
      press-threshold-microvolt = <800000>;
    };

    back-key {
      linux,code = <158>;
      label = "back";
      press-threshold-microvolt = <1200000>;
    };
  };

  backlight: backlight {
    status = "okay";
    compatible = "pwm-backlight";
    brightness-levels = <
        0 1 2 3 4 5 6 7
        8 9 10 11 12 13 14 15
       16 17 18 19 20 21 22 23
       24 25 26 27 28 29 30 31
       32 33 34 35 36 37 38 39
       40 41 42 43 44 45 46 47
       48 49 50 51 52 53 54 55
       56 57 58 59 60 61 62 63
       64 65 66 67 68 69 70 71
       72 73 74 75 76 77 78 79
       80 81 82 83 84 85 86 87
       88 89 90 91 92 93 94 95
       96 97 98 99 100 101 102 103
      104 105 106 107 108 109 110 111
      112 113 114 115 116 117 118 119
      120 121 122 123 124 125 126 127
      128 129 130 131 132 133 134 135
      136 137 138 139 140 141 142 143
      144 145 146 147 148 149 150 151
      152 153 154 155 156 157 158 159
      160 161 162 163 164 165 166 167
      168 169 170 171 172 173 174 175
      176 177 178 179 180 181 182 183
      184 185 186 187 188 189 190 191
      192 193 194 195 196 197 198 199
      200 201 202 203 204 205 206 207
      208 209 210 211 212 213 214 215
      216 217 218 219 220 221 222 223
      224 225 226 227 228 229 230 231
      232 233 234 235 236 237 238 239
      240 241 242 243 244 245 246 247
      248 249 250 251 252 253 254 255
    >;
    default-brightness-level = <20>;
    pwm_min_limit = <30>;
    pwm_max_limit = <135>;
    enable-gpios = <&gpio0 8 0>;

    pwms = <&pwm4 0 25000 1>;
  };

  rk809_sound: rk809-sound {
    status = "okay";
    compatible = "rockchip,multicodecs-card";
    rockchip,card-name = "rockchip-rk809";
    hp-det-gpio = <&gpio3 24 0>;
    rockchip,format = "i2s";
    rockchip,mclk-fs = <256>;
    rockchip,cpu = <&sai0>;
    rockchip,codec = <&rk809_codec>;
    pinctrl-names = "default";
    pinctrl-0 = <&hp_det>;
  };





  hdmi_osc: hdmi-osc {
    compatible = "fixed-clock";
    clock-output-names = "hdmi-osc";
    clock-frequency = <27000000>;
    #clock-cells = <0>;
  };

  gpio_uboot: gpio-uboot {
    status = "okay";
    compatible = "gpio_uboot";

    pinctrl-names = "default";
    pinctrl-0 = <&uboot_gpio>;
  };

  gpio_gzpeite: gpio-gzpeite {
    status = "okay";
    compatible = "gpio_gzpeite";

    gpio0-name = "GPIO_DEBUG_LED";
    gpio0 = <&gpio3 8 1>;

    gpio1-name = "GPIO_4G_RESET";
    gpio1 = <&gpio1 31 1>;

    gpio2-name = "GPIO_USER_05";
    gpio2 = <&gpio0 20 0>;

    gpio3-name = "GPIO_USER_07";
    gpio3 = <&gpio0 18 0>;

    gpio4-name = "GPIO_USER_09";
    gpio4 = <&gpio1 23 0>;

    gpio5-name = "GPIO_USER_10";
    gpio5 = <&gpio4 8 0>;

    gpio6-name = "GPIO_USER_11";
    gpio6 = <&gpio0 19 0>;

    gpio7-name = "GPIO_USER_13";
    gpio7 = <&gpio0 21 0>;
# 286 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi"
    pinctrl-names = "default";
    pinctrl-0 = <&bootinit_gpio>;
  };

  panel_lvds: panel-lvds {
    status = "disabled";
    compatible = "simple-panel";
    backlight = <&backlight>;
    power-supply = <&vcc3v3_lcd_n>;
    reset-delay-ms = <20>;
    enable-delay-ms = <100>;
    prepare-delay-ms = <20>;
    unprepare-delay-ms = <20>;
    disable-delay-ms = <20>;

    reset-gpios = <&gpio0 7 1>;
    pinctrl-names = "default";
    pinctrl-0 = <&lcd_rst_gpio>;





    bus-format = <0x1011>;

    display-timings {
      native-mode = <&timing0>;


      timing0: timing0 {
        clock-frequency = <55000000>;
        hactive = <1024>;
        vactive = <600>;
        hback-porch = <190>;
        hfront-porch = <130>;
        hsync-len = <100>;
        vback-porch = <23>;
        vfront-porch = <12>;
        vsync-len = <1>;
        pixelclk-active = <0>;
        hsync-active = <0>;
        vsync-active = <0>;
        de-active = <0>;
      };
    };

    ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
        reg = <0>;
        panel_in_lvds: endpoint {
          remote-endpoint = <&lvds_out_panel>;
        };
      };
    };
  };

};

&can0 {
  status = "okay";
  assigned-clocks = <&cru 221>;
  assigned-clock-rates = <200000000>;
  pinctrl-names = "default";
  pinctrl-0 = <&can0m2_pins>;
};

&pwm4 {
  status = "okay";
  pinctrl-0 = <&pwm4m0_pins>;
};

&pwm6 {
  status = "okay";
  pinctrl-0 = <&pwm6m0_pins>;
};

&pwm7 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&pwm7m0_pins>;
  remote_pwm_id = <7>;

  compatible = "rockchip,remotectl-pwm";
  assigned-clocks = <&cru 304>;
  assigned-clock-rates = <24000000>;
  handle_cpu_id = <1>;
  remote_support_psci = <1>;

  ir_key1 {
    rockchip,usercode = <0x4040>;
    rockchip,key_table =
      <0xf2 232>,
      <0xba 158>,
      <0xf4 103>,
      <0xf1 108>,
      <0xef 105>,
      <0xee 106>,
      <0xbd 102>,
      <0xea 115>,
      <0xe3 114>,
      <0xe2 217>,
      <0xb2 116>,
      <0xbc 113>,
      <0xec 139>,
      <0xbf 0x190>,
      <0xe0 0x191>,
      <0xe1 0x192>,
      <0xe9 183>,
      <0xe6 248>,
      <0xe8 185>,
      <0xe7 186>,
      <0xf0 388>,
      <0xbe 0x175>;
  };

  ir_key2 {
    rockchip,usercode = <0xff00>;
    rockchip,key_table =
      <0xf9 102>,
      <0xbf 158>,
      <0xfb 139>,
      <0xaa 232>,
      <0xb9 103>,
      <0xe9 108>,
      <0xb8 105>,
      <0xea 106>,
      <0xeb 114>,
      <0xef 115>,
      <0xf7 113>,
      <0xe7 116>,
      <0xfc 116>,
      <0xa9 114>,
      <0xa8 114>,
      <0xe0 114>,
      <0xa5 114>,
      <0xab 183>,
      <0xb7 388>,
      <0xe8 388>,
      <0xf8 184>,
      <0xaf 185>,
      <0xed 114>,
      <0xee 186>,
      <0xb3 114>,
      <0xf1 114>,
      <0xf2 114>,
      <0xf3 217>,
      <0xb4 114>,
      <0xbe 217>;
  };

  ir_key3 {
    rockchip,usercode = <0x1dcc>;
    rockchip,key_table =
      <0xee 232>,
      <0xf0 158>,
      <0xf8 103>,
      <0xbb 108>,
      <0xef 105>,
      <0xed 106>,
      <0xfc 102>,
      <0xf1 115>,
      <0xfd 114>,
      <0xb7 217>,
      <0xff 116>,
      <0xf3 113>,
      <0xbf 139>,
      <0xf9 0x191>,
      <0xf5 0x192>,
      <0xb3 388>,
      <0xbe 2>,
      <0xba 3>,
      <0xb2 4>,
      <0xbd 5>,
      <0xf9 6>,
      <0xb1 7>,
      <0xfc 8>,
      <0xf8 9>,
      <0xb0 10>,
      <0xb6 11>,
      <0xb5 14>;
  };
};

&rknpu {
  status = "okay";
  rknpu-supply = <&vdd_npu>;
};

&rknpu_mmu {
  status = "okay";
};

&rkvdec {
  status = "okay";
};

&rkvdec_mmu {
  status = "okay";
};

&rkvenc {
  status = "okay";
  venc-supply = <&vdd_logic>;
};

&rkvenc_mmu {
  status = "okay";
};

&jpegd {
  status = "okay";
};

&jpegd_mmu {
  status = "okay";
};

&mpp_srv {
  status = "okay";
};

&rga2 {
  status = "okay";
};

&rga2_mmu {
  status = "okay";
};

&cpu0 {
  cpu-supply = <&vdd_cpu>;
};

&dfi {
  status = "okay";
};

&dmc {
  status = "okay";
  center-supply = <&vdd_logic>;
};

&display_subsystem {
  status = "okay";
};

&dsi {
  status = "okay";


  dsi_panel: panel@0 {
    status = "okay";
    compatible = "simple-panel-dsi";
    reg = <0>;
    power-supply = <&vcc3v3_lcd_n>;
    backlight = <&backlight>;
    reset-gpios = <&gpio2 0 1>;
    pinctrl-names = "default";
    pinctrl-0 = <&lcd_rst_gpio>;
    reset-delay-ms = <60>;
    init-delay-ms = <200>;
    dsi,flags = <((1 << 0) | (1 << 1) | (1 << 11) | (1 << 9))>;
    dsi,format = <0>;
    dsi,lanes = <4>;

    panel-init-sequence = [

      15 00 02 E0 00
      15 00 02 E1 93
      15 00 02 E2 65
      15 00 02 E3 F8
      15 00 02 80 03
      15 00 02 E0 01
      15 00 02 00 00
      15 00 02 01 38
      15 00 02 03 10
      15 00 02 04 38
      15 00 02 0C 74
      15 00 02 17 00
      15 00 02 18 AF
      15 00 02 19 00
      15 00 02 1A 00
      15 00 02 1B AF
      15 00 02 1C 00
      15 00 02 35 26
      15 00 02 37 09
      15 00 02 38 04
      15 00 02 39 00
      15 00 02 3A 01
      15 00 02 3C 78
      15 00 02 3D FF
      15 00 02 3E FF
      15 00 02 3F 7F
      15 00 02 40 06
      15 00 02 41 A0
      15 00 02 42 81
      15 00 02 43 1E
      15 00 02 44 0D
      15 00 02 45 28
      15 00 02 55 02
      15 00 02 57 69
      15 00 02 59 0A
      15 00 02 5A 2A
      15 00 02 5B 17
      15 00 02 5D 7F
      15 00 02 5E 6A
      15 00 02 5F 5B
      15 00 02 60 4F
      15 00 02 61 4A
      15 00 02 62 3D
      15 00 02 63 41
      15 00 02 64 2A
      15 00 02 65 44
      15 00 02 66 43
      15 00 02 67 44
      15 00 02 68 62
      15 00 02 69 52
      15 00 02 6A 59
      15 00 02 6B 4C
      15 00 02 6C 48
      15 00 02 6D 3A
      15 00 02 6E 26
      15 00 02 6F 00
      15 00 02 70 7F
      15 00 02 71 6A
      15 00 02 72 5B
      15 00 02 73 4F
      15 00 02 74 4A
      15 00 02 75 3D
      15 00 02 76 41
      15 00 02 77 2A
      15 00 02 78 44
      15 00 02 79 43
      15 00 02 7A 44
      15 00 02 7B 62
      15 00 02 7C 52
      15 00 02 7D 59
      15 00 02 7E 4C
      15 00 02 7F 48
      15 00 02 80 3A
      15 00 02 81 26
      15 00 02 82 00
      15 00 02 E0 02
      15 00 02 00 42
      15 00 02 01 42
      15 00 02 02 40
      15 00 02 03 40
      15 00 02 04 5E
      15 00 02 05 5E
      15 00 02 06 5F
      15 00 02 07 5F
      15 00 02 08 5F
      15 00 02 09 57
      15 00 02 0A 57
      15 00 02 0B 77
      15 00 02 0C 77
      15 00 02 0D 47
      15 00 02 0E 47
      15 00 02 0F 45
      15 00 02 10 45
      15 00 02 11 4B
      15 00 02 12 4B
      15 00 02 13 49
      15 00 02 14 49
      15 00 02 15 5F
      15 00 02 16 41
      15 00 02 17 41
      15 00 02 18 40
      15 00 02 19 40
      15 00 02 1A 5E
      15 00 02 1B 5E
      15 00 02 1C 5F
      15 00 02 1D 5F
      15 00 02 1E 5F
      15 00 02 1F 57
      15 00 02 20 57
      15 00 02 21 77
      15 00 02 22 77
      15 00 02 23 46
      15 00 02 24 46
      15 00 02 25 44
      15 00 02 26 44
      15 00 02 27 4A
      15 00 02 28 4A
      15 00 02 29 48
      15 00 02 2A 48
      15 00 02 2B 5F
      15 00 02 2C 01
      15 00 02 2D 01
      15 00 02 2E 00
      15 00 02 2F 00
      15 00 02 30 1F
      15 00 02 31 1F
      15 00 02 32 1E
      15 00 02 33 1E
      15 00 02 34 1F
      15 00 02 35 17
      15 00 02 36 17
      15 00 02 37 37
      15 00 02 38 37
      15 00 02 39 08
      15 00 02 3A 08
      15 00 02 3B 0A
      15 00 02 3C 0A
      15 00 02 3D 04
      15 00 02 3E 04
      15 00 02 3F 06
      15 00 02 40 06
      15 00 02 41 1F
      15 00 02 42 02
      15 00 02 43 02
      15 00 02 44 00
      15 00 02 45 00
      15 00 02 46 1F
      15 00 02 47 1F
      15 00 02 48 1E
      15 00 02 49 1E
      15 00 02 4A 1F
      15 00 02 4B 17
      15 00 02 4C 17
      15 00 02 4D 37
      15 00 02 4E 37
      15 00 02 4F 09
      15 00 02 50 09
      15 00 02 51 0B
      15 00 02 52 0B
      15 00 02 53 05
      15 00 02 54 05
      15 00 02 55 07
      15 00 02 56 07
      15 00 02 57 1F
      15 00 02 58 40
      15 00 02 5B 30
      15 00 02 5C 00
      15 00 02 5D 34
      15 00 02 5E 05
      15 00 02 5F 02
      15 00 02 63 00
      15 00 02 64 6A
      15 00 02 67 73
      15 00 02 68 07
      15 00 02 69 08
      15 00 02 6A 6A
      15 00 02 6B 08
      15 00 02 6C 00
      15 00 02 6D 00
      15 00 02 6E 00
      15 00 02 6F 88
      15 00 02 75 FF
      15 00 02 77 DD
      15 00 02 78 2C
      15 00 02 79 15
      15 00 02 7A 17
      15 00 02 7D 14
      15 00 02 7E 82
      15 00 02 E0 04
      15 00 02 00 0E
      15 00 02 02 B3
      15 00 02 09 61
      15 00 02 0E 48
      15 00 02 37 58
      15 00 02 E0 00
      15 00 02 E6 02
      15 00 02 E7 0C
      05 C8 01 11
      15 00 02 E0 00
      05 14 01 29
# 902 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi"
    ];

    panel-exit-sequence = [
      05 00 01 28
      05 00 01 10
    ];

    disp_timings0: display-timings {
      native-mode = <&dsi_timing0>;

      dsi_timing0: timing0 {


        clock-frequency = <90000000>;
        hactive = <800>;
        vactive = <1280>;
        hback-porch = <60>;
        hfront-porch = <20>;
        hsync-len = <40>;
        vback-porch = <20>;
        vfront-porch = <30>;
        vsync-len = <4>;
        hsync-active = <0>;
        vsync-active = <0>;
        de-active = <0>;
        pixelclk-active = <0>;
# 958 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dtsi"
      };
    };

    ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
        reg = <0>;
        panel_in_dsi: endpoint {
          remote-endpoint = <&dsi_out_panel>;
        };
      };
    };
  };

  ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
      reg = <1>;
      dsi_out_panel: endpoint {
        remote-endpoint = <&panel_in_dsi>;
      };
    };
  };

};

&gpu {
  status = "okay";
  mali-supply = <&vdd_gpu>;
};

&video_phy {
  status = "okay";
};

&dsi_in_vp0 {
  status = "okay";
};

&lvds_in_vp0 {
  status = "disabled";
};

&route_dsi {
  status = "okay";
};

&route_lvds {
  status = "disabled";
};

&lvds {
  status = "disabled";

  ports {
    port@1 {
      reg = <1>;

      lvds_out_panel: endpoint {
        remote-endpoint = <&panel_in_lvds>;
      };
    };
  };
};

&i2c0 {
  status = "okay";

  rk809: pmic@20 {
    status = "okay";
    compatible = "rockchip,rk809";
    reg = <0x20>;
    interrupt-parent = <&gpio0>;
    interrupts = <3 8>;

    pinctrl-names = "default", "pmic-sleep",
      "pmic-power-off", "pmic-reset";
    pinctrl-0 = <&pmic_int>;
    pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
    pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
    pinctrl-3 = <&soc_slppin_gpio>, <&rk817_slppin_rst>;
    rockchip,system-power-controller;
    wakeup-source;
    #clock-cells = <1>;
    clock-output-names = "rk808-clkout1", "rk808-clkout2";

    pmic-reset-func = <0>;

    not-save-power-en = <1>;

    vcc1-supply = <&vcc3v3_sys>;
    vcc2-supply = <&vcc3v3_sys>;
    vcc3-supply = <&vcc3v3_sys>;
    vcc4-supply = <&vcc3v3_sys>;
    vcc5-supply = <&vcc3v3_sys>;
    vcc6-supply = <&vcc3v3_sys>;
    vcc7-supply = <&vcc3v3_sys>;
    vcc8-supply = <&vcc3v3_sys>;
    vcc9-supply = <&vcc3v3_sys>;

    pwrkey {
      status = "okay";
    };

    pinctrl_rk8xx: pinctrl_rk8xx {
      gpio-controller;
      #gpio-cells = <2>;

      rk817_slppin_null: rk817_slppin_null {
        pins = "gpio_slp";
        function = "pin_fun0";
      };

      rk817_slppin_slp: rk817_slppin_slp {
        pins = "gpio_slp";
        function = "pin_fun1";
      };

      rk817_slppin_pwrdn: rk817_slppin_pwrdn {
        pins = "gpio_slp";
        function = "pin_fun2";
      };

      rk817_slppin_rst: rk817_slppin_rst {
        pins = "gpio_slp";
        function = "pin_fun3";
      };
    };

    regulators {
      vdd_logic: DCDC_REG1 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <500000>;
        regulator-max-microvolt = <1350000>;
        regulator-init-microvolt = <950000>;
        regulator-ramp-delay = <6001>;
        regulator-initial-mode = <0x2>;
        regulator-name = "vdd_logic";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vdd_cpu: DCDC_REG2 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <500000>;
        regulator-max-microvolt = <1350000>;
        regulator-init-microvolt = <1050000>;
        regulator-ramp-delay = <6001>;
        regulator-initial-mode = <0x2>;
        regulator-name = "vdd_cpu";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc_ddr: DCDC_REG3 {
        regulator-always-on;
        regulator-boot-on;
        regulator-initial-mode = <0x2>;
        regulator-name = "vcc_ddr";
        regulator-state-mem {
          regulator-on-in-suspend;
        };
      };

      vdd_gpu: DCDC_REG4 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <500000>;
        regulator-max-microvolt = <1350000>;
        regulator-init-microvolt = <900000>;
        regulator-ramp-delay = <6001>;
        regulator-initial-mode = <0x2>;
        regulator-name = "vdd_gpu";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc2v8_dvp: LDO_REG1 {
        regulator-min-microvolt = <2800000>;
        regulator-max-microvolt = <2800000>;
        regulator-name = "vcc2v8_dvp";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vdda_0v9: LDO_REG2 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <900000>;
        regulator-max-microvolt = <900000>;
        regulator-name = "vdda_0v9";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vdda0v9_pmu: LDO_REG3 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <900000>;
        regulator-max-microvolt = <900000>;
        regulator-name = "vdda0v9_pmu";
        regulator-state-mem {
        regulator-on-in-suspend;
          regulator-suspend-microvolt = <900000>;
        };
      };

      vccio_acodec: LDO_REG4 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <3000000>;
        regulator-max-microvolt = <3000000>;
        regulator-name = "vccio_acodec";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vccio_sd: LDO_REG5 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <3300000>;
        regulator-name = "vccio_sd";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc3v3_pmu: LDO_REG6 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <3300000>;
        regulator-max-microvolt = <3300000>;
        regulator-name = "vcc3v3_pmu";
        regulator-state-mem {
          regulator-on-in-suspend;
          regulator-suspend-microvolt = <3300000>;
        };
      };

      vcca_1v8: LDO_REG7 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        regulator-name = "vcca_1v8";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcca1v8_pmu: LDO_REG8 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        regulator-name = "vcca1v8_pmu";
        regulator-state-mem {
        regulator-on-in-suspend;
          regulator-suspend-microvolt = <1800000>;
        };
      };

      vcc1v8_dvp: LDO_REG9 {
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        regulator-name = "vcc1v8_dvp";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc_1v8: DCDC_REG5 {
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <1800000>;
        regulator-max-microvolt = <1800000>;
        regulator-name = "vcc_1v8";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc_3v3: SWITCH_REG1 {
        regulator-always-on;
        regulator-boot-on;
        regulator-name = "vcc_3v3";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };

      vcc3v3_sd: SWITCH_REG2 {
        regulator-always-on;
        regulator-boot-on;
        regulator-name = "vcc3v3_sd";
        regulator-state-mem {
          regulator-off-in-suspend;
        };
      };
    };

    rk809_codec: codec {
      status = "okay";
      #sound-dai-cells = <1>;
      compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
      clocks = <&mclkout_sai0>;
      clock-names = "mclk";
      assigned-clocks = <&mclkout_sai0>;
      assigned-clock-rates = <12288000>;
      pinctrl-names = "default";
      pinctrl-0 = <&i2s0m0_mclk>;
      hp-volume = <3>;
      spk-volume = <3>;
      spk-ctl-gpio = <&gpio3 25 1>;
      use-ext-amplifier;

      double_single_mic = <0>;
    };
  };

  hym8563: hym8563@51 {
    status = "okay";
    compatible = "haoyu,hym8563";
    reg = <0x51>;
    #clock-cells = <0>;
    clock-frequency = <32768>;
    clock-output-names = "hym8563";





  };
};

&i2c2 {
  status = "okay";

  gt9xx: gt9xx@14 {
    status = "disabled";
    compatible = "goodix,gt9xx";
    reg = <0x14>;
    reset-gpios = <&gpio0 6 1>;
    irq-gpios = <&gpio0 0 8>;
    goodix,type-a-report = <0>;
    goodix,int-sync = <1>;
    goodix,pen-suppress-finger = <0>;
    goodix,esd-protect = <0>;
    goodix,auto-update-cfg = <0>;
    goodix,resume-in-workqueue = <0>;
    goodix,power-off-sleep = <0>;
    goodix,double-wakeup = <1>;
    goodix,swap-x2y = <0>;
    goodix,revert-x = <1>;
    goodix,revert-y = <1>;
    goodix,driver-send-cfg = <0>;
    goodix,cfg-group0 = [
      82 00 04 58 02 05 3D 20 22 08 28 08 5F 41 03 05
      00 00 00 00 00 00 00 17 1A 1E 14 8C 2E 0E 99 9B
      B2 04 00 00 00 22 01 1D 00 01 00 00 00 00 00 00
      00 00 00 82 B4 9E D5 F4 07 00 00 04 89 86 00 84
      8F 00 7F 99 00 7B A3 00 77 AE 00 77 00 00 00 00
      00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
      02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 00 00
      00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02
      04 06 08 0A 0C 0F 10 12 13 14 16 18 1C 1D 1E 1F
      20 21 22 24 26 28 29 2A 00 00 00 00 00 00 00 00
      00 00 00 00 00 00 00 00 AA 01
    ];
  };

  ilitek: ilitek@41 {
    status = "disabled";
    compatible = "tchip,ilitek";
    reg = <0x41>;
    ilitek,irq-gpio = <&gpio0 0 8>;
    ilitek,reset-gpio = <&gpio0 6 1>;
    ilitek,name = "ilitek_i2c";
    ilitek,double-wakeup = <1>;
    ilitek,swap-x2y = <0>;
    ilitek,revert-x = <0>;
    ilitek,revert-y = <0>;
  };

  lt9211: lt9211@2d {
    status = "disabled";
    compatible = "lontium,lt9211c";
    reg = <0x2d>;
    reset-gpios = <&gpio0 7 0>;

  };

  atmel: atmel@4a {
    status = "disabled";
  compatible = "atmel,atmel_mxt_ts";
  reg = <0x4a>;
  interrupt-parent = <&gpio0>;
  interrupts = <0 2>;
    pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_mxt_irq>;
    reset-gpios = <&gpio0 6 1>;
 };

};

&i2c5 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5m0_xfer>;

  nxpnfc: nxpnfc@28 {
    status = "disabled";
    compatible = "nxp,nxpnfc";
    reg = <0x28>;
    nxp,nxpnfc-irq = <&gpio2 0 1>;
    nxp,nxpnfc-ven = <&gpio3 26 0>;
    nxp,nxpnfc-fw-dwnld = <&gpio3 27 0>;
  };
};

&saradc0 {
  status = "okay";
  vref-supply = <&vcc_1v8>;
};

&saradc1 {
  status = "okay";
  vref-supply = <&vcc_1v8>;
};

&tsadc {
  status = "okay";
};


&sdhci {
  status = "okay";
  bus-width = <8>;
  no-sdio;
  no-sd;
  non-removable;
  max-frequency = <200000000>;
  mmc-hs400-1_8v;
  mmc-hs400-enhanced-strobe;
  full-pwr-cycle-in-suspend;
};


&sdmmc0 {
  status = "okay";
  no-sdio;
  no-mmc;
  bus-width = <4>;
  cap-mmc-highspeed;
  cap-sd-highspeed;
  disable-wp;
  sd-uhs-sdr104;
  vmmc-supply = <&vcc3v3_sd>;
  vqmmc-supply = <&vccio_sd>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
};


&sdmmc1 {
  status = "okay";
  max-frequency = <150000000>;
  no-sd;
  no-mmc;
  bus-width = <4>;
  disable-wp;
  cap-sd-highspeed;
  cap-sdio-irq;
  keep-power-in-suspend;
  mmc-pwrseq = <&sdio_pwrseq>;
  non-removable;
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
  sd-uhs-sdr104;
};

&mdio0 {
  status = "okay";
  rgmii_phy: phy@1 {
    compatible = "ethernet-phy-ieee802.3-c22";
    reg = <0x1>;
    clocks = <&cru 74>;
    assigned-clocks = <&cru 74>;
    assigned-clock-rates = <25000000>;
  };
};

&gmac0 {
  status = "okay";

  phy-mode = "rgmii-rxid";
  clock_in_out = "output";

  snps,reset-gpio = <&gpio0 12 1>;
  snps,reset-active-low;

  snps,reset-delays-us = <0 20000 100000>;

  tx_delay = <0x44>;

  pinctrl-names = "default";
  pinctrl-0 = <&rgmiim0_miim &rgmiim0_tx_bus2 &rgmiim0_rx_bus2 &rgmiim0_rgmii_clk &rgmiim0_rgmii_bus &ethm0_pins>;
  max-speed = <1000>;

  phy-handle = <&rgmii_phy>;
};


&u2phy {
  status = "okay";
};

&u2phy_host {
  status = "okay";
};

&usb_host0_ehci {
  status = "okay";
};

&usb_host0_ohci {
  status = "okay";
};


&usbdrd30 {
  status = "okay";
};

&u2phy_otg {
  status = "okay";
};


&combphy_pu {
  status = "okay";
};

&usbdrd_dwc3 {
  status = "okay";
  dr_mode = "otg";
  extcon = <&u2phy>;
  snps,dis_u2_susphy_quirk;
  snps,usb2-lpm-disable;


  phy-names = "usb2-phy", "usb3-phy";
  phys = <&u2phy_otg>, <&combphy_pu 4>;





};


&pcie2x1 {
  status = "disabled";
  reset-gpios = <&gpio3 8 0>;
};

&vop {
  status = "okay";

};

&vop_mmu {
  status = "okay";
};

&rng {
  status = "okay";
};

&sai0 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0m0_lrck &i2s0m0_sclk &i2s0m0_sdi0 &i2s0m0_sdo0>;
};

&wdt {
  status = "okay";
};

&uart0 {
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0m0_xfer>;
};

&uart1 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;
};

&uart2 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m1_xfer>;
};

&uart3 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart3m0_xfer>;
};

&uart4 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart4m1_xfer>;
};

&uart5 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart5m1_xfer>;
};

&uart6 {
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&uart6m0_xfer>;
};

&uart7 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart7m0_xfer>;
};

&uart8 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&uart8m0_xfer>;
};

&uart9 {
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&uart9m1_xfer>;
};


&i2c4 {
  status = "disabled";
  pinctrl-0 = <&i2c4m0_xfer>;

  tc358743: tc358743@f {
    status = "disabled";
    compatible = "toshiba,tc358743";
    reg = <0x0f>;
    clocks = <&hdmi_osc>;
    clock-names = "refclk";
    interrupt-parent = <&gpio3>;
    interrupts = <16 4>;
    reset-gpios = <&gpio3 21 1>;
    pinctrl-names = "default";
    pinctrl-0 = <&hdmiin_gpios>;
    rockchip,camera-module-index = <0>;
    rockchip,camera-module-facing = "back";
    rockchip,camera-module-name = "TC358743";
    rockchip,camera-module-lens-name = "NC";

    port {
      tc358743_out: endpoint {
        remote-endpoint = <&tc358743_in>;
        data-lanes = <1 2 3 4>;
        clock-noncontinuous;
        link-frequencies = /bits/ 64 <297000000>;
      };
    };
  };

  ov13850: ov13850@10 {
    status = "disabled";
    compatible = "ovti,ov13850";
    reg = <0x10>;
    clocks = <&cru 21>;
    clock-names = "xvclk";
    pinctrl-names = "default", "rockchip,camera_default";
    pinctrl-0 = <&cam_clk2_out>, <&camera_gpios>;
    reset-gpios = <&gpio3 22 0>;
    pwdn-gpios = <&gpio3 17 0>;



    rockchip,camera-module-index = <0>;
    rockchip,camera-module-facing = "back";
    rockchip,camera-module-name = "GZPEITE";
    rockchip,camera-module-lens-name = "default";
    port {
      ov13850_out: endpoint {
        remote-endpoint = <&ov13850_in>;
        data-lanes = <1 2>;
      };
    };
  };
};

&csi2_dphy0 {
  status = "okay";

  ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
      reg = <0>;
      #address-cells = <1>;
      #size-cells = <0>;

      tc358743_in: endpoint@1 {
        reg = <1>;
        remote-endpoint = <&tc358743_out>;
        data-lanes = <1 2 3 4>;
      };

      ov13850_in: endpoint@2 {
        reg = <2>;
        remote-endpoint = <&ov13850_out>;
        data-lanes = <1 2>;
      };
    };

    port@1 {
      reg = <1>;
      #address-cells = <1>;
      #size-cells = <0>;

      csidphy0_out: endpoint@0 {
        reg = <0>;
        remote-endpoint = <&mipi0_csi2_input>;
      };
    };
  };
};

&mipi0_csi2 {
  status = "okay";

  ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
      reg = <0>;
      #address-cells = <1>;
      #size-cells = <0>;

      mipi0_csi2_input: endpoint@1 {
        reg = <1>;
        remote-endpoint = <&csidphy0_out>;
      };
    };

    port@1 {
      reg = <1>;
      #address-cells = <1>;
      #size-cells = <0>;

      mipi0_csi2_output: endpoint@0 {
        reg = <0>;
        remote-endpoint = <&cif_mipi_in0>;
      };
    };
  };
};

&rkcif_mipi_lvds {
  status = "okay";

  port {
    cif_mipi_in0: endpoint {
      remote-endpoint = <&mipi0_csi2_output>;
    };
  };
};

&rkcif_mipi_lvds_sditf {
  status = "okay";

  port {
    mipi_lvds_sditf: endpoint {
      remote-endpoint = <&isp_vir0>;
    };
  };
};

&rkisp_vir0 {
  status = "okay";

  port {
    #address-cells = <1>;
    #size-cells = <0>;

    isp_vir0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&mipi_lvds_sditf>;
    };
  };
};

&rkisp {
  status = "okay";
};

&rkisp_mmu {
  status = "okay";
};

&rkcif {
  status = "okay";
};

&rkcif_mmu {
  status = "okay";
};

&csi2_dphy0_hw {
  status = "okay";
};

&pinctrl {
  bootinit {
    uboot_gpio: uboot-gpio {
      rockchip,pins =
        <3 8 0 &pcfg_output_low>,
        <1 31 0 &pcfg_output_high>;
    };

    bootinit_gpio: bootinit-gpio {
      rockchip,pins =
        <3 8 0 &pcfg_output_high>,
        <1 31 0 &pcfg_output_high>;
    };
  };

  headphone {
    hp_det: hp-det {
      rockchip,pins = <3 24 0 &pcfg_pull_none>;
    };
  };

  lcd {
    lcd_rst_gpio: lcd-rst-gpio {
      rockchip,pins = <0 7 0 &pcfg_pull_none>;
    };
  };

  sdio-pwrseq {
    wifi_enable_h: wifi-enable-h {
      rockchip,pins = <0 11 0 &pcfg_pull_none>;
    };
  };

  wireless-bluetooth {
    uart1_gpios: uart1-gpios {
      rockchip,pins = <1 27 0 &pcfg_pull_none>;
    };

    bt_reset_gpio: bt-reset-gpio {
      rockchip,pins = <1 24 0 &pcfg_pull_none>;
    };

    bt_wake_gpio: bt-wake-gpio {
      rockchip,pins = <4 14 0 &pcfg_pull_none>;
    };

  };







  camera {
    hdmiin_gpios: hdmiin_gpios {
      rockchip,pins =
        <3 16 0 &pcfg_pull_none>,
        <3 21 0 &pcfg_pull_none>;
    };

    camera_gpios: camera_gpios {
      rockchip,pins =
        <3 22 0 &pcfg_output_low>,
        <3 17 0 &pcfg_output_low>;
    };
  };

  touch {
    pinctrl_mxt_irq: mxt_irq {
        rockchip,pins = <0 0 0 &pcfg_pull_up>;
      };
  };

};
# 4 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dts" 2

&backlight {
  status = "okay";
  default-brightness-level = <20>;
  pwm_min_limit = <30>;
  pwm_max_limit = <240>;

  pwms = <&pwm4 0 5000 0>;
};



&dsi {
  status = "disabled";
};

&dsi_in_vp0 {
  status = "disabled";
};

&route_dsi {
  status = "disabled";
};

&dsi_panel {
  status = "disabled";
};



&lvds {
  status = "okay";
};

&lvds_in_vp0 {
  status = "okay";
};

&route_lvds {
  status = "okay";
};

&panel_lvds {
  status = "okay";
  enable-delay-ms = <20>;
  prepare-delay-ms = <20>;
  unprepare-delay-ms = <20>;
  disable-delay-ms = <20>;







  bus-format = <0x1011>;
# 95 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dts"
   display-timings {
    timing0: timing0 {
      clock-frequency = <25000000>;
      hactive = <800>;
      vactive = <480>;
      hback-porch = <8>;
      hfront-porch = <4>;
      hsync-len = <4>;
      vback-porch = <16>;
      vfront-porch = <12>;
      vsync-len = <4>;
      pixelclk-active = <0>;
      hsync-active = <0>;
      vsync-active = <0>;
      de-active = <0>;
    };
  };
# 186 "arch/arm64/boot/dts/rockchip/rk3562-gzpeite.dts"
};



&gt9xx {
  status = "disabled";
  goodix,swap-x2y = <0>;
  goodix,revert-x = <0>;
  goodix,revert-y = <0>;
};

&atmel {
    status = "okay";

 };
