Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 19 12:06:26 2021
| Host         : DESKTOP-K5K9BAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CalculatorProject_timing_summary_routed.rpt -pb CalculatorProject_timing_summary_routed.pb -rpx CalculatorProject_timing_summary_routed.rpx -warn_on_violation
| Design       : CalculatorProject
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: CPU_CLOCK/CLKvalue_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SET_SEGMENT_FREQUENCY/CLKvalue_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/StateOut_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/StateOut_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/StateOut_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/StateOut_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.047        0.000                      0                  128        0.096        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.047        0.000                      0                  128        0.096        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.684ns (19.442%)  route 2.834ns (80.558%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.892     7.695    CPU_CLOCK/CLKvalue
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[5]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y94         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.684ns (19.442%)  route 2.834ns (80.558%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.892     7.695    CPU_CLOCK/CLKvalue
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[6]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y94         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.684ns (19.442%)  route 2.834ns (80.558%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.892     7.695    CPU_CLOCK/CLKvalue
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[7]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y94         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.684ns (19.442%)  route 2.834ns (80.558%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.892     7.695    CPU_CLOCK/CLKvalue
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  CPU_CLOCK/CLKcount_reg[8]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y94         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.684ns (19.997%)  route 2.736ns (80.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.794     7.597    CPU_CLOCK/CLKvalue
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[1]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.684ns (19.997%)  route 2.736ns (80.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.794     7.597    CPU_CLOCK/CLKvalue
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[2]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.684ns (19.997%)  route 2.736ns (80.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.794     7.597    CPU_CLOCK/CLKvalue
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[3]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.684ns (19.997%)  route 2.736ns (80.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.794     7.597    CPU_CLOCK/CLKvalue
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[4]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.684ns (20.703%)  route 2.620ns (79.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.677     7.480    CPU_CLOCK/CLKvalue
    SLICE_X56Y95         FDRE                                         r  CPU_CLOCK/CLKcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  CPU_CLOCK/CLKcount_reg[10]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[10]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 CPU_CLOCK/CLKcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.684ns (20.703%)  route 2.620ns (79.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246     4.177    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  CPU_CLOCK/CLKcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.393     4.570 r  CPU_CLOCK/CLKcount_reg[14]/Q
                         net (fo=2, routed)           0.622     5.191    CPU_CLOCK/CLKcount[14]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.097     5.288 f  CPU_CLOCK/CLKcount[31]_i_6/O
                         net (fo=1, routed)           0.458     5.746    CPU_CLOCK/CLKcount[31]_i_6_n_1
    SLICE_X58Y95         LUT5 (Prop_lut5_I4_O)        0.097     5.843 f  CPU_CLOCK/CLKcount[31]_i_2/O
                         net (fo=2, routed)           0.863     6.706    CPU_CLOCK/CLKcount[31]_i_2_n_1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.097     6.803 r  CPU_CLOCK/CLKcount[31]_i_1/O
                         net (fo=31, routed)          0.677     7.480    CPU_CLOCK/CLKvalue
    SLICE_X56Y95         FDRE                                         r  CPU_CLOCK/CLKcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.141    13.919    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  CPU_CLOCK/CLKcount_reg[11]/C
                         clock pessimism              0.232    14.151    
                         clock uncertainty           -0.035    14.115    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.373    13.742    CPU_CLOCK/CLKcount_reg[11]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  6.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CPU_CLOCK/CLKcount_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.373ns (75.479%)  route 0.121ns (24.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CPU_CLOCK/CLKcount_reg[27]/Q
                         net (fo=2, routed)           0.120     1.770    CPU_CLOCK/CLKcount[27]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  CPU_CLOCK/CLKcount0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.927    CPU_CLOCK/CLKcount0_carry__5_n_1
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.980 r  CPU_CLOCK/CLKcount0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.980    CPU_CLOCK/data0[29]
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CPU_CLOCK/CLKcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CPU_CLOCK/CLKcount_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.386ns (76.107%)  route 0.121ns (23.892%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CPU_CLOCK/CLKcount_reg[27]/Q
                         net (fo=2, routed)           0.120     1.770    CPU_CLOCK/CLKcount[27]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  CPU_CLOCK/CLKcount0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.927    CPU_CLOCK/CLKcount0_carry__5_n_1
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.993 r  CPU_CLOCK/CLKcount0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.993    CPU_CLOCK/data0[31]
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CPU_CLOCK/CLKcount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU_CLOCK/CLKcount_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.409ns (77.144%)  route 0.121ns (22.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CPU_CLOCK/CLKcount_reg[27]/Q
                         net (fo=2, routed)           0.120     1.770    CPU_CLOCK/CLKcount[27]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  CPU_CLOCK/CLKcount0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.927    CPU_CLOCK/CLKcount0_carry__5_n_1
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.016 r  CPU_CLOCK/CLKcount0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.016    CPU_CLOCK/data0[30]
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.995    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CPU_CLOCK/CLKcount_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CPU_CLOCK/CLKcount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU_CLOCK/CLKcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.429%)  route 0.173ns (45.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  CPU_CLOCK/CLKcount_reg[0]/Q
                         net (fo=3, routed)           0.173     1.823    CPU_CLOCK/CLKcount[0]
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     1.866 r  CPU_CLOCK/CLKcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    CPU_CLOCK/CLKcount_0[0]
    SLICE_X58Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  CPU_CLOCK/CLKcount_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.133     1.618    CPU_CLOCK/CLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.473    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/Q
                         net (fo=2, routed)           0.119     1.756    SET_SEGMENT_FREQUENCY/CLKcount_reg_n_1_[11]
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  SET_SEGMENT_FREQUENCY/CLKcount0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.866    SET_SEGMENT_FREQUENCY/CLKcount0_carry__1_n_6
    SLICE_X60Y76         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.822     1.987    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.134     1.607    SET_SEGMENT_FREQUENCY/CLKcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.475    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/Q
                         net (fo=2, routed)           0.119     1.758    SET_SEGMENT_FREQUENCY/CLKcount_reg_n_1_[19]
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  SET_SEGMENT_FREQUENCY/CLKcount0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.868    SET_SEGMENT_FREQUENCY/CLKcount0_carry__3_n_6
    SLICE_X60Y78         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.990    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.134     1.609    SET_SEGMENT_FREQUENCY/CLKcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.472    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/Q
                         net (fo=3, routed)           0.165     1.778    SET_SEGMENT_FREQUENCY/CLKcount_reg_n_1_[0]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  SET_SEGMENT_FREQUENCY/CLKcount[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    SET_SEGMENT_FREQUENCY/CLKcount[0]
    SLICE_X61Y74         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.986    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.091     1.563    SET_SEGMENT_FREQUENCY/CLKcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.472    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/Q
                         net (fo=2, routed)           0.120     1.757    SET_SEGMENT_FREQUENCY/CLKcount_reg_n_1_[7]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  SET_SEGMENT_FREQUENCY/CLKcount0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.867    SET_SEGMENT_FREQUENCY/CLKcount0_carry__0_n_6
    SLICE_X60Y75         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.986    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.134     1.606    SET_SEGMENT_FREQUENCY/CLKcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CPU_CLOCK/CLKcount_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CLOCK/CLKcount_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CPU_CLOCK/CLKcount_reg[27]/Q
                         net (fo=2, routed)           0.120     1.770    CPU_CLOCK/CLKcount[27]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  CPU_CLOCK/CLKcount0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.880    CPU_CLOCK/data0[27]
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    CPU_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU_CLOCK/CLKcount_reg[27]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.134     1.619    CPU_CLOCK/CLKcount_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.475    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/Q
                         net (fo=2, routed)           0.120     1.760    SET_SEGMENT_FREQUENCY/CLKcount_reg_n_1_[15]
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  SET_SEGMENT_FREQUENCY/CLKcount0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.870    SET_SEGMENT_FREQUENCY/CLKcount0_carry__2_n_6
    SLICE_X60Y77         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.824     1.989    SET_SEGMENT_FREQUENCY/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.134     1.609    SET_SEGMENT_FREQUENCY/CLKcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75    SET_SEGMENT_FREQUENCY/CLKcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75    SET_SEGMENT_FREQUENCY/CLKcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75    SET_SEGMENT_FREQUENCY/CLKcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77    SET_SEGMENT_FREQUENCY/CLKcount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77    SET_SEGMENT_FREQUENCY/CLKcount_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77    SET_SEGMENT_FREQUENCY/CLKcount_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77    SET_SEGMENT_FREQUENCY/CLKcount_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78    SET_SEGMENT_FREQUENCY/CLKcount_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78    SET_SEGMENT_FREQUENCY/CLKcount_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78    SET_SEGMENT_FREQUENCY/CLKcount_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79    SET_SEGMENT_FREQUENCY/CLKcount_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79    SET_SEGMENT_FREQUENCY/CLKcount_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79    SET_SEGMENT_FREQUENCY/CLKcount_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79    SET_SEGMENT_FREQUENCY/CLKcount_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81    SET_SEGMENT_FREQUENCY/CLKcount_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74    SET_SEGMENT_FREQUENCY/CLKcount_reg[4]/C



