
Projeto_Micro_SD_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005164  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  08005328  08005328  00015328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080055f8  080055f8  000155f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080055fc  080055fc  000155fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08005600  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000019c  20000010  08005610  00020010  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200001ac  08005610  000201ac  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_line   00008b99  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001a184  00000000  00000000  00028bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003946  00000000  00000000  00042d5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e20  00000000  00000000  000466a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001488  00000000  00000000  000474c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000f09b  00000000  00000000  00048950  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004f08  00000000  00000000  000579eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0005c8f3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000029e0  00000000  00000000  0005c974  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08005310 	.word	0x08005310

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08005310 	.word	0x08005310

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000228:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000260 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800022c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800022e:	e003      	b.n	8000238 <LoopCopyDataInit>

08000230 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000230:	4b0c      	ldr	r3, [pc, #48]	; (8000264 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000232:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000234:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000236:	3104      	adds	r1, #4

08000238 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800023a:	4b0c      	ldr	r3, [pc, #48]	; (800026c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800023c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800023e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000240:	d3f6      	bcc.n	8000230 <CopyDataInit>
  ldr  r2, =_sbss
 8000242:	4a0b      	ldr	r2, [pc, #44]	; (8000270 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000244:	e002      	b.n	800024c <LoopFillZerobss>

08000246 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000246:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000248:	f842 3b04 	str.w	r3, [r2], #4

0800024c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800024c:	4b09      	ldr	r3, [pc, #36]	; (8000274 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800024e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000250:	d3f9      	bcc.n	8000246 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000252:	f000 f813 	bl	800027c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000256:	f005 f825 	bl	80052a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800025a:	f004 fd3f 	bl	8004cdc <main>
  bx  lr    
 800025e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000260:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000264:	08005600 	.word	0x08005600
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000268:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800026c:	20000010 	.word	0x20000010
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000270:	20000010 	.word	0x20000010
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000274:	200001ac 	.word	0x200001ac

08000278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000278:	e7fe      	b.n	8000278 <ADC_IRQHandler>
	...

0800027c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800027c:	490f      	ldr	r1, [pc, #60]	; (80002bc <SystemInit+0x40>)
 800027e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000282:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800028a:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <SystemInit+0x44>)
 800028c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800028e:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000290:	f042 0201 	orr.w	r2, r2, #1
 8000294:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000296:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800029e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80002a2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002a4:	4a07      	ldr	r2, [pc, #28]	; (80002c4 <SystemInit+0x48>)
 80002a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002a8:	681a      	ldr	r2, [r3, #0]
 80002aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80002ae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002b0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80002b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80002b6:	608b      	str	r3, [r1, #8]
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	e000ed00 	.word	0xe000ed00
 80002c0:	40023800 	.word	0x40023800
 80002c4:	24003010 	.word	0x24003010

080002c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002c8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002ca:	4b08      	ldr	r3, [pc, #32]	; (80002ec <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002cc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002ce:	6818      	ldr	r0, [r3, #0]
 80002d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80002d8:	f000 f892 	bl	8000400 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80002dc:	2200      	movs	r2, #0
 80002de:	4621      	mov	r1, r4
 80002e0:	f04f 30ff 	mov.w	r0, #4294967295
 80002e4:	f000 f84c 	bl	8000380 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80002e8:	2000      	movs	r0, #0
 80002ea:	bd10      	pop	{r4, pc}
 80002ec:	20000000 	.word	0x20000000

080002f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002f0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <HAL_Init+0x30>)
 80002f4:	681a      	ldr	r2, [r3, #0]
 80002f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80002fa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000302:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800030a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800030c:	2003      	movs	r0, #3
 800030e:	f000 f825 	bl	800035c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000312:	2000      	movs	r0, #0
 8000314:	f7ff ffd8 	bl	80002c8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000318:	f004 ff48 	bl	80051ac <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 800031c:	2000      	movs	r0, #0
 800031e:	bd08      	pop	{r3, pc}
 8000320:	40023c00 	.word	0x40023c00

08000324 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000324:	4a02      	ldr	r2, [pc, #8]	; (8000330 <HAL_IncTick+0xc>)
 8000326:	6813      	ldr	r3, [r2, #0]
 8000328:	3301      	adds	r3, #1
 800032a:	6013      	str	r3, [r2, #0]
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	20000058 	.word	0x20000058

08000334 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000334:	4b01      	ldr	r3, [pc, #4]	; (800033c <HAL_GetTick+0x8>)
 8000336:	6818      	ldr	r0, [r3, #0]
}
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	20000058 	.word	0x20000058

08000340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000340:	b513      	push	{r0, r1, r4, lr}
 8000342:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000344:	f7ff fff6 	bl	8000334 <HAL_GetTick>
 8000348:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800034a:	f7ff fff3 	bl	8000334 <HAL_GetTick>
 800034e:	9b01      	ldr	r3, [sp, #4]
 8000350:	1b00      	subs	r0, r0, r4
 8000352:	4298      	cmp	r0, r3
 8000354:	d3f9      	bcc.n	800034a <HAL_Delay+0xa>
  {
  }
}
 8000356:	b002      	add	sp, #8
 8000358:	bd10      	pop	{r4, pc}
	...

0800035c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800035c:	4a07      	ldr	r2, [pc, #28]	; (800037c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800035e:	68d3      	ldr	r3, [r2, #12]
 8000360:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000364:	041b      	lsls	r3, r3, #16
 8000366:	0c1b      	lsrs	r3, r3, #16
 8000368:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800036c:	0200      	lsls	r0, r0, #8
 800036e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000372:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000376:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000378:	60d3      	str	r3, [r2, #12]
 800037a:	4770      	bx	lr
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000380:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <HAL_NVIC_SetPriority+0x60>)
 8000382:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000384:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000388:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800038a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800038e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000390:	2c04      	cmp	r4, #4
 8000392:	bf28      	it	cs
 8000394:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000396:	2d06      	cmp	r5, #6

  return (
 8000398:	f04f 0501 	mov.w	r5, #1
 800039c:	fa05 f404 	lsl.w	r4, r5, r4
 80003a0:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003a4:	bf8c      	ite	hi
 80003a6:	3b03      	subhi	r3, #3
 80003a8:	2300      	movls	r3, #0

  return (
 80003aa:	400c      	ands	r4, r1
 80003ac:	409c      	lsls	r4, r3
 80003ae:	fa05 f303 	lsl.w	r3, r5, r3
 80003b2:	3b01      	subs	r3, #1
 80003b4:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80003b6:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80003b8:	ea42 0204 	orr.w	r2, r2, r4
 80003bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c0:	bfaf      	iteee	ge
 80003c2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c6:	f000 000f 	andlt.w	r0, r0, #15
 80003ca:	4b06      	ldrlt	r3, [pc, #24]	; (80003e4 <HAL_NVIC_SetPriority+0x64>)
 80003cc:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ce:	bfa5      	ittet	ge
 80003d0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80003d4:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d6:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop
 80003e0:	e000ed00 	.word	0xe000ed00
 80003e4:	e000ed14 	.word	0xe000ed14

080003e8 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80003e8:	0942      	lsrs	r2, r0, #5
 80003ea:	2301      	movs	r3, #1
 80003ec:	f000 001f 	and.w	r0, r0, #31
 80003f0:	fa03 f000 	lsl.w	r0, r3, r0
 80003f4:	4b01      	ldr	r3, [pc, #4]	; (80003fc <HAL_NVIC_EnableIRQ+0x14>)
 80003f6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80003fa:	4770      	bx	lr
 80003fc:	e000e100 	.word	0xe000e100

08000400 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	3801      	subs	r0, #1
 8000402:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000406:	d20a      	bcs.n	800041e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040c:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800040e:	21f0      	movs	r1, #240	; 0xf0
 8000410:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000414:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000416:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000418:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800041a:	601a      	str	r2, [r3, #0]
 800041c:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800041e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	e000e010 	.word	0xe000e010
 8000428:	e000ed00 	.word	0xe000ed00

0800042c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800042c:	4b04      	ldr	r3, [pc, #16]	; (8000440 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800042e:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000430:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000432:	bf0c      	ite	eq
 8000434:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000438:	f022 0204 	bicne.w	r2, r2, #4
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	4770      	bx	lr
 8000440:	e000e010 	.word	0xe000e010

08000444 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000444:	4770      	bx	lr

08000446 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000446:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000448:	f7ff fffc 	bl	8000444 <HAL_SYSTICK_Callback>
 800044c:	bd08      	pop	{r3, pc}
	...

08000450 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000454:	4f67      	ldr	r7, [pc, #412]	; (80005f4 <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000456:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000458:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80005fc <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800045c:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000600 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000460:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000462:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000464:	9301      	str	r3, [sp, #4]
 8000466:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000468:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800046a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800046c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800046e:	ea34 0303 	bics.w	r3, r4, r3
 8000472:	f040 80b7 	bne.w	80005e4 <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000476:	684d      	ldr	r5, [r1, #4]
 8000478:	f025 0a10 	bic.w	sl, r5, #16
 800047c:	f1ba 0f02 	cmp.w	sl, #2
 8000480:	d114      	bne.n	80004ac <HAL_GPIO_Init+0x5c>
 8000482:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8000486:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800048a:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800048e:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000492:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000496:	230f      	movs	r3, #15
 8000498:	fa03 f30b 	lsl.w	r3, r3, fp
 800049c:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80004a0:	690b      	ldr	r3, [r1, #16]
 80004a2:	fa03 f30b 	lsl.w	r3, r3, fp
 80004a6:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 80004a8:	f8c9 3020 	str.w	r3, [r9, #32]
 80004ac:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004b0:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004b4:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004b6:	fa09 f90b 	lsl.w	r9, r9, fp
 80004ba:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004be:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004c2:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004c6:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004ca:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004ce:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004d0:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80004d4:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004d6:	d80f      	bhi.n	80004f8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80004d8:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 80004da:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80004dc:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80004e0:	fa06 f60b 	lsl.w	r6, r6, fp
 80004e4:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 80004e6:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004e8:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80004ea:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80004ee:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80004f2:	4096      	lsls	r6, r2
 80004f4:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80004f6:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80004f8:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80004fa:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80004fe:	688b      	ldr	r3, [r1, #8]
 8000500:	fa03 f30b 	lsl.w	r3, r3, fp
 8000504:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8000508:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800050a:	00eb      	lsls	r3, r5, #3
 800050c:	d56a      	bpl.n	80005e4 <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050e:	2300      	movs	r3, #0
 8000510:	9303      	str	r3, [sp, #12]
 8000512:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000516:	4b38      	ldr	r3, [pc, #224]	; (80005f8 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000518:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800051c:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8000520:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8000524:	f022 0903 	bic.w	r9, r2, #3
 8000528:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 800052c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000530:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8000534:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000536:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800053a:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800053c:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000540:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000544:	260f      	movs	r6, #15
 8000546:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800054a:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800054c:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000550:	d018      	beq.n	8000584 <HAL_GPIO_Init+0x134>
 8000552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000556:	4298      	cmp	r0, r3
 8000558:	d016      	beq.n	8000588 <HAL_GPIO_Init+0x138>
 800055a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800055e:	4298      	cmp	r0, r3
 8000560:	d014      	beq.n	800058c <HAL_GPIO_Init+0x13c>
 8000562:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000566:	4298      	cmp	r0, r3
 8000568:	d012      	beq.n	8000590 <HAL_GPIO_Init+0x140>
 800056a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800056e:	4298      	cmp	r0, r3
 8000570:	d010      	beq.n	8000594 <HAL_GPIO_Init+0x144>
 8000572:	4540      	cmp	r0, r8
 8000574:	d010      	beq.n	8000598 <HAL_GPIO_Init+0x148>
 8000576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800057a:	4298      	cmp	r0, r3
 800057c:	bf14      	ite	ne
 800057e:	2307      	movne	r3, #7
 8000580:	2306      	moveq	r3, #6
 8000582:	e00a      	b.n	800059a <HAL_GPIO_Init+0x14a>
 8000584:	2300      	movs	r3, #0
 8000586:	e008      	b.n	800059a <HAL_GPIO_Init+0x14a>
 8000588:	2301      	movs	r3, #1
 800058a:	e006      	b.n	800059a <HAL_GPIO_Init+0x14a>
 800058c:	2302      	movs	r3, #2
 800058e:	e004      	b.n	800059a <HAL_GPIO_Init+0x14a>
 8000590:	2303      	movs	r3, #3
 8000592:	e002      	b.n	800059a <HAL_GPIO_Init+0x14a>
 8000594:	2304      	movs	r3, #4
 8000596:	e000      	b.n	800059a <HAL_GPIO_Init+0x14a>
 8000598:	2305      	movs	r3, #5
 800059a:	fa03 f30a 	lsl.w	r3, r3, sl
 800059e:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80005a0:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005a4:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80005a6:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005a8:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80005ac:	bf0c      	ite	eq
 80005ae:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80005b0:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 80005b2:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80005b6:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005ba:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80005be:	bf0c      	ite	eq
 80005c0:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80005c2:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 80005c4:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80005c6:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005c8:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80005cc:	bf0c      	ite	eq
 80005ce:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80005d0:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 80005d2:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80005d6:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80005da:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80005dc:	bf54      	ite	pl
 80005de:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80005e0:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 80005e2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005e4:	3201      	adds	r2, #1
 80005e6:	2a10      	cmp	r2, #16
 80005e8:	f47f af3e 	bne.w	8000468 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80005ec:	b005      	add	sp, #20
 80005ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005f2:	bf00      	nop
 80005f4:	40013c00 	.word	0x40013c00
 80005f8:	40020000 	.word	0x40020000
 80005fc:	40023800 	.word	0x40023800
 8000600:	40021400 	.word	0x40021400

08000604 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000604:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000606:	4219      	tst	r1, r3
}
 8000608:	bf14      	ite	ne
 800060a:	2001      	movne	r0, #1
 800060c:	2000      	moveq	r0, #0
 800060e:	4770      	bx	lr

08000610 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000610:	b902      	cbnz	r2, 8000614 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000612:	0409      	lsls	r1, r1, #16
 8000614:	6181      	str	r1, [r0, #24]
 8000616:	4770      	bx	lr

08000618 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000618:	6943      	ldr	r3, [r0, #20]
 800061a:	4059      	eors	r1, r3
 800061c:	6141      	str	r1, [r0, #20]
 800061e:	4770      	bx	lr

08000620 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000620:	6802      	ldr	r2, [r0, #0]
 8000622:	6953      	ldr	r3, [r2, #20]
 8000624:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000628:	d00d      	beq.n	8000646 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800062a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800062e:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000630:	2304      	movs	r3, #4
 8000632:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8000634:	2220      	movs	r2, #32
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 8000636:	2300      	movs	r3, #0
 8000638:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800063a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 800063e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 8000642:	2001      	movs	r0, #1
 8000644:	4770      	bx	lr
  }
  return HAL_OK;
 8000646:	4618      	mov	r0, r3
}
 8000648:	4770      	bx	lr

0800064a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800064a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800064e:	4604      	mov	r4, r0
 8000650:	460e      	mov	r6, r1
 8000652:	4617      	mov	r7, r2
 8000654:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000656:	f3c1 4807 	ubfx	r8, r1, #16, #8
 800065a:	6825      	ldr	r5, [r4, #0]
 800065c:	f1b8 0f01 	cmp.w	r8, #1
 8000660:	bf0c      	ite	eq
 8000662:	6968      	ldreq	r0, [r5, #20]
 8000664:	69a8      	ldrne	r0, [r5, #24]
 8000666:	43c0      	mvns	r0, r0
 8000668:	b280      	uxth	r0, r0
 800066a:	4230      	tst	r0, r6
 800066c:	bf14      	ite	ne
 800066e:	2001      	movne	r0, #1
 8000670:	2000      	moveq	r0, #0
 8000672:	b348      	cbz	r0, 80006c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000674:	696b      	ldr	r3, [r5, #20]
 8000676:	055a      	lsls	r2, r3, #21
 8000678:	d512      	bpl.n	80006a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800067a:	682b      	ldr	r3, [r5, #0]
 800067c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000680:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000682:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000686:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000688:	2304      	movs	r3, #4
 800068a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 800068c:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 800068e:	2300      	movs	r3, #0
 8000690:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000692:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8000696:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 800069a:	2001      	movs	r0, #1
 800069c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80006a0:	1c7b      	adds	r3, r7, #1
 80006a2:	d0da      	beq.n	800065a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80006a4:	b94f      	cbnz	r7, 80006ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80006a6:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80006a8:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80006aa:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80006ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80006b0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 80006b4:	2003      	movs	r0, #3
 80006b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80006ba:	f7ff fe3b 	bl	8000334 <HAL_GetTick>
 80006be:	ebc9 0000 	rsb	r0, r9, r0
 80006c2:	4287      	cmp	r7, r0
 80006c4:	d2c9      	bcs.n	800065a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 80006c6:	e7ee      	b.n	80006a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 80006c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080006cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80006cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80006d0:	9d08      	ldr	r5, [sp, #32]
 80006d2:	4604      	mov	r4, r0
 80006d4:	460e      	mov	r6, r1
 80006d6:	4690      	mov	r8, r2
 80006d8:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80006da:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80006de:	6823      	ldr	r3, [r4, #0]
 80006e0:	f1b9 0f01 	cmp.w	r9, #1
 80006e4:	bf0c      	ite	eq
 80006e6:	6958      	ldreq	r0, [r3, #20]
 80006e8:	6998      	ldrne	r0, [r3, #24]
 80006ea:	43c0      	mvns	r0, r0
 80006ec:	b280      	uxth	r0, r0
 80006ee:	4230      	tst	r0, r6
 80006f0:	bf0c      	ite	eq
 80006f2:	2301      	moveq	r3, #1
 80006f4:	2300      	movne	r3, #0
 80006f6:	4543      	cmp	r3, r8
 80006f8:	d114      	bne.n	8000724 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80006fa:	1c7b      	adds	r3, r7, #1
 80006fc:	d0ef      	beq.n	80006de <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80006fe:	b95f      	cbnz	r7, 8000718 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000700:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000702:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000704:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000706:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800070a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800070e:	2003      	movs	r0, #3
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000710:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8000714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000718:	f7ff fe0c 	bl	8000334 <HAL_GetTick>
 800071c:	1b40      	subs	r0, r0, r5
 800071e:	4287      	cmp	r7, r0
 8000720:	d2dd      	bcs.n	80006de <I2C_WaitOnFlagUntilTimeout+0x12>
 8000722:	e7ed      	b.n	8000700 <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8000724:	2000      	movs	r0, #0
}
 8000726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800072a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800072a:	b570      	push	{r4, r5, r6, lr}
 800072c:	4604      	mov	r4, r0
 800072e:	460d      	mov	r5, r1
 8000730:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000732:	6823      	ldr	r3, [r4, #0]
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	061b      	lsls	r3, r3, #24
 8000738:	d419      	bmi.n	800076e <I2C_WaitOnTXEFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800073a:	4620      	mov	r0, r4
 800073c:	f7ff ff70 	bl	8000620 <I2C_IsAcknowledgeFailed>
 8000740:	b9b8      	cbnz	r0, 8000772 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8000742:	1c6a      	adds	r2, r5, #1
 8000744:	d0f5      	beq.n	8000732 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000746:	b965      	cbnz	r5, 8000762 <I2C_WaitOnTXEFlagUntilTimeout+0x38>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000748:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800074a:	f043 0320 	orr.w	r3, r3, #32
 800074e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8000750:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8000752:	2300      	movs	r3, #0
 8000754:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000756:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800075a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800075e:	2003      	movs	r0, #3
 8000760:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000762:	f7ff fde7 	bl	8000334 <HAL_GetTick>
 8000766:	1b80      	subs	r0, r0, r6
 8000768:	4285      	cmp	r5, r0
 800076a:	d2e2      	bcs.n	8000732 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 800076c:	e7ec      	b.n	8000748 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800076e:	2000      	movs	r0, #0
 8000770:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8000772:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8000774:	bd70      	pop	{r4, r5, r6, pc}

08000776 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8000776:	b570      	push	{r4, r5, r6, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460d      	mov	r5, r1
 800077c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800077e:	6823      	ldr	r3, [r4, #0]
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	075b      	lsls	r3, r3, #29
 8000784:	d419      	bmi.n	80007ba <I2C_WaitOnBTFFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000786:	4620      	mov	r0, r4
 8000788:	f7ff ff4a 	bl	8000620 <I2C_IsAcknowledgeFailed>
 800078c:	b9b8      	cbnz	r0, 80007be <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800078e:	1c6a      	adds	r2, r5, #1
 8000790:	d0f5      	beq.n	800077e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000792:	b965      	cbnz	r5, 80007ae <I2C_WaitOnBTFFlagUntilTimeout+0x38>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000794:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000796:	f043 0320 	orr.w	r3, r3, #32
 800079a:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800079c:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 800079e:	2300      	movs	r3, #0
 80007a0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80007a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80007a6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80007aa:	2003      	movs	r0, #3
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80007ae:	f7ff fdc1 	bl	8000334 <HAL_GetTick>
 80007b2:	1b80      	subs	r0, r0, r6
 80007b4:	4285      	cmp	r5, r0
 80007b6:	d2e2      	bcs.n	800077e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80007b8:	e7ec      	b.n	8000794 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80007ba:	2000      	movs	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 80007be:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080007c4 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007c4:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80007c6:	4604      	mov	r4, r0
 80007c8:	2800      	cmp	r0, #0
 80007ca:	d063      	beq.n	8000894 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80007cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80007d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80007d4:	b91b      	cbnz	r3, 80007de <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80007da:	f004 f89b 	bl	8004914 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007de:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80007e0:	4d2d      	ldr	r5, [pc, #180]	; (8000898 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80007e2:	2324      	movs	r3, #36	; 0x24
 80007e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007e8:	6813      	ldr	r3, [r2, #0]
 80007ea:	f023 0301 	bic.w	r3, r3, #1
 80007ee:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80007f0:	f000 f9e6 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80007f4:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80007f6:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80007f8:	4928      	ldr	r1, [pc, #160]	; (800089c <HAL_I2C_Init+0xd8>)
 80007fa:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80007fe:	42ab      	cmp	r3, r5
 8000800:	462e      	mov	r6, r5
 8000802:	bf88      	it	hi
 8000804:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000808:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800080a:	bf82      	ittt	hi
 800080c:	4369      	mulhi	r1, r5
 800080e:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8000812:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000816:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000818:	f101 0101 	add.w	r1, r1, #1
 800081c:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800081e:	d808      	bhi.n	8000832 <HAL_I2C_Init+0x6e>
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	fbb0 f0f3 	udiv	r0, r0, r3
 8000826:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800082a:	2b03      	cmp	r3, #3
 800082c:	bf98      	it	ls
 800082e:	2004      	movls	r0, #4
 8000830:	e016      	b.n	8000860 <HAL_I2C_Init+0x9c>
 8000832:	68a1      	ldr	r1, [r4, #8]
 8000834:	b949      	cbnz	r1, 800084a <HAL_I2C_Init+0x86>
 8000836:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800083a:	fbb0 f0f3 	udiv	r0, r0, r3
 800083e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000842:	b163      	cbz	r3, 800085e <HAL_I2C_Init+0x9a>
 8000844:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8000848:	e00a      	b.n	8000860 <HAL_I2C_Init+0x9c>
 800084a:	2119      	movs	r1, #25
 800084c:	434b      	muls	r3, r1
 800084e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000852:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000856:	b113      	cbz	r3, 800085e <HAL_I2C_Init+0x9a>
 8000858:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 800085c:	e000      	b.n	8000860 <HAL_I2C_Init+0x9c>
 800085e:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000860:	69e1      	ldr	r1, [r4, #28]
 8000862:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000864:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000866:	430b      	orrs	r3, r1
 8000868:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800086a:	6921      	ldr	r1, [r4, #16]
 800086c:	68e3      	ldr	r3, [r4, #12]
 800086e:	430b      	orrs	r3, r1
 8000870:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000872:	6961      	ldr	r1, [r4, #20]
 8000874:	69a3      	ldr	r3, [r4, #24]
 8000876:	430b      	orrs	r3, r1
 8000878:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800087a:	6813      	ldr	r3, [r2, #0]
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000882:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000884:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000886:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000888:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800088c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800088e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000892:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8000894:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	000186a0 	.word	0x000186a0
 800089c:	000f4240 	.word	0x000f4240

080008a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80008a0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80008a4:	4604      	mov	r4, r0
 80008a6:	461f      	mov	r7, r3
 80008a8:	460d      	mov	r5, r1
 80008aa:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80008ac:	f7ff fd42 	bl	8000334 <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 80008b0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80008b4:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80008b6:	4606      	mov	r6, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 80008b8:	d001      	beq.n	80008be <HAL_I2C_Master_Transmit+0x1e>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80008ba:	2502      	movs	r5, #2
 80008bc:	e0bc      	b.n	8000a38 <HAL_I2C_Master_Transmit+0x198>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80008be:	9000      	str	r0, [sp, #0]
 80008c0:	2319      	movs	r3, #25
 80008c2:	2201      	movs	r2, #1
 80008c4:	495e      	ldr	r1, [pc, #376]	; (8000a40 <HAL_I2C_Master_Transmit+0x1a0>)
 80008c6:	4620      	mov	r0, r4
 80008c8:	f7ff ff00 	bl	80006cc <I2C_WaitOnFlagUntilTimeout>
 80008cc:	2800      	cmp	r0, #0
 80008ce:	d1f4      	bne.n	80008ba <HAL_I2C_Master_Transmit+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80008d0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d0f0      	beq.n	80008ba <HAL_I2C_Master_Transmit+0x1a>
 80008d8:	2301      	movs	r3, #1
 80008da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80008de:	6823      	ldr	r3, [r4, #0]
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80008e4:	bf5e      	ittt	pl
 80008e6:	681a      	ldrpl	r2, [r3, #0]
 80008e8:	f042 0201 	orrpl.w	r2, r2, #1
 80008ec:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80008f4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80008f6:	2221      	movs	r2, #33	; 0x21
 80008f8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80008fc:	2210      	movs	r2, #16
 80008fe:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000902:	2200      	movs	r2, #0
 8000904:	6422      	str	r2, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000906:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 800090a:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800090c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800090e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000910:	8522      	strh	r2, [r4, #40]	; 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000912:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000914:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000918:	2a04      	cmp	r2, #4
 800091a:	d007      	beq.n	800092c <HAL_I2C_Master_Transmit+0x8c>
 800091c:	2a01      	cmp	r2, #1
 800091e:	d005      	beq.n	800092c <HAL_I2C_Master_Transmit+0x8c>
 8000920:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8000924:	d002      	beq.n	800092c <HAL_I2C_Master_Transmit+0x8c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000926:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000928:	2a12      	cmp	r2, #18
 800092a:	d103      	bne.n	8000934 <HAL_I2C_Master_Transmit+0x94>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000932:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000934:	9600      	str	r6, [sp, #0]
 8000936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000938:	2200      	movs	r2, #0
 800093a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800093e:	4620      	mov	r0, r4
 8000940:	f7ff fec4 	bl	80006cc <I2C_WaitOnFlagUntilTimeout>
 8000944:	bb10      	cbnz	r0, 800098c <HAL_I2C_Master_Transmit+0xec>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000946:	6923      	ldr	r3, [r4, #16]
 8000948:	6822      	ldr	r2, [r4, #0]
 800094a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800094e:	d103      	bne.n	8000958 <HAL_I2C_Master_Transmit+0xb8>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000950:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000954:	6115      	str	r5, [r2, #16]
 8000956:	e00f      	b.n	8000978 <HAL_I2C_Master_Transmit+0xd8>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000958:	11eb      	asrs	r3, r5, #7
 800095a:	f003 0306 	and.w	r3, r3, #6
 800095e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000962:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000964:	4937      	ldr	r1, [pc, #220]	; (8000a44 <HAL_I2C_Master_Transmit+0x1a4>)
 8000966:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000968:	4633      	mov	r3, r6
 800096a:	4620      	mov	r0, r4
 800096c:	f7ff fe6d 	bl	800064a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000970:	b958      	cbnz	r0, 800098a <HAL_I2C_Master_Transmit+0xea>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000972:	6823      	ldr	r3, [r4, #0]
 8000974:	b2ed      	uxtb	r5, r5
 8000976:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000978:	4633      	mov	r3, r6
 800097a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800097c:	4932      	ldr	r1, [pc, #200]	; (8000a48 <HAL_I2C_Master_Transmit+0x1a8>)
 800097e:	4620      	mov	r0, r4
 8000980:	f7ff fe63 	bl	800064a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000984:	4605      	mov	r5, r0
 8000986:	2800      	cmp	r0, #0
 8000988:	d035      	beq.n	80009f6 <HAL_I2C_Master_Transmit+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800098a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800098c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800098e:	2b04      	cmp	r3, #4
 8000990:	f04f 0300 	mov.w	r3, #0
 8000994:	d102      	bne.n	800099c <HAL_I2C_Master_Transmit+0xfc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000996:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800099a:	e02a      	b.n	80009f2 <HAL_I2C_Master_Transmit+0x152>
        return HAL_ERROR;
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800099c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 80009a0:	2503      	movs	r5, #3
 80009a2:	e049      	b.n	8000a38 <HAL_I2C_Master_Transmit+0x198>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80009a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80009a6:	6820      	ldr	r0, [r4, #0]
      hi2c->XferCount--;
      hi2c->XferSize--;
 80009a8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80009aa:	1c4b      	adds	r3, r1, #1
 80009ac:	6263      	str	r3, [r4, #36]	; 0x24
 80009ae:	780b      	ldrb	r3, [r1, #0]
 80009b0:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 80009b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80009b4:	3b01      	subs	r3, #1
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80009ba:	1e53      	subs	r3, r2, #1
 80009bc:	8523      	strh	r3, [r4, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 80009be:	6943      	ldr	r3, [r0, #20]
 80009c0:	075b      	lsls	r3, r3, #29
 80009c2:	d420      	bmi.n	8000a06 <HAL_I2C_Master_Transmit+0x166>
        hi2c->XferCount--;
        hi2c->XferSize--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80009c4:	4632      	mov	r2, r6
 80009c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80009c8:	4620      	mov	r0, r4
 80009ca:	f7ff fed4 	bl	8000776 <I2C_WaitOnBTFFlagUntilTimeout>
 80009ce:	b940      	cbnz	r0, 80009e2 <HAL_I2C_Master_Transmit+0x142>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(hi2c->XferSize > 0U)
 80009d0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80009d2:	b32b      	cbz	r3, 8000a20 <HAL_I2C_Master_Transmit+0x180>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80009d4:	4632      	mov	r2, r6
 80009d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80009d8:	4620      	mov	r0, r4
 80009da:	f7ff fea6 	bl	800072a <I2C_WaitOnTXEFlagUntilTimeout>
 80009de:	2800      	cmp	r0, #0
 80009e0:	d0e0      	beq.n	80009a4 <HAL_I2C_Master_Transmit+0x104>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009e4:	2b04      	cmp	r3, #4
 80009e6:	d1db      	bne.n	80009a0 <HAL_I2C_Master_Transmit+0x100>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80009e8:	6822      	ldr	r2, [r4, #0]
 80009ea:	6813      	ldr	r3, [r2, #0]
 80009ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009f0:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 80009f2:	2501      	movs	r5, #1
 80009f4:	e020      	b.n	8000a38 <HAL_I2C_Master_Transmit+0x198>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80009f6:	6823      	ldr	r3, [r4, #0]
 80009f8:	9003      	str	r0, [sp, #12]
 80009fa:	695a      	ldr	r2, [r3, #20]
 80009fc:	9203      	str	r2, [sp, #12]
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	9303      	str	r3, [sp, #12]
 8000a02:	9b03      	ldr	r3, [sp, #12]

    while(hi2c->XferSize > 0U)
 8000a04:	e7e4      	b.n	80009d0 <HAL_I2C_Master_Transmit+0x130>
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8000a06:	2f00      	cmp	r7, #0
 8000a08:	d0dc      	beq.n	80009c4 <HAL_I2C_Master_Transmit+0x124>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000a0a:	1c8b      	adds	r3, r1, #2
 8000a0c:	6263      	str	r3, [r4, #36]	; 0x24
 8000a0e:	784b      	ldrb	r3, [r1, #1]
 8000a10:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8000a12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a14:	3b01      	subs	r3, #1
 8000a16:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8000a18:	3a02      	subs	r2, #2

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferCount--;
 8000a1a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000a1c:	8522      	strh	r2, [r4, #40]	; 0x28
 8000a1e:	e7d1      	b.n	80009c4 <HAL_I2C_Master_Transmit+0x124>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000a20:	6821      	ldr	r1, [r4, #0]
 8000a22:	680a      	ldr	r2, [r1, #0]
 8000a24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000a28:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000a2a:	2220      	movs	r2, #32
 8000a2c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a30:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a34:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }
  else
  {
    return HAL_BUSY;
  }
}
 8000a38:	4628      	mov	r0, r5
 8000a3a:	b004      	add	sp, #16
 8000a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a40:	00100002 	.word	0x00100002
 8000a44:	00010008 	.word	0x00010008
 8000a48:	00010002 	.word	0x00010002

08000a4c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a4c:	4b55      	ldr	r3, [pc, #340]	; (8000ba4 <HAL_RCC_ClockConfig+0x158>)
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	f002 020f 	and.w	r2, r2, #15
 8000a54:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a5a:	4605      	mov	r5, r0
 8000a5c:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a5e:	d30a      	bcc.n	8000a76 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a60:	6829      	ldr	r1, [r5, #0]
 8000a62:	0788      	lsls	r0, r1, #30
 8000a64:	d511      	bpl.n	8000a8a <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a66:	4850      	ldr	r0, [pc, #320]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
 8000a68:	6883      	ldr	r3, [r0, #8]
 8000a6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a6e:	68ab      	ldr	r3, [r5, #8]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	6083      	str	r3, [r0, #8]
 8000a74:	e009      	b.n	8000a8a <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a76:	b2ca      	uxtb	r2, r1
 8000a78:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f003 030f 	and.w	r3, r3, #15
 8000a80:	4299      	cmp	r1, r3
 8000a82:	d0ed      	beq.n	8000a60 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8000a84:	2001      	movs	r0, #1
 8000a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a8a:	07c9      	lsls	r1, r1, #31
 8000a8c:	d406      	bmi.n	8000a9c <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a8e:	4b45      	ldr	r3, [pc, #276]	; (8000ba4 <HAL_RCC_ClockConfig+0x158>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	f002 020f 	and.w	r2, r2, #15
 8000a96:	4296      	cmp	r6, r2
 8000a98:	d351      	bcc.n	8000b3e <HAL_RCC_ClockConfig+0xf2>
 8000a9a:	e057      	b.n	8000b4c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a9c:	686b      	ldr	r3, [r5, #4]
 8000a9e:	4a42      	ldr	r2, [pc, #264]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d103      	bne.n	8000aac <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aa4:	6812      	ldr	r2, [r2, #0]
 8000aa6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000aaa:	e008      	b.n	8000abe <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000aac:	1e99      	subs	r1, r3, #2
 8000aae:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ab0:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000ab2:	d802      	bhi.n	8000aba <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ab4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000ab8:	e001      	b.n	8000abe <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aba:	f012 0f02 	tst.w	r2, #2
 8000abe:	d0e1      	beq.n	8000a84 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ac0:	4c39      	ldr	r4, [pc, #228]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
 8000ac2:	68a2      	ldr	r2, [r4, #8]
 8000ac4:	f022 0203 	bic.w	r2, r2, #3
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000acc:	f7ff fc32 	bl	8000334 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ad0:	686b      	ldr	r3, [r5, #4]
 8000ad2:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000ad4:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ad6:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ada:	d10c      	bne.n	8000af6 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000adc:	68a3      	ldr	r3, [r4, #8]
 8000ade:	f003 030c 	and.w	r3, r3, #12
 8000ae2:	2b04      	cmp	r3, #4
 8000ae4:	d0d3      	beq.n	8000a8e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae6:	f7ff fc25 	bl	8000334 <HAL_GetTick>
 8000aea:	1bc0      	subs	r0, r0, r7
 8000aec:	4540      	cmp	r0, r8
 8000aee:	d9f5      	bls.n	8000adc <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8000af0:	2003      	movs	r0, #3
 8000af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d10a      	bne.n	8000b10 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000afa:	68a3      	ldr	r3, [r4, #8]
 8000afc:	f003 030c 	and.w	r3, r3, #12
 8000b00:	2b08      	cmp	r3, #8
 8000b02:	d0c4      	beq.n	8000a8e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b04:	f7ff fc16 	bl	8000334 <HAL_GetTick>
 8000b08:	1bc0      	subs	r0, r0, r7
 8000b0a:	4540      	cmp	r0, r8
 8000b0c:	d9f5      	bls.n	8000afa <HAL_RCC_ClockConfig+0xae>
 8000b0e:	e7ef      	b.n	8000af0 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000b10:	2b03      	cmp	r3, #3
 8000b12:	d10f      	bne.n	8000b34 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000b14:	68a3      	ldr	r3, [r4, #8]
 8000b16:	f003 030c 	and.w	r3, r3, #12
 8000b1a:	2b0c      	cmp	r3, #12
 8000b1c:	d0b7      	beq.n	8000a8e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b1e:	f7ff fc09 	bl	8000334 <HAL_GetTick>
 8000b22:	1bc0      	subs	r0, r0, r7
 8000b24:	4540      	cmp	r0, r8
 8000b26:	d9f5      	bls.n	8000b14 <HAL_RCC_ClockConfig+0xc8>
 8000b28:	e7e2      	b.n	8000af0 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b2a:	f7ff fc03 	bl	8000334 <HAL_GetTick>
 8000b2e:	1bc0      	subs	r0, r0, r7
 8000b30:	4540      	cmp	r0, r8
 8000b32:	d8dd      	bhi.n	8000af0 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b34:	68a3      	ldr	r3, [r4, #8]
 8000b36:	f013 0f0c 	tst.w	r3, #12
 8000b3a:	d1f6      	bne.n	8000b2a <HAL_RCC_ClockConfig+0xde>
 8000b3c:	e7a7      	b.n	8000a8e <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b3e:	b2f2      	uxtb	r2, r6
 8000b40:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f003 030f 	and.w	r3, r3, #15
 8000b48:	429e      	cmp	r6, r3
 8000b4a:	d19b      	bne.n	8000a84 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b4c:	6829      	ldr	r1, [r5, #0]
 8000b4e:	074a      	lsls	r2, r1, #29
 8000b50:	d506      	bpl.n	8000b60 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b52:	4815      	ldr	r0, [pc, #84]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
 8000b54:	6883      	ldr	r3, [r0, #8]
 8000b56:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000b5a:	68eb      	ldr	r3, [r5, #12]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b60:	070b      	lsls	r3, r1, #28
 8000b62:	d507      	bpl.n	8000b74 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b64:	4a10      	ldr	r2, [pc, #64]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
 8000b66:	6929      	ldr	r1, [r5, #16]
 8000b68:	6893      	ldr	r3, [r2, #8]
 8000b6a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b6e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b72:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000b74:	f000 fca0 	bl	80014b8 <HAL_RCC_GetSysClockFreq>
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_RCC_ClockConfig+0x15c>)
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b7a:	22f0      	movs	r2, #240	; 0xf0
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	fa92 f2a2 	rbit	r2, r2
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000b8a:	40d3      	lsrs	r3, r2
 8000b8c:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_RCC_ClockConfig+0x160>)
 8000b8e:	5cd3      	ldrb	r3, [r2, r3]
 8000b90:	40d8      	lsrs	r0, r3
 8000b92:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <HAL_RCC_ClockConfig+0x164>)
 8000b94:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f7ff fb96 	bl	80002c8 <HAL_InitTick>
  
  return HAL_OK;
 8000b9c:	2000      	movs	r0, #0
}
 8000b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40023c00 	.word	0x40023c00
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	08005328 	.word	0x08005328
 8000bb0:	20000000 	.word	0x20000000

08000bb4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000bb4:	4b01      	ldr	r3, [pc, #4]	; (8000bbc <HAL_RCC_GetHCLKFreq+0x8>)
 8000bb6:	6818      	ldr	r0, [r3, #0]
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000000 	.word	0x20000000

08000bc0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000bc0:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000bc2:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	fa92 f2a2 	rbit	r2, r2
 8000bcc:	fab2 f282 	clz	r2, r2
 8000bd0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000bd4:	40d3      	lsrs	r3, r2
 8000bd6:	4a04      	ldr	r2, [pc, #16]	; (8000be8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000bd8:	5cd3      	ldrb	r3, [r2, r3]
 8000bda:	4a04      	ldr	r2, [pc, #16]	; (8000bec <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000bdc:	6810      	ldr	r0, [r2, #0]
}
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	40023800 	.word	0x40023800
 8000be8:	08005328 	.word	0x08005328
 8000bec:	20000000 	.word	0x20000000

08000bf0 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
     
  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8000bf0:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000bf2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
     
  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8000bf6:	f013 0601 	ands.w	r6, r3, #1
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000bfa:	4604      	mov	r4, r0
    
  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
     
  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8000bfc:	d00b      	beq.n	8000c16 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8000bfe:	497d      	ldr	r1, [pc, #500]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000c00:	6b86      	ldr	r6, [r0, #56]	; 0x38
 8000c02:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8000c06:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8000c0a:	4332      	orrs	r2, r6
  uint32_t plli2sp = 0U;
  uint32_t plli2sq = 0U;
  uint32_t plli2sr = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t plli2sused = 0U;
 8000c0c:	fab6 f686 	clz	r6, r6
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8000c10:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  uint32_t plli2sp = 0U;
  uint32_t plli2sq = 0U;
  uint32_t plli2sr = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t plli2sused = 0U;
 8000c14:	0976      	lsrs	r6, r6, #5
    }
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8000c16:	079d      	lsls	r5, r3, #30
 8000c18:	d50b      	bpl.n	8000c32 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8000c1a:	4876      	ldr	r0, [pc, #472]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000c1c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8000c1e:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8000c22:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 8000c26:	430a      	orrs	r2, r1
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U; 
 8000c28:	2900      	cmp	r1, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8000c2a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U; 
 8000c2e:	bf08      	it	eq
 8000c30:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/
    
  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8000c32:	f013 0504 	ands.w	r5, r3, #4
 8000c36:	d012      	beq.n	8000c5e <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8000c38:	496e      	ldr	r1, [pc, #440]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000c3a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8000c3c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8000c40:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8000c44:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8000c48:	ea42 0205 	orr.w	r2, r2, r5
  uint32_t plli2sq = 0U;
  uint32_t plli2sr = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t plli2sused = 0U;
  uint32_t pllsaiused = 0U;
 8000c4c:	bf18      	it	ne
 8000c4e:	fab5 f585 	clzne	r5, r5
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8000c52:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  uint32_t plli2sq = 0U;
  uint32_t plli2sr = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t plli2sused = 0U;
  uint32_t pllsaiused = 0U;
 8000c56:	bf12      	itee	ne
 8000c58:	096d      	lsrne	r5, r5, #5
 8000c5a:	2500      	moveq	r5, #0
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U; 
 8000c5c:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/
    
  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8000c5e:	0718      	lsls	r0, r3, #28
 8000c60:	d510      	bpl.n	8000c84 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8000c62:	4864      	ldr	r0, [pc, #400]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000c64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000c66:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8000c6a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8000c6e:	430a      	orrs	r2, r1
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8000c70:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8000c74:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8000c78:	d003      	beq.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0x92>
      plli2sused = 1U; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U; 
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	bf08      	it	eq
 8000c7e:	2501      	moveq	r5, #1
 8000c80:	e000      	b.n	8000c84 <HAL_RCCEx_PeriphCLKConfig+0x94>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U; 
 8000c82:	2601      	movs	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/
    
  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000c84:	0699      	lsls	r1, r3, #26
 8000c86:	d55c      	bpl.n	8000d42 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	4b59      	ldr	r3, [pc, #356]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000c8e:	4f5a      	ldr	r7, [pc, #360]	; (8000df8 <HAL_RCCEx_PeriphCLKConfig+0x208>)
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000c90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c96:	641a      	str	r2, [r3, #64]	; 0x40
 8000c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9e:	9301      	str	r3, [sp, #4]
 8000ca0:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca8:	603b      	str	r3, [r7, #0]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8000caa:	f7ff fb43 	bl	8000334 <HAL_GetTick>
 8000cae:	4680      	mov	r8, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	05da      	lsls	r2, r3, #23
 8000cb4:	d407      	bmi.n	8000cc6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000cb6:	f7ff fb3d 	bl	8000334 <HAL_GetTick>
 8000cba:	ebc8 0000 	rsb	r0, r8, r0
 8000cbe:	2802      	cmp	r0, #2
 8000cc0:	d9f6      	bls.n	8000cb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8000cc2:	2003      	movs	r0, #3
 8000cc4:	e26e      	b.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000cc6:	4f4b      	ldr	r7, [pc, #300]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000cc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000cca:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000cce:	d10f      	bne.n	8000cf0 <HAL_RCCEx_PeriphCLKConfig+0x100>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000cd0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000cd2:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8000cd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000cda:	4b46      	ldr	r3, [pc, #280]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000cdc:	d128      	bne.n	8000d30 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8000cde:	6899      	ldr	r1, [r3, #8]
 8000ce0:	f421 10f8 	bic.w	r0, r1, #2031616	; 0x1f0000
 8000ce4:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 8000ce8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8000cec:	4301      	orrs	r1, r0
 8000cee:	e022      	b.n	8000d36 <HAL_RCCEx_PeriphCLKConfig+0x146>
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000cf0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000cf2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d0ea      	beq.n	8000cd0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000cfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8000cfc:	4a3f      	ldr	r2, [pc, #252]	; (8000dfc <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8000cfe:	2101      	movs	r1, #1
 8000d00:	6011      	str	r1, [r2, #0]
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d06:	2100      	movs	r1, #0
 8000d08:	6011      	str	r1, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8000d0a:	673b      	str	r3, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8000d0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000d0e:	07db      	lsls	r3, r3, #31
 8000d10:	d5de      	bpl.n	8000cd0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8000d12:	f7ff fb0f 	bl	8000334 <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d16:	f241 3988 	movw	r9, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8000d1a:	4680      	mov	r8, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000d1e:	0798      	lsls	r0, r3, #30
 8000d20:	d4d6      	bmi.n	8000cd0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d22:	f7ff fb07 	bl	8000334 <HAL_GetTick>
 8000d26:	ebc8 0000 	rsb	r0, r8, r0
 8000d2a:	4548      	cmp	r0, r9
 8000d2c:	d9f6      	bls.n	8000d1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8000d2e:	e7c8      	b.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000d30:	6899      	ldr	r1, [r3, #8]
 8000d32:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8000d36:	6099      	str	r1, [r3, #8]
 8000d38:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8000d3a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	671a      	str	r2, [r3, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8000d42:	6823      	ldr	r3, [r4, #0]
 8000d44:	06d9      	lsls	r1, r3, #27
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8000d46:	bf42      	ittt	mi
 8000d48:	4b2d      	ldrmi	r3, [pc, #180]	; (8000e00 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8000d4a:	f894 2058 	ldrbmi.w	r2, [r4, #88]	; 0x58
 8000d4e:	601a      	strmi	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8000d50:	6823      	ldr	r3, [r4, #0]
 8000d52:	061a      	lsls	r2, r3, #24
 8000d54:	d508      	bpl.n	8000d68 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
    
    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8000d56:	4827      	ldr	r0, [pc, #156]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000d58:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8000d5c:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 8000d60:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000d62:	430a      	orrs	r2, r1
 8000d64:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
    
  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000d68:	065f      	lsls	r7, r3, #25
 8000d6a:	d508      	bpl.n	8000d7e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000d6c:	4821      	ldr	r0, [pc, #132]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000d6e:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8000d72:	f022 6180 	bic.w	r1, r2, #67108864	; 0x4000000
 8000d76:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000d78:	430a      	orrs	r2, r1
 8000d7a:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
    
  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8000d7e:	05d8      	lsls	r0, r3, #23
 8000d80:	d50c      	bpl.n	8000d9c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8000d82:	481c      	ldr	r0, [pc, #112]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000d84:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000d86:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8000d8a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8000d8e:	430a      	orrs	r2, r1

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U; 
 8000d90:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8000d94:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U; 
 8000d98:	bf08      	it	eq
 8000d9a:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/
    
  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8000d9c:	0599      	lsls	r1, r3, #22
 8000d9e:	d508      	bpl.n	8000db2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
    
    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8000da0:	4814      	ldr	r0, [pc, #80]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000da2:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8000da6:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8000daa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000dac:	430a      	orrs	r2, r1
 8000dae:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
    
  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8000db2:	055a      	lsls	r2, r3, #21
 8000db4:	d402      	bmi.n	8000dbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8000db6:	2e01      	cmp	r6, #1
 8000db8:	d114      	bne.n	8000de4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 8000dba:	e00b      	b.n	8000dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));
    
    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8000dbc:	480d      	ldr	r0, [pc, #52]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8000dbe:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8000dc0:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8000dc4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8000dc8:	430a      	orrs	r2, r1
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8000dca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));
    
    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8000dce:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8000dd2:	d1f0      	bne.n	8000db6 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8000dd4:	4e0b      	ldr	r6, [pc, #44]	; (8000e04 <HAL_RCCEx_PeriphCLKConfig+0x214>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8000dd6:	4f07      	ldr	r7, [pc, #28]	; (8000df4 <HAL_RCCEx_PeriphCLKConfig+0x204>)
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8000dd8:	2300      	movs	r3, #0
 8000dda:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8000ddc:	f7ff faaa 	bl	8000334 <HAL_GetTick>
 8000de0:	4680      	mov	r8, r0
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8000de2:	e018      	b.n	8000e16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8000de4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000de8:	d0f4      	beq.n	8000dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  } 
  /*--------------------------------------------------------------------------*/
    
  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8000dea:	2d01      	cmp	r5, #1
 8000dec:	f040 815b 	bne.w	80010a6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8000df0:	e13f      	b.n	8001072 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40007000 	.word	0x40007000
 8000dfc:	42470e40 	.word	0x42470e40
 8000e00:	424711e0 	.word	0x424711e0
 8000e04:	42470068 	.word	0x42470068
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8000e08:	f7ff fa94 	bl	8000334 <HAL_GetTick>
 8000e0c:	ebc8 0000 	rsb	r0, r8, r0
 8000e10:	2802      	cmp	r0, #2
 8000e12:	f63f af56 	bhi.w	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	011b      	lsls	r3, r3, #4
 8000e1a:	d4f5      	bmi.n	8000e08 <HAL_RCCEx_PeriphCLKConfig+0x218>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8000e1c:	6820      	ldr	r0, [r4, #0]
 8000e1e:	07c7      	lsls	r7, r0, #31
 8000e20:	d501      	bpl.n	8000e26 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8000e22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000e24:	b123      	cbz	r3, 8000e30 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8000e26:	0781      	lsls	r1, r0, #30
 8000e28:	d545      	bpl.n	8000eb6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8000e2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d142      	bne.n	8000eb6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);
 8000e30:	f8df e378 	ldr.w	lr, [pc, #888]	; 80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8000e34:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000e38:	f8de 1084 	ldr.w	r1, [lr, #132]	; 0x84
 8000e3c:	fa93 f2a3 	rbit	r2, r3
 8000e40:	f04f 6970 	mov.w	r9, #251658240	; 0xf000000
 8000e44:	fab2 f882 	clz	r8, r2
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8000e48:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8000e4c:	fa99 faa9 	rbit	sl, r9
 8000e50:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8000e54:	faba fa8a 	clz	sl, sl
 8000e58:	fa97 f7a7 	rbit	r7, r7
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8000e5c:	fab7 f787 	clz	r7, r7
 8000e60:	fa93 f3a3 	rbit	r3, r3
 8000e64:	fab3 fc83 	clz	ip, r3
 8000e68:	fa99 f9a9 	rbit	r9, r9
 8000e6c:	f04f 4be0 	mov.w	fp, #1879048192	; 0x70000000
 8000e70:	fab9 f989 	clz	r9, r9
 8000e74:	fa9b fbab 	rbit	fp, fp
 8000e78:	68a3      	ldr	r3, [r4, #8]
 8000e7a:	fa03 f707 	lsl.w	r7, r3, r7
 8000e7e:	6963      	ldr	r3, [r4, #20]
 8000e80:	fabb fb8b 	clz	fp, fp
 8000e84:	fa03 f30b 	lsl.w	r3, r3, fp
 8000e88:	431f      	orrs	r7, r3
 8000e8a:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8000e8e:	6863      	ldr	r3, [r4, #4]
 8000e90:	fa22 f20a 	lsr.w	r2, r2, sl
 8000e94:	433b      	orrs	r3, r7
 8000e96:	fa02 f709 	lsl.w	r7, r2, r9
 8000e9a:	f401 3240 	and.w	r2, r1, #196608	; 0x30000
 8000e9e:	fa22 f208 	lsr.w	r2, r2, r8
 8000ea2:	3201      	adds	r2, #1
 8000ea4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000ea8:	3a01      	subs	r2, #1
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa02 f30c 	lsl.w	r3, r2, ip
 8000eb0:	433b      	orrs	r3, r7
 8000eb2:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }
  
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8000eb6:	0742      	lsls	r2, r0, #29
 8000eb8:	d503      	bpl.n	8000ec2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8000eba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ebc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000ec0:	d005      	beq.n	8000ece <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8000ec2:	0703      	lsls	r3, r0, #28
 8000ec4:	d54f      	bpl.n	8000f66 <HAL_RCCEx_PeriphCLKConfig+0x376>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8000ec6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ec8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000ecc:	d14b      	bne.n	8000f66 <HAL_RCCEx_PeriphCLKConfig+0x376>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);
 8000ece:	f8df e2dc 	ldr.w	lr, [pc, #732]	; 80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8000ed2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000ed6:	f8de 1084 	ldr.w	r1, [lr, #132]	; 0x84
 8000eda:	fa93 f2a3 	rbit	r2, r3
 8000ede:	f04f 49e0 	mov.w	r9, #1879048192	; 0x70000000
 8000ee2:	fab2 f882 	clz	r8, r2
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8000ee6:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8000eea:	fa99 faa9 	rbit	sl, r9
 8000eee:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8000ef2:	faba fa8a 	clz	sl, sl
 8000ef6:	fa97 f7a7 	rbit	r7, r7
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8000efa:	fab7 f787 	clz	r7, r7
 8000efe:	fa93 f3a3 	rbit	r3, r3
 8000f02:	f04f 6b70 	mov.w	fp, #251658240	; 0xf000000
 8000f06:	fab3 fc83 	clz	ip, r3
 8000f0a:	fa9b fbab 	rbit	fp, fp
 8000f0e:	fabb fb8b 	clz	fp, fp
 8000f12:	fa99 f9a9 	rbit	r9, r9
 8000f16:	68a3      	ldr	r3, [r4, #8]
 8000f18:	fa03 f707 	lsl.w	r7, r3, r7
 8000f1c:	6923      	ldr	r3, [r4, #16]
 8000f1e:	fa03 f30b 	lsl.w	r3, r3, fp
 8000f22:	431f      	orrs	r7, r3
 8000f24:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8000f28:	6863      	ldr	r3, [r4, #4]
 8000f2a:	fa22 f20a 	lsr.w	r2, r2, sl
 8000f2e:	fab9 f989 	clz	r9, r9
 8000f32:	433b      	orrs	r3, r7
 8000f34:	fa02 f709 	lsl.w	r7, r2, r9
 8000f38:	f401 3240 	and.w	r2, r1, #196608	; 0x30000
 8000f3c:	fa22 f208 	lsr.w	r2, r2, r8
 8000f40:	3201      	adds	r2, #1
 8000f42:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f46:	3a01      	subs	r2, #1
 8000f48:	431f      	orrs	r7, r3
 8000f4a:	fa02 f30c 	lsl.w	r3, r2, ip
 8000f4e:	433b      	orrs	r3, r7
 8000f50:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8000f54:	f8de 308c 	ldr.w	r3, [lr, #140]	; 0x8c
 8000f58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f5a:	f023 031f 	bic.w	r3, r3, #31
 8000f5e:	3a01      	subs	r2, #1
 8000f60:	4313      	orrs	r3, r2
 8000f62:	f8ce 308c 	str.w	r3, [lr, #140]	; 0x8c
    }          

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/  
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8000f66:	0547      	lsls	r7, r0, #21
 8000f68:	d545      	bpl.n	8000ff6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8000f6a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000f70:	d141      	bne.n	8000ff6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)) + 1U) << 1U);
 8000f72:	f8df e238 	ldr.w	lr, [pc, #568]	; 80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8000f76:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000f7a:	f8de 1084 	ldr.w	r1, [lr, #132]	; 0x84
 8000f7e:	fa93 f2a3 	rbit	r2, r3
 8000f82:	f04f 49e0 	mov.w	r9, #1879048192	; 0x70000000
 8000f86:	fab2 f882 	clz	r8, r2
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8000f8a:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8000f8e:	fa99 faa9 	rbit	sl, r9
 8000f92:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 8000f96:	faba fa8a 	clz	sl, sl
 8000f9a:	fa9b fbab 	rbit	fp, fp
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8000f9e:	fabb fb8b 	clz	fp, fp
 8000fa2:	fa93 f3a3 	rbit	r3, r3
 8000fa6:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 8000faa:	fab3 f383 	clz	r3, r3
 8000fae:	fa9c fcac 	rbit	ip, ip
 8000fb2:	fabc fc8c 	clz	ip, ip
 8000fb6:	fa99 f9a9 	rbit	r9, r9
 8000fba:	68e7      	ldr	r7, [r4, #12]
 8000fbc:	087f      	lsrs	r7, r7, #1
 8000fbe:	3f01      	subs	r7, #1
 8000fc0:	409f      	lsls	r7, r3
 8000fc2:	68a3      	ldr	r3, [r4, #8]
 8000fc4:	fa03 f30b 	lsl.w	r3, r3, fp
 8000fc8:	431f      	orrs	r7, r3
 8000fca:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8000fce:	6863      	ldr	r3, [r4, #4]
 8000fd0:	fa22 f20a 	lsr.w	r2, r2, sl
 8000fd4:	fab9 f989 	clz	r9, r9
 8000fd8:	433b      	orrs	r3, r7
 8000fda:	fa02 f709 	lsl.w	r7, r2, r9
 8000fde:	f401 3240 	and.w	r2, r1, #196608	; 0x30000
 8000fe2:	fa22 f208 	lsr.w	r2, r2, r8
 8000fe6:	3201      	adds	r2, #1
 8000fe8:	0052      	lsls	r2, r2, #1
 8000fea:	431f      	orrs	r7, r3
 8000fec:	fa02 f30c 	lsl.w	r3, r2, ip
 8000ff0:	433b      	orrs	r3, r7
 8000ff2:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    } 
    
     /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8000ff6:	0501      	lsls	r1, r0, #20
 8000ff8:	d52b      	bpl.n	8001052 <HAL_RCCEx_PeriphCLKConfig+0x462>
 8000ffa:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000ffe:	fa92 f2a2 	rbit	r2, r2
 8001002:	f44f 3340 	mov.w	r3, #196608	; 0x30000
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001006:	fab2 fe82 	clz	lr, r2
 800100a:	fa93 f3a3 	rbit	r3, r3
 800100e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001012:	fab3 fc83 	clz	ip, r3
 8001016:	fa91 f1a1 	rbit	r1, r1
 800101a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800101e:	fab1 f781 	clz	r7, r1
 8001022:	fa92 f2a2 	rbit	r2, r2
 8001026:	68e3      	ldr	r3, [r4, #12]
 8001028:	6861      	ldr	r1, [r4, #4]
 800102a:	fab2 f082 	clz	r0, r2
 800102e:	085b      	lsrs	r3, r3, #1
 8001030:	68a2      	ldr	r2, [r4, #8]
 8001032:	3b01      	subs	r3, #1
 8001034:	fa02 f20e 	lsl.w	r2, r2, lr
 8001038:	fa03 f30c 	lsl.w	r3, r3, ip
 800103c:	4313      	orrs	r3, r2
 800103e:	430b      	orrs	r3, r1
 8001040:	6921      	ldr	r1, [r4, #16]
 8001042:	6962      	ldr	r2, [r4, #20]
 8001044:	40b9      	lsls	r1, r7
 8001046:	4319      	orrs	r1, r3
 8001048:	4082      	lsls	r2, r0
 800104a:	4b58      	ldr	r3, [pc, #352]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
 800104c:	430a      	orrs	r2, r1
 800104e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }    
   
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001052:	2301      	movs	r3, #1
 8001054:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001056:	f7ff f96d 	bl	8000334 <HAL_GetTick>
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800105a:	4e54      	ldr	r6, [pc, #336]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
    }    
   
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
 800105c:	4607      	mov	r7, r0
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800105e:	6833      	ldr	r3, [r6, #0]
 8001060:	011a      	lsls	r2, r3, #4
 8001062:	f53f aec2 	bmi.w	8000dea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001066:	f7ff f965 	bl	8000334 <HAL_GetTick>
 800106a:	1bc0      	subs	r0, r0, r7
 800106c:	2802      	cmp	r0, #2
 800106e:	d9f6      	bls.n	800105e <HAL_RCCEx_PeriphCLKConfig+0x46e>
 8001070:	e627      	b.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001072:	4d4f      	ldr	r5, [pc, #316]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001074:	4e4d      	ldr	r6, [pc, #308]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001076:	2300      	movs	r3, #0
 8001078:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800107a:	f7ff f95b 	bl	8000334 <HAL_GetTick>
 800107e:	4607      	mov	r7, r0
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001080:	6833      	ldr	r3, [r6, #0]
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	d411      	bmi.n	80010aa <HAL_RCCEx_PeriphCLKConfig+0x4ba>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001086:	6820      	ldr	r0, [r4, #0]
 8001088:	0746      	lsls	r6, r0, #29
 800108a:	d414      	bmi.n	80010b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800108c:	0701      	lsls	r1, r0, #28
 800108e:	d415      	bmi.n	80010bc <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }           

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/   
    /* In Case of PLLI2S is selected as source clock for CLK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001090:	05c2      	lsls	r2, r0, #23
 8001092:	d44f      	bmi.n	8001134 <HAL_RCCEx_PeriphCLKConfig+0x544>
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
    }        

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001094:	2301      	movs	r3, #1
 8001096:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001098:	f7ff f94c 	bl	8000334 <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800109c:	4c43      	ldr	r4, [pc, #268]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
    }        

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
 800109e:	4605      	mov	r5, r0
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80010a0:	6823      	ldr	r3, [r4, #0]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	d577      	bpl.n	8001196 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }  
  }
  return HAL_OK;
 80010a6:	2000      	movs	r0, #0
 80010a8:	e07c      	b.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80010aa:	f7ff f943 	bl	8000334 <HAL_GetTick>
 80010ae:	1bc0      	subs	r0, r0, r7
 80010b0:	2802      	cmp	r0, #2
 80010b2:	d9e5      	bls.n	8001080 <HAL_RCCEx_PeriphCLKConfig+0x490>
 80010b4:	e605      	b.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80010b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010b8:	b11b      	cbz	r3, 80010c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80010ba:	e7e7      	b.n	800108c <HAL_RCCEx_PeriphCLKConfig+0x49c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80010bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d1e6      	bne.n	8001090 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)) + 1U) << 1U);
 80010c2:	493a      	ldr	r1, [pc, #232]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
 80010c4:	f44f 3740 	mov.w	r7, #196608	; 0x30000
 80010c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80010cc:	fa97 f3a7 	rbit	r3, r7
 80010d0:	f647 7cc0 	movw	ip, #32704	; 0x7fc0
 80010d4:	fab3 f383 	clz	r3, r3
 80010d8:	fa9c fcac 	rbit	ip, ip
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80010dc:	fabc fc8c 	clz	ip, ip
 80010e0:	fa97 f7a7 	rbit	r7, r7
 80010e4:	f04f 6670 	mov.w	r6, #251658240	; 0xf000000
 80010e8:	fab7 f787 	clz	r7, r7
 80010ec:	fa96 f6a6 	rbit	r6, r6
 80010f0:	fab6 fe86 	clz	lr, r6
 80010f4:	69e6      	ldr	r6, [r4, #28]
 80010f6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80010fa:	fa22 f303 	lsr.w	r3, r2, r3
 80010fe:	fa06 f20c 	lsl.w	r2, r6, ip
 8001102:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8001104:	3301      	adds	r3, #1
 8001106:	fa06 f60e 	lsl.w	r6, r6, lr
 800110a:	4316      	orrs	r6, r2
 800110c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001110:	69a2      	ldr	r2, [r4, #24]
 8001112:	3b01      	subs	r3, #1
 8001114:	4332      	orrs	r2, r6
 8001116:	40bb      	lsls	r3, r7
 8001118:	4313      	orrs	r3, r2
 800111a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800111e:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8001122:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001124:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001128:	3a01      	subs	r2, #1
 800112a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800112e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8001132:	e7ad      	b.n	8001090 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    }           

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/   
    /* In Case of PLLI2S is selected as source clock for CLK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001134:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001136:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800113a:	d1ab      	bne.n	8001094 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 800113c:	4f1b      	ldr	r7, [pc, #108]	; (80011ac <HAL_RCCEx_PeriphCLKConfig+0x5bc>)
 800113e:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 8001142:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001146:	fa90 fea0 	rbit	lr, r0
 800114a:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 800114e:	fabe fe8e 	clz	lr, lr
 8001152:	fa96 f6a6 	rbit	r6, r6
 8001156:	f44f 3140 	mov.w	r1, #196608	; 0x30000
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800115a:	fab6 fc86 	clz	ip, r6
 800115e:	fa91 f1a1 	rbit	r1, r1
 8001162:	fab1 f681 	clz	r6, r1
 8001166:	fa90 f0a0 	rbit	r0, r0
 800116a:	6a21      	ldr	r1, [r4, #32]
 800116c:	69a3      	ldr	r3, [r4, #24]
 800116e:	0849      	lsrs	r1, r1, #1
 8001170:	3901      	subs	r1, #1
 8001172:	40b1      	lsls	r1, r6
 8001174:	69e6      	ldr	r6, [r4, #28]
 8001176:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800117a:	fa06 f60c 	lsl.w	r6, r6, ip
 800117e:	fab0 f080 	clz	r0, r0
 8001182:	4331      	orrs	r1, r6
 8001184:	fa22 f20e 	lsr.w	r2, r2, lr
 8001188:	4319      	orrs	r1, r3
 800118a:	fa02 f300 	lsl.w	r3, r2, r0
 800118e:	430b      	orrs	r3, r1
 8001190:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001194:	e77e      	b.n	8001094 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001196:	f7ff f8cd 	bl	8000334 <HAL_GetTick>
 800119a:	1b40      	subs	r0, r0, r5
 800119c:	2802      	cmp	r0, #2
 800119e:	f67f af7f 	bls.w	80010a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80011a2:	e58e      	b.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        return HAL_TIMEOUT;
      }
    }  
  }
  return HAL_OK;
}
 80011a4:	b003      	add	sp, #12
 80011a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800
 80011b0:	42470070 	.word	0x42470070

080011b4 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011b4:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ba:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011bc:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011be:	d403      	bmi.n	80011c8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011c0:	6823      	ldr	r3, [r4, #0]
 80011c2:	079d      	lsls	r5, r3, #30
 80011c4:	d440      	bmi.n	8001248 <HAL_RCC_OscConfig+0x94>
 80011c6:	e099      	b.n	80012fc <HAL_RCC_OscConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80011c8:	4ba6      	ldr	r3, [pc, #664]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	f002 020c 	and.w	r2, r2, #12
 80011d0:	2a04      	cmp	r2, #4
 80011d2:	d010      	beq.n	80011f6 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011d4:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80011d6:	f002 020c 	and.w	r2, r2, #12
 80011da:	2a08      	cmp	r2, #8
 80011dc:	d102      	bne.n	80011e4 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	0258      	lsls	r0, r3, #9
 80011e2:	d408      	bmi.n	80011f6 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011e4:	4a9f      	ldr	r2, [pc, #636]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80011e6:	6893      	ldr	r3, [r2, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011e8:	f003 030c 	and.w	r3, r3, #12
 80011ec:	2b0c      	cmp	r3, #12
 80011ee:	d10b      	bne.n	8001208 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011f0:	6853      	ldr	r3, [r2, #4]
 80011f2:	0259      	lsls	r1, r3, #9
 80011f4:	d508      	bpl.n	8001208 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f6:	4b9b      	ldr	r3, [pc, #620]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	039a      	lsls	r2, r3, #14
 80011fc:	d5e0      	bpl.n	80011c0 <HAL_RCC_OscConfig+0xc>
 80011fe:	6863      	ldr	r3, [r4, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1dd      	bne.n	80011c0 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001204:	2001      	movs	r0, #1
 8001206:	e154      	b.n	80014b2 <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001208:	4b97      	ldr	r3, [pc, #604]	; (8001468 <HAL_RCC_OscConfig+0x2b4>)
 800120a:	7922      	ldrb	r2, [r4, #4]
 800120c:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800120e:	6863      	ldr	r3, [r4, #4]
 8001210:	b16b      	cbz	r3, 800122e <HAL_RCC_OscConfig+0x7a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001212:	f7ff f88f 	bl	8000334 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001216:	4d93      	ldr	r5, [pc, #588]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001218:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121a:	682b      	ldr	r3, [r5, #0]
 800121c:	039b      	lsls	r3, r3, #14
 800121e:	d4cf      	bmi.n	80011c0 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff f888 	bl	8000334 <HAL_GetTick>
 8001224:	1b80      	subs	r0, r0, r6
 8001226:	2864      	cmp	r0, #100	; 0x64
 8001228:	d9f7      	bls.n	800121a <HAL_RCC_OscConfig+0x66>
          {
            return HAL_TIMEOUT;
 800122a:	2003      	movs	r0, #3
 800122c:	e141      	b.n	80014b2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800122e:	f7ff f881 	bl	8000334 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	4d8c      	ldr	r5, [pc, #560]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001236:	682b      	ldr	r3, [r5, #0]
 8001238:	039f      	lsls	r7, r3, #14
 800123a:	d5c1      	bpl.n	80011c0 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff f87a 	bl	8000334 <HAL_GetTick>
 8001240:	1b80      	subs	r0, r0, r6
 8001242:	2864      	cmp	r0, #100	; 0x64
 8001244:	d9f7      	bls.n	8001236 <HAL_RCC_OscConfig+0x82>
 8001246:	e7f0      	b.n	800122a <HAL_RCC_OscConfig+0x76>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001248:	4b86      	ldr	r3, [pc, #536]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	f012 0f0c 	tst.w	r2, #12
 8001250:	d010      	beq.n	8001274 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001252:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001254:	f002 020c 	and.w	r2, r2, #12
 8001258:	2a08      	cmp	r2, #8
 800125a:	d102      	bne.n	8001262 <HAL_RCC_OscConfig+0xae>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	0258      	lsls	r0, r3, #9
 8001260:	d508      	bpl.n	8001274 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001262:	4a80      	ldr	r2, [pc, #512]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 8001264:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b0c      	cmp	r3, #12
 800126c:	d117      	bne.n	800129e <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800126e:	6853      	ldr	r3, [r2, #4]
 8001270:	0259      	lsls	r1, r3, #9
 8001272:	d414      	bmi.n	800129e <HAL_RCC_OscConfig+0xea>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001274:	4b7b      	ldr	r3, [pc, #492]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	0792      	lsls	r2, r2, #30
 800127a:	d502      	bpl.n	8001282 <HAL_RCC_OscConfig+0xce>
 800127c:	68e2      	ldr	r2, [r4, #12]
 800127e:	2a01      	cmp	r2, #1
 8001280:	d1c0      	bne.n	8001204 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	21f8      	movs	r1, #248	; 0xf8
 8001286:	fa91 f1a1 	rbit	r1, r1
 800128a:	6920      	ldr	r0, [r4, #16]
 800128c:	fab1 f181 	clz	r1, r1
 8001290:	fa00 f101 	lsl.w	r1, r0, r1
 8001294:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001298:	430a      	orrs	r2, r1
 800129a:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129c:	e02e      	b.n	80012fc <HAL_RCC_OscConfig+0x148>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800129e:	68e2      	ldr	r2, [r4, #12]
 80012a0:	4b72      	ldr	r3, [pc, #456]	; (800146c <HAL_RCC_OscConfig+0x2b8>)
 80012a2:	b1ea      	cbz	r2, 80012e0 <HAL_RCC_OscConfig+0x12c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012a8:	f7ff f844 	bl	8000334 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ac:	4d6d      	ldr	r5, [pc, #436]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ae:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b0:	682b      	ldr	r3, [r5, #0]
 80012b2:	486c      	ldr	r0, [pc, #432]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80012b4:	079b      	lsls	r3, r3, #30
 80012b6:	d405      	bmi.n	80012c4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012b8:	f7ff f83c 	bl	8000334 <HAL_GetTick>
 80012bc:	1b80      	subs	r0, r0, r6
 80012be:	2802      	cmp	r0, #2
 80012c0:	d9f6      	bls.n	80012b0 <HAL_RCC_OscConfig+0xfc>
 80012c2:	e7b2      	b.n	800122a <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c4:	6803      	ldr	r3, [r0, #0]
 80012c6:	22f8      	movs	r2, #248	; 0xf8
 80012c8:	fa92 f2a2 	rbit	r2, r2
 80012cc:	6921      	ldr	r1, [r4, #16]
 80012ce:	fab2 f282 	clz	r2, r2
 80012d2:	fa01 f202 	lsl.w	r2, r1, r2
 80012d6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80012da:	4313      	orrs	r3, r2
 80012dc:	6003      	str	r3, [r0, #0]
 80012de:	e00d      	b.n	80012fc <HAL_RCC_OscConfig+0x148>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e2:	f7ff f827 	bl	8000334 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012e6:	4d5f      	ldr	r5, [pc, #380]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e8:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ea:	682b      	ldr	r3, [r5, #0]
 80012ec:	079f      	lsls	r7, r3, #30
 80012ee:	d505      	bpl.n	80012fc <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f0:	f7ff f820 	bl	8000334 <HAL_GetTick>
 80012f4:	1b80      	subs	r0, r0, r6
 80012f6:	2802      	cmp	r0, #2
 80012f8:	d9f7      	bls.n	80012ea <HAL_RCC_OscConfig+0x136>
 80012fa:	e796      	b.n	800122a <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012fc:	6823      	ldr	r3, [r4, #0]
 80012fe:	071e      	lsls	r6, r3, #28
 8001300:	d403      	bmi.n	800130a <HAL_RCC_OscConfig+0x156>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	075d      	lsls	r5, r3, #29
 8001306:	d545      	bpl.n	8001394 <HAL_RCC_OscConfig+0x1e0>
 8001308:	e01f      	b.n	800134a <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800130a:	6962      	ldr	r2, [r4, #20]
 800130c:	4b58      	ldr	r3, [pc, #352]	; (8001470 <HAL_RCC_OscConfig+0x2bc>)
 800130e:	b172      	cbz	r2, 800132e <HAL_RCC_OscConfig+0x17a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001314:	f7ff f80e 	bl	8000334 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001318:	4d52      	ldr	r5, [pc, #328]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800131a:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800131c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800131e:	0798      	lsls	r0, r3, #30
 8001320:	d4ef      	bmi.n	8001302 <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001322:	f7ff f807 	bl	8000334 <HAL_GetTick>
 8001326:	1b80      	subs	r0, r0, r6
 8001328:	2802      	cmp	r0, #2
 800132a:	d9f7      	bls.n	800131c <HAL_RCC_OscConfig+0x168>
 800132c:	e77d      	b.n	800122a <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800132e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001330:	f7ff f800 	bl	8000334 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001334:	4d4b      	ldr	r5, [pc, #300]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001336:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001338:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800133a:	0799      	lsls	r1, r3, #30
 800133c:	d5e1      	bpl.n	8001302 <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800133e:	f7fe fff9 	bl	8000334 <HAL_GetTick>
 8001342:	1b80      	subs	r0, r0, r6
 8001344:	2802      	cmp	r0, #2
 8001346:	d9f7      	bls.n	8001338 <HAL_RCC_OscConfig+0x184>
 8001348:	e76f      	b.n	800122a <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	4b45      	ldr	r3, [pc, #276]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001350:	4d48      	ldr	r5, [pc, #288]	; (8001474 <HAL_RCC_OscConfig+0x2c0>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001354:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001358:	641a      	str	r2, [r3, #64]	; 0x40
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001360:	9301      	str	r3, [sp, #4]
 8001362:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800136a:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800136c:	f7fe ffe2 	bl	8000334 <HAL_GetTick>
 8001370:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001372:	682b      	ldr	r3, [r5, #0]
 8001374:	05da      	lsls	r2, r3, #23
 8001376:	d510      	bpl.n	800139a <HAL_RCC_OscConfig+0x1e6>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001378:	4b3f      	ldr	r3, [pc, #252]	; (8001478 <HAL_RCC_OscConfig+0x2c4>)
 800137a:	7a22      	ldrb	r2, [r4, #8]
 800137c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800137e:	68a3      	ldr	r3, [r4, #8]
 8001380:	b1bb      	cbz	r3, 80013b2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001382:	f7fe ffd7 	bl	8000334 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001386:	4d37      	ldr	r5, [pc, #220]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001388:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138a:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800138e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001390:	079b      	lsls	r3, r3, #30
 8001392:	d508      	bpl.n	80013a6 <HAL_RCC_OscConfig+0x1f2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001394:	69a2      	ldr	r2, [r4, #24]
 8001396:	b9da      	cbnz	r2, 80013d0 <HAL_RCC_OscConfig+0x21c>
 8001398:	e062      	b.n	8001460 <HAL_RCC_OscConfig+0x2ac>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800139a:	f7fe ffcb 	bl	8000334 <HAL_GetTick>
 800139e:	1b80      	subs	r0, r0, r6
 80013a0:	2802      	cmp	r0, #2
 80013a2:	d9e6      	bls.n	8001372 <HAL_RCC_OscConfig+0x1be>
 80013a4:	e741      	b.n	800122a <HAL_RCC_OscConfig+0x76>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a6:	f7fe ffc5 	bl	8000334 <HAL_GetTick>
 80013aa:	1b80      	subs	r0, r0, r6
 80013ac:	42b8      	cmp	r0, r7
 80013ae:	d9ee      	bls.n	800138e <HAL_RCC_OscConfig+0x1da>
 80013b0:	e73b      	b.n	800122a <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b2:	f7fe ffbf 	bl	8000334 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013b6:	4d2b      	ldr	r5, [pc, #172]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b8:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013be:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013c0:	0798      	lsls	r0, r3, #30
 80013c2:	d5e7      	bpl.n	8001394 <HAL_RCC_OscConfig+0x1e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c4:	f7fe ffb6 	bl	8000334 <HAL_GetTick>
 80013c8:	1b80      	subs	r0, r0, r6
 80013ca:	42b8      	cmp	r0, r7
 80013cc:	d9f7      	bls.n	80013be <HAL_RCC_OscConfig+0x20a>
 80013ce:	e72c      	b.n	800122a <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013d0:	4d24      	ldr	r5, [pc, #144]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80013d2:	68ab      	ldr	r3, [r5, #8]
 80013d4:	f003 030c 	and.w	r3, r3, #12
 80013d8:	2b08      	cmp	r3, #8
 80013da:	f43f af13 	beq.w	8001204 <HAL_RCC_OscConfig+0x50>
 80013de:	4e27      	ldr	r6, [pc, #156]	; (800147c <HAL_RCC_OscConfig+0x2c8>)
 80013e0:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e2:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e4:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e6:	d158      	bne.n	800149a <HAL_RCC_OscConfig+0x2e6>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e8:	f7fe ffa4 	bl	8000334 <HAL_GetTick>
 80013ec:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ee:	682b      	ldr	r3, [r5, #0]
 80013f0:	4f1c      	ldr	r7, [pc, #112]	; (8001464 <HAL_RCC_OscConfig+0x2b0>)
 80013f2:	0199      	lsls	r1, r3, #6
 80013f4:	d444      	bmi.n	8001480 <HAL_RCC_OscConfig+0x2cc>
 80013f6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80013fa:	fa92 f2a2 	rbit	r2, r2
 80013fe:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001402:	fab2 fc82 	clz	ip, r2
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800140e:	fab3 fe83 	clz	lr, r3
 8001412:	fa91 f1a1 	rbit	r1, r1
 8001416:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800141a:	fab1 f581 	clz	r5, r1
 800141e:	fa92 f2a2 	rbit	r2, r2
 8001422:	69e3      	ldr	r3, [r4, #28]
 8001424:	fab2 f082 	clz	r0, r2
 8001428:	6a22      	ldr	r2, [r4, #32]
 800142a:	ea43 0102 	orr.w	r1, r3, r2
 800142e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001430:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001432:	fa02 f20c 	lsl.w	r2, r2, ip
 8001436:	4311      	orrs	r1, r2
 8001438:	085a      	lsrs	r2, r3, #1
 800143a:	3a01      	subs	r2, #1
 800143c:	fa02 f30e 	lsl.w	r3, r2, lr
 8001440:	430b      	orrs	r3, r1
 8001442:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001444:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001446:	40a9      	lsls	r1, r5
 8001448:	430b      	orrs	r3, r1
 800144a:	4082      	lsls	r2, r0
 800144c:	4313      	orrs	r3, r2
 800144e:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001450:	2301      	movs	r3, #1
 8001452:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7fe ff6e 	bl	8000334 <HAL_GetTick>
 8001458:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	019a      	lsls	r2, r3, #6
 800145e:	d516      	bpl.n	800148e <HAL_RCC_OscConfig+0x2da>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001460:	2000      	movs	r0, #0
 8001462:	e026      	b.n	80014b2 <HAL_RCC_OscConfig+0x2fe>
 8001464:	40023800 	.word	0x40023800
 8001468:	40023802 	.word	0x40023802
 800146c:	42470000 	.word	0x42470000
 8001470:	42470e80 	.word	0x42470e80
 8001474:	40007000 	.word	0x40007000
 8001478:	40023870 	.word	0x40023870
 800147c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001480:	f7fe ff58 	bl	8000334 <HAL_GetTick>
 8001484:	ebc8 0000 	rsb	r0, r8, r0
 8001488:	2802      	cmp	r0, #2
 800148a:	d9b0      	bls.n	80013ee <HAL_RCC_OscConfig+0x23a>
 800148c:	e6cd      	b.n	800122a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148e:	f7fe ff51 	bl	8000334 <HAL_GetTick>
 8001492:	1b00      	subs	r0, r0, r4
 8001494:	2802      	cmp	r0, #2
 8001496:	d9e0      	bls.n	800145a <HAL_RCC_OscConfig+0x2a6>
 8001498:	e6c7      	b.n	800122a <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149a:	f7fe ff4b 	bl	8000334 <HAL_GetTick>
 800149e:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a0:	682b      	ldr	r3, [r5, #0]
 80014a2:	019b      	lsls	r3, r3, #6
 80014a4:	d5dc      	bpl.n	8001460 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a6:	f7fe ff45 	bl	8000334 <HAL_GetTick>
 80014aa:	1b00      	subs	r0, r0, r4
 80014ac:	2802      	cmp	r0, #2
 80014ae:	d9f7      	bls.n	80014a0 <HAL_RCC_OscConfig+0x2ec>
 80014b0:	e6bb      	b.n	800122a <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80014b2:	b002      	add	sp, #8
 80014b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080014b8 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014b8:	4930      	ldr	r1, [pc, #192]	; (800157c <HAL_RCC_GetSysClockFreq+0xc4>)
 80014ba:	6888      	ldr	r0, [r1, #8]
 80014bc:	f000 000c 	and.w	r0, r0, #12
 80014c0:	2808      	cmp	r0, #8
 80014c2:	d008      	beq.n	80014d6 <HAL_RCC_GetSysClockFreq+0x1e>
 80014c4:	280c      	cmp	r0, #12
 80014c6:	d02f      	beq.n	8001528 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014c8:	4a2d      	ldr	r2, [pc, #180]	; (8001580 <HAL_RCC_GetSysClockFreq+0xc8>)
 80014ca:	4b2e      	ldr	r3, [pc, #184]	; (8001584 <HAL_RCC_GetSysClockFreq+0xcc>)
 80014cc:	2804      	cmp	r0, #4
 80014ce:	bf0c      	ite	eq
 80014d0:	4618      	moveq	r0, r3
 80014d2:	4610      	movne	r0, r2
 80014d4:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014d6:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014d8:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014da:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014de:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80014e2:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80014e6:	684b      	ldr	r3, [r1, #4]
 80014e8:	fa92 f2a2 	rbit	r2, r2
 80014ec:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80014f0:	fab2 f282 	clz	r2, r2
 80014f4:	ea01 0103 	and.w	r1, r1, r3
 80014f8:	fa21 f102 	lsr.w	r1, r1, r2
 80014fc:	bf14      	ite	ne
 80014fe:	4a21      	ldrne	r2, [pc, #132]	; (8001584 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001500:	4a1f      	ldreq	r2, [pc, #124]	; (8001580 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001502:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001506:	4a1d      	ldr	r2, [pc, #116]	; (800157c <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001508:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800150c:	6852      	ldr	r2, [r2, #4]
 800150e:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001512:	fa90 f0a0 	rbit	r0, r0
 8001516:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 800151a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800151e:	fa22 f000 	lsr.w	r0, r2, r0
 8001522:	3001      	adds	r0, #1
 8001524:	0040      	lsls	r0, r0, #1
 8001526:	e025      	b.n	8001574 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001528:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800152a:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800152c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001530:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001534:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001538:	684b      	ldr	r3, [r1, #4]
 800153a:	fa92 f2a2 	rbit	r2, r2
 800153e:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001542:	fab2 f282 	clz	r2, r2
 8001546:	ea01 0103 	and.w	r1, r1, r3
 800154a:	fa21 f102 	lsr.w	r1, r1, r2
 800154e:	bf14      	ite	ne
 8001550:	4a0c      	ldrne	r2, [pc, #48]	; (8001584 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001552:	4a0b      	ldreq	r2, [pc, #44]	; (8001580 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001554:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8001558:	4a08      	ldr	r2, [pc, #32]	; (800157c <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800155a:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800155e:	6852      	ldr	r2, [r2, #4]
 8001560:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8001564:	fa90 f0a0 	rbit	r0, r0
 8001568:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 800156c:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001570:	fa22 f000 	lsr.w	r0, r2, r0
 8001574:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	40023800 	.word	0x40023800
 8001580:	00f42400 	.word	0x00f42400
 8001584:	007a1200 	.word	0x007a1200

08001588 <SD_CmdResp2Error>:
  */
static HAL_SD_ErrorTypedef SD_CmdResp2Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  while (!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001588:	6803      	ldr	r3, [r0, #0]
 800158a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800158c:	f012 0f45 	tst.w	r2, #69	; 0x45
 8001590:	d0fb      	beq.n	800158a <SD_CmdResp2Error+0x2>
  {
  }
    
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001592:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001594:	0752      	lsls	r2, r2, #29
 8001596:	d503      	bpl.n	80015a0 <SD_CmdResp2Error+0x18>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001598:	2204      	movs	r2, #4
 800159a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return errorstate;
 800159c:	2003      	movs	r0, #3
 800159e:	4770      	bx	lr
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 80015a0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80015a2:	f010 0001 	ands.w	r0, r0, #1
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 80015a6:	bf15      	itete	ne
 80015a8:	2001      	movne	r0, #1
  {
    /* No error flag set */
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80015aa:	f240 52ff 	movweq	r2, #1535	; 0x5ff
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 80015ae:	6398      	strne	r0, [r3, #56]	; 0x38
  {
    /* No error flag set */
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80015b0:	639a      	streq	r2, [r3, #56]	; 0x38
  
  return errorstate;
}
 80015b2:	4770      	bx	lr

080015b4 <SD_IsCardProgramming>:
  * @param  hsd: SD handle
  * @param  pStatus: pointer to the variable that will contain the SD card state  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
 80015b4:	b570      	push	{r4, r5, r6, lr}
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0U;
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 80015b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @param  hsd: SD handle
  * @param  pStatus: pointer to the variable that will contain the SD card state  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
 80015b8:	b086      	sub	sp, #24
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0U;
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 80015ba:	041b      	lsls	r3, r3, #16
 80015bc:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 80015be:	230d      	movs	r3, #13
  * @param  hsd: SD handle
  * @param  pStatus: pointer to the variable that will contain the SD card state  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
 80015c0:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0U;
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 80015c2:	9302      	str	r3, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80015c4:	2340      	movs	r3, #64	; 0x40
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0U;
 80015c6:	2200      	movs	r2, #0
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80015c8:	9303      	str	r3, [sp, #12]
  * @param  hsd: SD handle
  * @param  pStatus: pointer to the variable that will contain the SD card state  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
 80015ca:	460e      	mov	r6, r1
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80015cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80015d0:	a901      	add	r1, sp, #4
 80015d2:	6800      	ldr	r0, [r0, #0]
  */
static HAL_SD_ErrorTypedef SD_IsCardProgramming(SD_HandleTypeDef *hsd, uint8_t *pStatus)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  __IO uint32_t responseR1 = 0U;
 80015d4:	9200      	str	r2, [sp, #0]
  
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 80015d6:	9204      	str	r2, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80015d8:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80015da:	f001 f868 	bl	80026ae <SDIO_SendCommand>
  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 80015de:	6828      	ldr	r0, [r5, #0]
 80015e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80015e2:	f013 0f45 	tst.w	r3, #69	; 0x45
 80015e6:	d0fb      	beq.n	80015e0 <SD_IsCardProgramming+0x2c>
  {
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 80015e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80015ea:	075b      	lsls	r3, r3, #29
 80015ec:	d503      	bpl.n	80015f6 <SD_IsCardProgramming+0x42>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 80015ee:	2304      	movs	r3, #4
 80015f0:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 80015f2:	2003      	movs	r0, #3
 80015f4:	e07c      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 80015f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80015f8:	f013 0401 	ands.w	r4, r3, #1
 80015fc:	d003      	beq.n	8001606 <SD_IsCardProgramming+0x52>
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 80015fe:	2301      	movs	r3, #1
 8001600:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 8001602:	4618      	mov	r0, r3
 8001604:	e074      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  {
    /* No error flag set */
  }
  
  /* Check response received is of desired command */
  if((uint32_t)SDIO_GetCommandResponse(hsd->Instance) != SD_CMD_SEND_STATUS)
 8001606:	f001 f865 	bl	80026d4 <SDIO_GetCommandResponse>
 800160a:	280d      	cmp	r0, #13
 800160c:	d001      	beq.n	8001612 <SD_IsCardProgramming+0x5e>
  {
    errorstate = SD_ILLEGAL_CMD;
    
    return errorstate;
 800160e:	2010      	movs	r0, #16
 8001610:	e06e      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001612:	682b      	ldr	r3, [r5, #0]
 8001614:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001618:	639a      	str	r2, [r3, #56]	; 0x38
  
  
  /* We have received response, retrieve it for analysis */
  responseR1 = SDIO_GetResponse(SDIO_RESP1);
 800161a:	4620      	mov	r0, r4
 800161c:	f001 f85e 	bl	80026dc <SDIO_GetResponse>
 8001620:	9000      	str	r0, [sp, #0]
  
  /* Find out card status */
  *pStatus = (uint8_t)((responseR1 >> 9U) & 0x0000000FU);
 8001622:	9b00      	ldr	r3, [sp, #0]
  
  if((responseR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8001624:	4833      	ldr	r0, [pc, #204]	; (80016f4 <SD_IsCardProgramming+0x140>)
  
  /* We have received response, retrieve it for analysis */
  responseR1 = SDIO_GetResponse(SDIO_RESP1);
  
  /* Find out card status */
  *pStatus = (uint8_t)((responseR1 >> 9U) & 0x0000000FU);
 8001626:	f3c3 2343 	ubfx	r3, r3, #9, #4
 800162a:	7033      	strb	r3, [r6, #0]
  
  if((responseR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 800162c:	9b00      	ldr	r3, [sp, #0]
 800162e:	4018      	ands	r0, r3
 8001630:	2800      	cmp	r0, #0
 8001632:	d05d      	beq.n	80016f0 <SD_IsCardProgramming+0x13c>
  {
    return errorstate;
  }
  
  if((responseR1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 8001634:	9b00      	ldr	r3, [sp, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	db39      	blt.n	80016ae <SD_IsCardProgramming+0xfa>
  {
    return(SD_ADDR_OUT_OF_RANGE);
  }
  
  if((responseR1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 800163a:	9b00      	ldr	r3, [sp, #0]
 800163c:	005d      	lsls	r5, r3, #1
 800163e:	d438      	bmi.n	80016b2 <SD_IsCardProgramming+0xfe>
  {
    return(SD_ADDR_MISALIGNED);
  }
  
  if((responseR1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 8001640:	9b00      	ldr	r3, [sp, #0]
 8001642:	009c      	lsls	r4, r3, #2
 8001644:	d437      	bmi.n	80016b6 <SD_IsCardProgramming+0x102>
  {
    return(SD_BLOCK_LEN_ERR);
  }
  
  if((responseR1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 8001646:	9b00      	ldr	r3, [sp, #0]
 8001648:	00d9      	lsls	r1, r3, #3
 800164a:	d436      	bmi.n	80016ba <SD_IsCardProgramming+0x106>
  {
    return(SD_ERASE_SEQ_ERR);
  }
  
  if((responseR1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 800164c:	9b00      	ldr	r3, [sp, #0]
 800164e:	011a      	lsls	r2, r3, #4
 8001650:	d435      	bmi.n	80016be <SD_IsCardProgramming+0x10a>
  {
    return(SD_BAD_ERASE_PARAM);
  }
  
  if((responseR1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8001652:	9b00      	ldr	r3, [sp, #0]
 8001654:	015b      	lsls	r3, r3, #5
 8001656:	d434      	bmi.n	80016c2 <SD_IsCardProgramming+0x10e>
  {
    return(SD_WRITE_PROT_VIOLATION);
  }
  
  if((responseR1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 8001658:	9b00      	ldr	r3, [sp, #0]
 800165a:	01de      	lsls	r6, r3, #7
 800165c:	d433      	bmi.n	80016c6 <SD_IsCardProgramming+0x112>
  {
    return(SD_LOCK_UNLOCK_FAILED);
  }
  
  if((responseR1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 800165e:	9b00      	ldr	r3, [sp, #0]
 8001660:	021d      	lsls	r5, r3, #8
 8001662:	d432      	bmi.n	80016ca <SD_IsCardProgramming+0x116>
  {
    return(SD_COM_CRC_FAILED);
  }
  
  if((responseR1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 8001664:	9b00      	ldr	r3, [sp, #0]
 8001666:	025c      	lsls	r4, r3, #9
 8001668:	d4d1      	bmi.n	800160e <SD_IsCardProgramming+0x5a>
  {
    return(SD_ILLEGAL_CMD);
  }
  
  if((responseR1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 800166a:	9b00      	ldr	r3, [sp, #0]
 800166c:	0299      	lsls	r1, r3, #10
 800166e:	d42e      	bmi.n	80016ce <SD_IsCardProgramming+0x11a>
  {
    return(SD_CARD_ECC_FAILED);
  }
  
  if((responseR1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 8001670:	9b00      	ldr	r3, [sp, #0]
 8001672:	02da      	lsls	r2, r3, #11
 8001674:	d42d      	bmi.n	80016d2 <SD_IsCardProgramming+0x11e>
  {
    return(SD_CC_ERROR);
  }
  
  if((responseR1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 8001676:	9b00      	ldr	r3, [sp, #0]
 8001678:	031b      	lsls	r3, r3, #12
 800167a:	d42c      	bmi.n	80016d6 <SD_IsCardProgramming+0x122>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }
  
  if((responseR1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 800167c:	9b00      	ldr	r3, [sp, #0]
 800167e:	035e      	lsls	r6, r3, #13
 8001680:	d42b      	bmi.n	80016da <SD_IsCardProgramming+0x126>
  {
    return(SD_STREAM_READ_UNDERRUN);
  }
  
  if((responseR1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8001682:	9b00      	ldr	r3, [sp, #0]
 8001684:	039d      	lsls	r5, r3, #14
 8001686:	d42a      	bmi.n	80016de <SD_IsCardProgramming+0x12a>
  {
    return(SD_STREAM_WRITE_OVERRUN);
  }
  
  if((responseR1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 8001688:	9b00      	ldr	r3, [sp, #0]
 800168a:	03dc      	lsls	r4, r3, #15
 800168c:	d429      	bmi.n	80016e2 <SD_IsCardProgramming+0x12e>
  {
    return(SD_CID_CSD_OVERWRITE);
  }
  
  if((responseR1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 800168e:	9b00      	ldr	r3, [sp, #0]
 8001690:	0419      	lsls	r1, r3, #16
 8001692:	d428      	bmi.n	80016e6 <SD_IsCardProgramming+0x132>
  {
    return(SD_WP_ERASE_SKIP);
  }
  
  if((responseR1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 8001694:	9b00      	ldr	r3, [sp, #0]
 8001696:	045a      	lsls	r2, r3, #17
 8001698:	d427      	bmi.n	80016ea <SD_IsCardProgramming+0x136>
  {
    return(SD_CARD_ECC_DISABLED);
  }
  
  if((responseR1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 800169a:	9b00      	ldr	r3, [sp, #0]
 800169c:	049b      	lsls	r3, r3, #18
 800169e:	d426      	bmi.n	80016ee <SD_IsCardProgramming+0x13a>
  {
    return(SD_ERASE_RESET);
  }
  
  if((responseR1 & SD_OCR_AKE_SEQ_ERROR) == SD_OCR_AKE_SEQ_ERROR)
 80016a0:	9b00      	ldr	r3, [sp, #0]
  {
    return(SD_AKE_SEQ_ERROR);
 80016a2:	f013 0f08 	tst.w	r3, #8
 80016a6:	bf0c      	ite	eq
 80016a8:	2000      	moveq	r0, #0
 80016aa:	201a      	movne	r0, #26
 80016ac:	e020      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
    return errorstate;
  }
  
  if((responseR1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
  {
    return(SD_ADDR_OUT_OF_RANGE);
 80016ae:	201c      	movs	r0, #28
 80016b0:	e01e      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
  {
    return(SD_ADDR_MISALIGNED);
 80016b2:	2009      	movs	r0, #9
 80016b4:	e01c      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
  {
    return(SD_BLOCK_LEN_ERR);
 80016b6:	200a      	movs	r0, #10
 80016b8:	e01a      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
  {
    return(SD_ERASE_SEQ_ERR);
 80016ba:	200b      	movs	r0, #11
 80016bc:	e018      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
  {
    return(SD_BAD_ERASE_PARAM);
 80016be:	200c      	movs	r0, #12
 80016c0:	e016      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
  {
    return(SD_WRITE_PROT_VIOLATION);
 80016c2:	200d      	movs	r0, #13
 80016c4:	e014      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
  {
    return(SD_LOCK_UNLOCK_FAILED);
 80016c6:	200e      	movs	r0, #14
 80016c8:	e012      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 80016ca:	200f      	movs	r0, #15
 80016cc:	e010      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
    return(SD_ILLEGAL_CMD);
  }
  
  if((responseR1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
  {
    return(SD_CARD_ECC_FAILED);
 80016ce:	2011      	movs	r0, #17
 80016d0:	e00e      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
  {
    return(SD_CC_ERROR);
 80016d2:	2012      	movs	r0, #18
 80016d4:	e00c      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 80016d6:	2013      	movs	r0, #19
 80016d8:	e00a      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
  {
    return(SD_STREAM_READ_UNDERRUN);
 80016da:	2014      	movs	r0, #20
 80016dc:	e008      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
  {
    return(SD_STREAM_WRITE_OVERRUN);
 80016de:	2015      	movs	r0, #21
 80016e0:	e006      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
  {
    return(SD_CID_CSD_OVERWRITE);
 80016e2:	2016      	movs	r0, #22
 80016e4:	e004      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
  {
    return(SD_WP_ERASE_SKIP);
 80016e6:	2017      	movs	r0, #23
 80016e8:	e002      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
  {
    return(SD_CARD_ECC_DISABLED);
 80016ea:	2018      	movs	r0, #24
 80016ec:	e000      	b.n	80016f0 <SD_IsCardProgramming+0x13c>
  }
  
  if((responseR1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
  {
    return(SD_ERASE_RESET);
 80016ee:	2019      	movs	r0, #25
  {
    return(SD_AKE_SEQ_ERROR);
  }
  
  return errorstate;
}   
 80016f0:	b006      	add	sp, #24
 80016f2:	bd70      	pop	{r4, r5, r6, pc}
 80016f4:	fdffe008 	.word	0xfdffe008

080016f8 <SD_CmdResp1Error>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_CmdResp1Error(SD_HandleTypeDef *hsd, uint8_t SD_CMD)
{
 80016f8:	b570      	push	{r4, r5, r6, lr}
 80016fa:	4605      	mov	r5, r0
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t response_r1;
  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 80016fc:	6800      	ldr	r0, [r0, #0]
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_CmdResp1Error(SD_HandleTypeDef *hsd, uint8_t SD_CMD)
{
 80016fe:	460e      	mov	r6, r1
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t response_r1;
  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001700:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001702:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001706:	d0fb      	beq.n	8001700 <SD_CmdResp1Error+0x8>
  {
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001708:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800170a:	075b      	lsls	r3, r3, #29
 800170c:	d503      	bpl.n	8001716 <SD_CmdResp1Error+0x1e>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 800170e:	2304      	movs	r3, #4
 8001710:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 8001712:	2003      	movs	r0, #3
 8001714:	bd70      	pop	{r4, r5, r6, pc}
  }
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 8001716:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001718:	f013 0401 	ands.w	r4, r3, #1
 800171c:	d002      	beq.n	8001724 <SD_CmdResp1Error+0x2c>
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 800171e:	2301      	movs	r3, #1
 8001720:	6383      	str	r3, [r0, #56]	; 0x38
 8001722:	e039      	b.n	8001798 <SD_CmdResp1Error+0xa0>
    
    return errorstate;
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(hsd->Instance) != SD_CMD)
 8001724:	f000 ffd6 	bl	80026d4 <SDIO_GetCommandResponse>
 8001728:	42b0      	cmp	r0, r6
 800172a:	d001      	beq.n	8001730 <SD_CmdResp1Error+0x38>
  {
    errorstate = SD_ILLEGAL_CMD;
    
    return errorstate;
 800172c:	2010      	movs	r0, #16
 800172e:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001730:	682b      	ldr	r3, [r5, #0]
 8001732:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001736:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8001738:	4620      	mov	r0, r4
 800173a:	f000 ffcf 	bl	80026dc <SDIO_GetResponse>
  
  if((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 800173e:	4b28      	ldr	r3, [pc, #160]	; (80017e0 <SD_CmdResp1Error+0xe8>)
 8001740:	4003      	ands	r3, r0
 8001742:	b34b      	cbz	r3, 8001798 <SD_CmdResp1Error+0xa0>
  {
    return errorstate;
  }
  
  if((response_r1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
 8001744:	2800      	cmp	r0, #0
 8001746:	db29      	blt.n	800179c <SD_CmdResp1Error+0xa4>
  {
    return(SD_ADDR_OUT_OF_RANGE);
  }
  
  if((response_r1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
 8001748:	0045      	lsls	r5, r0, #1
 800174a:	d429      	bmi.n	80017a0 <SD_CmdResp1Error+0xa8>
  {
    return(SD_ADDR_MISALIGNED);
  }
  
  if((response_r1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
 800174c:	0084      	lsls	r4, r0, #2
 800174e:	d429      	bmi.n	80017a4 <SD_CmdResp1Error+0xac>
  {
    return(SD_BLOCK_LEN_ERR);
  }
  
  if((response_r1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
 8001750:	00c1      	lsls	r1, r0, #3
 8001752:	d429      	bmi.n	80017a8 <SD_CmdResp1Error+0xb0>
  {
    return(SD_ERASE_SEQ_ERR);
  }
  
  if((response_r1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
 8001754:	0102      	lsls	r2, r0, #4
 8001756:	d429      	bmi.n	80017ac <SD_CmdResp1Error+0xb4>
  {
    return(SD_BAD_ERASE_PARAM);
  }
  
  if((response_r1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
 8001758:	0143      	lsls	r3, r0, #5
 800175a:	d429      	bmi.n	80017b0 <SD_CmdResp1Error+0xb8>
  {
    return(SD_WRITE_PROT_VIOLATION);
  }
  
  if((response_r1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
 800175c:	01c6      	lsls	r6, r0, #7
 800175e:	d429      	bmi.n	80017b4 <SD_CmdResp1Error+0xbc>
  {
    return(SD_LOCK_UNLOCK_FAILED);
  }
  
  if((response_r1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
 8001760:	0205      	lsls	r5, r0, #8
 8001762:	d429      	bmi.n	80017b8 <SD_CmdResp1Error+0xc0>
  {
    return(SD_COM_CRC_FAILED);
  }
  
  if((response_r1 & SD_OCR_ILLEGAL_CMD) == SD_OCR_ILLEGAL_CMD)
 8001764:	0244      	lsls	r4, r0, #9
 8001766:	d4e1      	bmi.n	800172c <SD_CmdResp1Error+0x34>
  {
    return(SD_ILLEGAL_CMD);
  }
  
  if((response_r1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
 8001768:	0281      	lsls	r1, r0, #10
 800176a:	d427      	bmi.n	80017bc <SD_CmdResp1Error+0xc4>
  {
    return(SD_CARD_ECC_FAILED);
  }
  
  if((response_r1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
 800176c:	02c2      	lsls	r2, r0, #11
 800176e:	d427      	bmi.n	80017c0 <SD_CmdResp1Error+0xc8>
  {
    return(SD_CC_ERROR);
  }
  
  if((response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
 8001770:	0303      	lsls	r3, r0, #12
 8001772:	d427      	bmi.n	80017c4 <SD_CmdResp1Error+0xcc>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }
  
  if((response_r1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
 8001774:	0346      	lsls	r6, r0, #13
 8001776:	d427      	bmi.n	80017c8 <SD_CmdResp1Error+0xd0>
  {
    return(SD_STREAM_READ_UNDERRUN);
  }
  
  if((response_r1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
 8001778:	0385      	lsls	r5, r0, #14
 800177a:	d427      	bmi.n	80017cc <SD_CmdResp1Error+0xd4>
  {
    return(SD_STREAM_WRITE_OVERRUN);
  }
  
  if((response_r1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
 800177c:	03c4      	lsls	r4, r0, #15
 800177e:	d427      	bmi.n	80017d0 <SD_CmdResp1Error+0xd8>
  {
    return(SD_CID_CSD_OVERWRITE);
  }
  
  if((response_r1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
 8001780:	0401      	lsls	r1, r0, #16
 8001782:	d427      	bmi.n	80017d4 <SD_CmdResp1Error+0xdc>
  {
    return(SD_WP_ERASE_SKIP);
  }
  
  if((response_r1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
 8001784:	0442      	lsls	r2, r0, #17
 8001786:	d427      	bmi.n	80017d8 <SD_CmdResp1Error+0xe0>
  {
    return(SD_CARD_ECC_DISABLED);
  }
  
  if((response_r1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
 8001788:	0483      	lsls	r3, r0, #18
 800178a:	d427      	bmi.n	80017dc <SD_CmdResp1Error+0xe4>
    return(SD_ERASE_RESET);
  }
  
  if((response_r1 & SD_OCR_AKE_SEQ_ERROR) == SD_OCR_AKE_SEQ_ERROR)
  {
    return(SD_AKE_SEQ_ERROR);
 800178c:	f010 0f08 	tst.w	r0, #8
 8001790:	bf0c      	ite	eq
 8001792:	2000      	moveq	r0, #0
 8001794:	201a      	movne	r0, #26
 8001796:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  return errorstate;
 8001798:	4618      	mov	r0, r3
 800179a:	bd70      	pop	{r4, r5, r6, pc}
    return errorstate;
  }
  
  if((response_r1 & SD_OCR_ADDR_OUT_OF_RANGE) == SD_OCR_ADDR_OUT_OF_RANGE)
  {
    return(SD_ADDR_OUT_OF_RANGE);
 800179c:	201c      	movs	r0, #28
 800179e:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_ADDR_MISALIGNED) == SD_OCR_ADDR_MISALIGNED)
  {
    return(SD_ADDR_MISALIGNED);
 80017a0:	2009      	movs	r0, #9
 80017a2:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_BLOCK_LEN_ERR) == SD_OCR_BLOCK_LEN_ERR)
  {
    return(SD_BLOCK_LEN_ERR);
 80017a4:	200a      	movs	r0, #10
 80017a6:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_ERASE_SEQ_ERR) == SD_OCR_ERASE_SEQ_ERR)
  {
    return(SD_ERASE_SEQ_ERR);
 80017a8:	200b      	movs	r0, #11
 80017aa:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_BAD_ERASE_PARAM) == SD_OCR_BAD_ERASE_PARAM)
  {
    return(SD_BAD_ERASE_PARAM);
 80017ac:	200c      	movs	r0, #12
 80017ae:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_WRITE_PROT_VIOLATION) == SD_OCR_WRITE_PROT_VIOLATION)
  {
    return(SD_WRITE_PROT_VIOLATION);
 80017b0:	200d      	movs	r0, #13
 80017b2:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_LOCK_UNLOCK_FAILED) == SD_OCR_LOCK_UNLOCK_FAILED)
  {
    return(SD_LOCK_UNLOCK_FAILED);
 80017b4:	200e      	movs	r0, #14
 80017b6:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_COM_CRC_FAILED) == SD_OCR_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 80017b8:	200f      	movs	r0, #15
 80017ba:	bd70      	pop	{r4, r5, r6, pc}
    return(SD_ILLEGAL_CMD);
  }
  
  if((response_r1 & SD_OCR_CARD_ECC_FAILED) == SD_OCR_CARD_ECC_FAILED)
  {
    return(SD_CARD_ECC_FAILED);
 80017bc:	2011      	movs	r0, #17
 80017be:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_CC_ERROR) == SD_OCR_CC_ERROR)
  {
    return(SD_CC_ERROR);
 80017c0:	2012      	movs	r0, #18
 80017c2:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR) == SD_OCR_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 80017c4:	2013      	movs	r0, #19
 80017c6:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_STREAM_READ_UNDERRUN) == SD_OCR_STREAM_READ_UNDERRUN)
  {
    return(SD_STREAM_READ_UNDERRUN);
 80017c8:	2014      	movs	r0, #20
 80017ca:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_STREAM_WRITE_OVERRUN) == SD_OCR_STREAM_WRITE_OVERRUN)
  {
    return(SD_STREAM_WRITE_OVERRUN);
 80017cc:	2015      	movs	r0, #21
 80017ce:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_CID_CSD_OVERWRITE) == SD_OCR_CID_CSD_OVERWRITE)
  {
    return(SD_CID_CSD_OVERWRITE);
 80017d0:	2016      	movs	r0, #22
 80017d2:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_WP_ERASE_SKIP) == SD_OCR_WP_ERASE_SKIP)
  {
    return(SD_WP_ERASE_SKIP);
 80017d4:	2017      	movs	r0, #23
 80017d6:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_CARD_ECC_DISABLED) == SD_OCR_CARD_ECC_DISABLED)
  {
    return(SD_CARD_ECC_DISABLED);
 80017d8:	2018      	movs	r0, #24
 80017da:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  if((response_r1 & SD_OCR_ERASE_RESET) == SD_OCR_ERASE_RESET)
  {
    return(SD_ERASE_RESET);
 80017dc:	2019      	movs	r0, #25
  {
    return(SD_AKE_SEQ_ERROR);
  }
  
  return errorstate;
}
 80017de:	bd70      	pop	{r4, r5, r6, pc}
 80017e0:	fdffe008 	.word	0xfdffe008

080017e4 <SD_FindSCR>:
  * @param  hsd: SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80017e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e6:	b08f      	sub	sp, #60	; 0x3c
  SDIO_CmdInitTypeDef  sdio_cmdinitstructure;
  SDIO_DataInitTypeDef sdio_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 80017e8:	2300      	movs	r3, #0
  * @param  hsd: SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80017ea:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdio_cmdinitstructure;
  SDIO_DataInitTypeDef sdio_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 80017ec:	9301      	str	r3, [sp, #4]
 80017ee:	9302      	str	r3, [sp, #8]
  
  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)8U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80017f0:	2410      	movs	r4, #16
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80017f2:	2240      	movs	r2, #64	; 0x40
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 80017f4:	9306      	str	r3, [sp, #24]
  * @param  hsd: SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80017f6:	460e      	mov	r6, r1
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)8U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80017f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80017fc:	a903      	add	r1, sp, #12
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
  
  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)8U;
 80017fe:	2708      	movs	r7, #8
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001800:	6800      	ldr	r0, [r0, #0]
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
  
  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)8U;
 8001802:	9703      	str	r7, [sp, #12]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8001804:	9404      	str	r4, [sp, #16]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001806:	9205      	str	r2, [sp, #20]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001808:	9307      	str	r3, [sp, #28]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800180a:	f000 ff50 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 800180e:	4621      	mov	r1, r4
 8001810:	4628      	mov	r0, r5
 8001812:	f7ff ff71 	bl	80016f8 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8001816:	2800      	cmp	r0, #0
 8001818:	d158      	bne.n	80018cc <SD_FindSCR+0xe8>
  {
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16U);
 800181a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800181c:	6828      	ldr	r0, [r5, #0]
  {
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16U);
 800181e:	40a3      	lsls	r3, r4
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001820:	a903      	add	r1, sp, #12
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001822:	2437      	movs	r4, #55	; 0x37
  {
    return errorstate;
  }
  
  /* Send CMD55 APP_CMD with argument as card's RCA */
  sdio_cmdinitstructure.Argument         = (uint32_t)((hsd->RCA) << 16U);
 8001824:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001826:	9404      	str	r4, [sp, #16]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001828:	f000 ff41 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 800182c:	4621      	mov	r1, r4
 800182e:	4628      	mov	r0, r5
 8001830:	f7ff ff62 	bl	80016f8 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 8001834:	4604      	mov	r4, r0
 8001836:	2800      	cmp	r0, #0
 8001838:	d148      	bne.n	80018cc <SD_FindSCR+0xe8>
  {
    return errorstate;
  }
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	9308      	str	r3, [sp, #32]
  sdio_datainitstructure.DataLength    = 8U;
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8001840:	2330      	movs	r3, #48	; 0x30
 8001842:	930a      	str	r3, [sp, #40]	; 0x28
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8001844:	2302      	movs	r3, #2
 8001846:	930b      	str	r3, [sp, #44]	; 0x2c
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8001848:	900c      	str	r0, [sp, #48]	; 0x30
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 800184a:	2301      	movs	r3, #1
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 800184c:	a908      	add	r1, sp, #32
 800184e:	6828      	ldr	r0, [r5, #0]
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
  sdio_datainitstructure.DataLength    = 8U;
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8001850:	930d      	str	r3, [sp, #52]	; 0x34
  if(errorstate != SD_OK)
  {
    return errorstate;
  }
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
  sdio_datainitstructure.DataLength    = 8U;
 8001852:	9709      	str	r7, [sp, #36]	; 0x24
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8001854:	f000 ff4e 	bl	80026f4 <SDIO_DataConfig>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  sdio_cmdinitstructure.Argument         = 0U;
 8001858:	9403      	str	r4, [sp, #12]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800185a:	a903      	add	r1, sp, #12
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 800185c:	2433      	movs	r4, #51	; 0x33
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800185e:	6828      	ldr	r0, [r5, #0]
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_SEND_SCR;
 8001860:	9404      	str	r4, [sp, #16]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001862:	f000 ff24 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SD_APP_SEND_SCR);
 8001866:	4621      	mov	r1, r4
 8001868:	4628      	mov	r0, r5
 800186a:	f7ff ff45 	bl	80016f8 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 800186e:	bb68      	cbnz	r0, 80018cc <SD_FindSCR+0xe8>
 8001870:	466c      	mov	r4, sp
    return errorstate;
  }
#ifdef SDIO_STA_STBITERR  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8001872:	6828      	ldr	r0, [r5, #0]
 8001874:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001876:	f240 432a 	movw	r3, #1066	; 0x42a
 800187a:	4013      	ands	r3, r2
 800187c:	b93b      	cbnz	r3, 800188e <SD_FindSCR+0xaa>
#endif /* SDIO_STA_STBITERR */
  {
    if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800187e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001880:	0299      	lsls	r1, r3, #10
 8001882:	d5f7      	bpl.n	8001874 <SD_FindSCR+0x90>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8001884:	f000 ff03 	bl	800268e <SDIO_ReadFIFO>
 8001888:	f844 0f04 	str.w	r0, [r4, #4]!
 800188c:	e7f1      	b.n	8001872 <SD_FindSCR+0x8e>
      index++;
    }
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800188e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001890:	071a      	lsls	r2, r3, #28
 8001892:	d503      	bpl.n	800189c <SD_FindSCR+0xb8>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8001894:	2308      	movs	r3, #8
 8001896:	6383      	str	r3, [r0, #56]	; 0x38
    
    errorstate = SD_DATA_TIMEOUT;
    
    return errorstate;
 8001898:	2004      	movs	r0, #4
 800189a:	e017      	b.n	80018cc <SD_FindSCR+0xe8>
  }
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800189c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800189e:	079b      	lsls	r3, r3, #30
 80018a0:	d502      	bpl.n	80018a8 <SD_FindSCR+0xc4>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80018a2:	2302      	movs	r3, #2
 80018a4:	6383      	str	r3, [r0, #56]	; 0x38
 80018a6:	e010      	b.n	80018ca <SD_FindSCR+0xe6>
    
    errorstate = SD_DATA_CRC_FAIL;
    
    return errorstate;
  }
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80018a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018aa:	f013 0320 	ands.w	r3, r3, #32
 80018ae:	d003      	beq.n	80018b8 <SD_FindSCR+0xd4>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80018b0:	2320      	movs	r3, #32
 80018b2:	6383      	str	r3, [r0, #56]	; 0x38
    
    errorstate = SD_RX_OVERRUN;
    
    return errorstate;
 80018b4:	2006      	movs	r0, #6
 80018b6:	e009      	b.n	80018cc <SD_FindSCR+0xe8>
  {
    /* No error flag set */
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80018b8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80018bc:	6382      	str	r2, [r0, #56]	; 0x38
 80018be:	9a01      	ldr	r2, [sp, #4]
 80018c0:	ba12      	rev	r2, r2
  
  *(pSCR + 1U) = ((tempscr[0U] & SD_0TO7BITS) << 24U)  | ((tempscr[0U] & SD_8TO15BITS) << 8U) |\
 80018c2:	6072      	str	r2, [r6, #4]
 80018c4:	9a02      	ldr	r2, [sp, #8]
 80018c6:	ba12      	rev	r2, r2
    ((tempscr[0U] & SD_16TO23BITS) >> 8U) | ((tempscr[0U] & SD_24TO31BITS) >> 24U);
  
  *(pSCR) = ((tempscr[1U] & SD_0TO7BITS) << 24U)  | ((tempscr[1U] & SD_8TO15BITS) << 8U) |\
 80018c8:	6032      	str	r2, [r6, #0]
    ((tempscr[1U] & SD_16TO23BITS) >> 8U) | ((tempscr[1U] & SD_24TO31BITS) >> 24U);
  
  return errorstate;
 80018ca:	4618      	mov	r0, r3
}
 80018cc:	b00f      	add	sp, #60	; 0x3c
 80018ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018d0 <HAL_SD_Get_CardInfo>:
HAL_SD_ErrorTypedef HAL_SD_Get_CardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *pCardInfo)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t tmp = 0U;
  
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
 80018d0:	6a02      	ldr	r2, [r0, #32]
 80018d2:	f881 2056 	strb.w	r2, [r1, #86]	; 0x56
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
 80018d6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80018d8:	f8a1 2054 	strh.w	r2, [r1, #84]	; 0x54
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 80018dc:	6a82      	ldr	r2, [r0, #40]	; 0x28
  * @param  pCardInfo: Pointer to a HAL_SD_CardInfoTypedef structure that  
  *         contains all SD cardinformation  
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_Get_CardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *pCardInfo)
{
 80018de:	4603      	mov	r3, r0
  pCardInfo->CardType = (uint8_t)(hsd->CardType);
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
  pCardInfo->SD_csd.CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 80018e0:	0f90      	lsrs	r0, r2, #30
 80018e2:	7008      	strb	r0, [r1, #0]
  pCardInfo->SD_csd.SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 80018e4:	f3c2 6083 	ubfx	r0, r2, #26, #4
  pCardInfo->SD_csd.Reserved1      = tmp & 0x03U;
 80018e8:	f3c2 6201 	ubfx	r2, r2, #24, #2
  pCardInfo->RCA      = (uint16_t)(hsd->RCA);
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
  pCardInfo->SD_csd.CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
  pCardInfo->SD_csd.SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 80018ec:	7048      	strb	r0, [r1, #1]
  pCardInfo->SD_csd.Reserved1      = tmp & 0x03U;
 80018ee:	708a      	strb	r2, [r1, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
  pCardInfo->SD_csd.TAAC = (uint8_t)tmp;
 80018f0:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80018f4:	70ca      	strb	r2, [r1, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
  pCardInfo->SD_csd.NSAC = (uint8_t)tmp;
 80018f6:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80018fa:	710a      	strb	r2, [r1, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
  pCardInfo->SD_csd.MaxBusClkFrec = (uint8_t)tmp;
 80018fc:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001900:	714a      	strb	r2, [r1, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8001902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4U);
 8001904:	0e10      	lsrs	r0, r2, #24
 8001906:	0100      	lsls	r0, r0, #4
 8001908:	80c8      	strh	r0, [r1, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4U);
 800190a:	88c8      	ldrh	r0, [r1, #6]
  * @param  pCardInfo: Pointer to a HAL_SD_CardInfoTypedef structure that  
  *         contains all SD cardinformation  
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_Get_CardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *pCardInfo)
{
 800190c:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4U);
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4U);
 800190e:	b280      	uxth	r0, r0
 8001910:	f3c2 5403 	ubfx	r4, r2, #20, #4
 8001914:	4320      	orrs	r0, r4
  pCardInfo->SD_csd.RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8001916:	f3c2 4203 	ubfx	r2, r2, #16, #4
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
  pCardInfo->SD_csd.CardComdClasses = (uint16_t)(tmp << 4U);
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCardInfo->SD_csd.CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4U);
 800191a:	80c8      	strh	r0, [r1, #6]
  pCardInfo->SD_csd.RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 800191c:	720a      	strb	r2, [r1, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 800191e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
  pCardInfo->SD_csd.PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8001922:	09d0      	lsrs	r0, r2, #7
 8001924:	7248      	strb	r0, [r1, #9]
  pCardInfo->SD_csd.WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8001926:	f3c2 1080 	ubfx	r0, r2, #6, #1
 800192a:	7288      	strb	r0, [r1, #10]
  pCardInfo->SD_csd.RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 800192c:	f3c2 1040 	ubfx	r0, r2, #5, #1
 8001930:	72c8      	strb	r0, [r1, #11]
  pCardInfo->SD_csd.DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8001932:	f3c2 1000 	ubfx	r0, r2, #4, #1
 8001936:	7308      	strb	r0, [r1, #12]
  pCardInfo->SD_csd.Reserved2       = 0U; /*!< Reserved */
 8001938:	2000      	movs	r0, #0
 800193a:	7348      	strb	r0, [r1, #13]
  
  if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0))
 800193c:	6a1c      	ldr	r4, [r3, #32]
 800193e:	2c01      	cmp	r4, #1
 8001940:	d83c      	bhi.n	80019bc <HAL_SD_Get_CardInfo+0xec>
  {
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x03U) << 10U;
 8001942:	0292      	lsls	r2, r2, #10
 8001944:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8001948:	610a      	str	r2, [r1, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCardInfo->SD_csd.DeviceSize |= (tmp) << 2U;
 800194a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800194c:	690c      	ldr	r4, [r1, #16]
 800194e:	0092      	lsls	r2, r2, #2
 8001950:	f402 727f 	and.w	r2, r2, #1020	; 0x3fc
 8001954:	4322      	orrs	r2, r4
 8001956:	610a      	str	r2, [r1, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0U) >> 6U;
 8001958:	690c      	ldr	r4, [r1, #16]
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCardInfo->SD_csd.DeviceSize |= (tmp) << 2U;
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800195a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0U) >> 6U;
 800195c:	ea44 7492 	orr.w	r4, r4, r2, lsr #30
 8001960:	610c      	str	r4, [r1, #16]
    
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8001962:	f3c2 64c2 	ubfx	r4, r2, #27, #3
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07U);
 8001966:	f3c2 6202 	ubfx	r2, r2, #24, #3
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
    pCardInfo->SD_csd.DeviceSize |= (tmp & 0xC0U) >> 6U;
    
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 800196a:	750c      	strb	r4, [r1, #20]
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07U);
 800196c:	754a      	strb	r2, [r1, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 800196e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8001970:	b2d4      	uxtb	r4, r2
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8001972:	0052      	lsls	r2, r2, #1
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8001974:	0965      	lsrs	r5, r4, #5
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8001976:	f002 0206 	and.w	r2, r2, #6
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 800197a:	f3c4 0482 	ubfx	r4, r4, #2, #3
    pCardInfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
    pCardInfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 800197e:	758d      	strb	r5, [r1, #22]
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8001980:	75cc      	strb	r4, [r1, #23]
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8001982:	760a      	strb	r2, [r1, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8001984:	7e0c      	ldrb	r4, [r1, #24]
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCardInfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCardInfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03U) << 1U;
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8001986:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 800198a:	ea44 14d2 	orr.w	r4, r4, r2, lsr #7
 800198e:	760c      	strb	r4, [r1, #24]
    
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1U) ;
 8001990:	690c      	ldr	r4, [r1, #16]
    pCardInfo->CardCapacity *= (1U << (pCardInfo->SD_csd.DeviceSizeMul + 2U));
 8001992:	f891 e018 	ldrb.w	lr, [r1, #24]
    pCardInfo->SD_csd.DeviceSizeMul      = (tmp & 0x03U) << 1U;
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80U) >> 7U;
    
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1U) ;
 8001996:	1c66      	adds	r6, r4, #1
    pCardInfo->CardCapacity *= (1U << (pCardInfo->SD_csd.DeviceSizeMul + 2U));
    pCardInfo->CardBlockSize = 1U << (pCardInfo->SD_csd.RdBlockLen);
 8001998:	7a0c      	ldrb	r4, [r1, #8]
 800199a:	2501      	movs	r5, #1
 800199c:	fa05 f404 	lsl.w	r4, r5, r4
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 80019a0:	f10e 0e02 	add.w	lr, lr, #2
 80019a4:	fa05 fe0e 	lsl.w	lr, r5, lr
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    pCardInfo->SD_csd.DeviceSizeMul |= (tmp & 0x80U) >> 7U;
    
    pCardInfo->CardCapacity  = (pCardInfo->SD_csd.DeviceSize + 1U) ;
    pCardInfo->CardCapacity *= (1U << (pCardInfo->SD_csd.DeviceSizeMul + 2U));
    pCardInfo->CardBlockSize = 1U << (pCardInfo->SD_csd.RdBlockLen);
 80019a8:	650c      	str	r4, [r1, #80]	; 0x50
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 80019aa:	fba6 4504 	umull	r4, r5, r6, r4
 80019ae:	fbae 6704 	umull	r6, r7, lr, r4
 80019b2:	fb0e 7705 	mla	r7, lr, r5, r7
 80019b6:	e9c1 6712 	strd	r6, r7, [r1, #72]	; 0x48
 80019ba:	e023      	b.n	8001a04 <HAL_SD_Get_CardInfo+0x134>
  }
  else if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 80019bc:	2c02      	cmp	r4, #2
 80019be:	d120      	bne.n	8001a02 <HAL_SD_Get_CardInfo+0x132>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCardInfo->SD_csd.DeviceSize = (tmp & 0x3FU) << 16U;
 80019c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019c2:	0412      	lsls	r2, r2, #16
 80019c4:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
 80019c8:	610a      	str	r2, [r1, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80019ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    
    pCardInfo->SD_csd.DeviceSize |= (tmp << 8U);
 80019cc:	690c      	ldr	r4, [r1, #16]
 80019ce:	0e15      	lsrs	r5, r2, #24
 80019d0:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80019d4:	610c      	str	r4, [r1, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    
    pCardInfo->SD_csd.DeviceSize |= (tmp);
 80019d6:	690c      	ldr	r4, [r1, #16]
 80019d8:	f3c2 4507 	ubfx	r5, r2, #16, #8
 80019dc:	432c      	orrs	r4, r5
 80019de:	610c      	str	r4, [r1, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    
    pCardInfo->CardCapacity = (uint64_t)((((uint64_t)pCardInfo->SD_csd.DeviceSize + 1U)) * 512U * 1024U);
 80019e0:	690c      	ldr	r4, [r1, #16]
 80019e2:	2500      	movs	r5, #0
 80019e4:	3401      	adds	r4, #1
 80019e6:	f145 0500 	adc.w	r5, r5, #0
 80019ea:	04ed      	lsls	r5, r5, #19
 80019ec:	ea45 3554 	orr.w	r5, r5, r4, lsr #13
 80019f0:	04e4      	lsls	r4, r4, #19
 80019f2:	648c      	str	r4, [r1, #72]	; 0x48
    pCardInfo->CardBlockSize = 512U;    
 80019f4:	f44f 7400 	mov.w	r4, #512	; 0x200
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    
    pCardInfo->SD_csd.DeviceSize |= (tmp);
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80019f8:	f3c2 2207 	ubfx	r2, r2, #8, #8
    
    pCardInfo->CardCapacity = (uint64_t)((((uint64_t)pCardInfo->SD_csd.DeviceSize + 1U)) * 512U * 1024U);
 80019fc:	64cd      	str	r5, [r1, #76]	; 0x4c
    pCardInfo->CardBlockSize = 512U;    
 80019fe:	650c      	str	r4, [r1, #80]	; 0x50
 8001a00:	e000      	b.n	8001a04 <HAL_SD_Get_CardInfo+0x134>
  }
  else
  {
    /* Not supported card type */
    errorstate = SD_ERROR;
 8001a02:	2029      	movs	r0, #41	; 0x29
  }
    
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40U) >> 6U;
 8001a04:	f3c2 1480 	ubfx	r4, r2, #6, #1
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3FU) << 1U;
 8001a08:	0052      	lsls	r2, r2, #1
 8001a0a:	f002 027e 	and.w	r2, r2, #126	; 0x7e
  {
    /* Not supported card type */
    errorstate = SD_ERROR;
  }
    
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40U) >> 6U;
 8001a0e:	764c      	strb	r4, [r1, #25]
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3FU) << 1U;
 8001a10:	768a      	strb	r2, [r1, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8001a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8001a14:	7e8d      	ldrb	r5, [r1, #26]
 8001a16:	f3c2 14c0 	ubfx	r4, r2, #7, #1
 8001a1a:	432c      	orrs	r4, r5
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7FU);
 8001a1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  pCardInfo->SD_csd.EraseGrSize = (tmp & 0x40U) >> 6U;
  pCardInfo->SD_csd.EraseGrMul  = (tmp & 0x3FU) << 1U;
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
  pCardInfo->SD_csd.EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8001a20:	768c      	strb	r4, [r1, #26]
  pCardInfo->SD_csd.WrProtectGrSize = (tmp & 0x7FU);
 8001a22:	76ca      	strb	r2, [r1, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8001a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  pCardInfo->SD_csd.WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8001a26:	0fd4      	lsrs	r4, r2, #31
 8001a28:	770c      	strb	r4, [r1, #28]
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60U) >> 5U;
 8001a2a:	f3c2 7441 	ubfx	r4, r2, #29, #2
 8001a2e:	774c      	strb	r4, [r1, #29]
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8001a30:	f3c2 6482 	ubfx	r4, r2, #26, #3
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8001a34:	0d92      	lsrs	r2, r2, #22
 8001a36:	f002 020c 	and.w	r2, r2, #12
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_csd.WrProtectGrEnable = (tmp & 0x80U) >> 7U;
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60U) >> 5U;
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8001a3a:	778c      	strb	r4, [r1, #30]
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8001a3c:	77ca      	strb	r2, [r1, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8001a3e:	8eda      	ldrh	r2, [r3, #54]	; 0x36
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8001a40:	7fcd      	ldrb	r5, [r1, #31]
  pCardInfo->SD_csd.ManDeflECC        = (tmp & 0x60U) >> 5U;
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1CU) >> 2U;
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8001a42:	b2d4      	uxtb	r4, r2
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8001a44:	ea45 1594 	orr.w	r5, r5, r4, lsr #6
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8001a48:	f3c4 1440 	ubfx	r4, r4, #5, #1
  pCardInfo->SD_csd.WrSpeedFact       = (tmp & 0x1CU) >> 2U;
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8001a4c:	77cd      	strb	r5, [r1, #31]
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
  pCardInfo->SD_csd.Reserved3           = 0U;
  pCardInfo->SD_csd.ContentProtectAppli = (tmp & 0x01U);
 8001a4e:	f002 0201 	and.w	r2, r2, #1
  pCardInfo->SD_csd.MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_csd.MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
  pCardInfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8001a52:	f881 4020 	strb.w	r4, [r1, #32]
  pCardInfo->SD_csd.Reserved3           = 0U;
 8001a56:	2400      	movs	r4, #0
 8001a58:	f881 4021 	strb.w	r4, [r1, #33]	; 0x21
  pCardInfo->SD_csd.ContentProtectAppli = (tmp & 0x01U);
 8001a5c:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 8001a60:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8001a62:	0a24      	lsrs	r4, r4, #8
 8001a64:	b2e2      	uxtb	r2, r4
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8001a66:	09d5      	lsrs	r5, r2, #7
 8001a68:	f881 5023 	strb.w	r5, [r1, #35]	; 0x23
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40U) >> 6U;
 8001a6c:	f3c2 1580 	ubfx	r5, r2, #6, #1
 8001a70:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20U) >> 5U;
 8001a74:	f3c2 1540 	ubfx	r5, r2, #5, #1
 8001a78:	f881 5025 	strb.w	r5, [r1, #37]	; 0x25
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10U) >> 4U;
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0CU) >> 2U;
  pCardInfo->SD_csd.ECC              = (tmp & 0x03U);
 8001a7c:	f004 0403 	and.w	r4, r4, #3
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80U) >> 7U;
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40U) >> 6U;
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20U) >> 5U;
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10U) >> 4U;
 8001a80:	f3c2 1500 	ubfx	r5, r2, #4, #1
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0CU) >> 2U;
 8001a84:	f3c2 0281 	ubfx	r2, r2, #2, #2
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_csd.FileFormatGrouop = (tmp & 0x80U) >> 7U;
  pCardInfo->SD_csd.CopyFlag         = (tmp & 0x40U) >> 6U;
  pCardInfo->SD_csd.PermWrProtect    = (tmp & 0x20U) >> 5U;
  pCardInfo->SD_csd.TempWrProtect    = (tmp & 0x10U) >> 4U;
 8001a88:	f881 5026 	strb.w	r5, [r1, #38]	; 0x26
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0CU) >> 2U;
 8001a8c:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCardInfo->SD_csd.ECC              = (tmp & 0x03U);
 8001a90:	f881 4028 	strb.w	r4, [r1, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8001a94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  pCardInfo->SD_csd.Reserved4 = 1U;
 8001a96:	2401      	movs	r4, #1
  pCardInfo->SD_csd.FileFormat       = (tmp & 0x0CU) >> 2U;
  pCardInfo->SD_csd.ECC              = (tmp & 0x03U);
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
  pCardInfo->SD_csd.CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8001a98:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8001a9c:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCardInfo->SD_csd.Reserved4 = 1U;
 8001aa0:	f881 402a 	strb.w	r4, [r1, #42]	; 0x2a
  
  /* Byte 0 */
  tmp = (uint8_t)((hsd->CID[0U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_cid.ManufacturerID = tmp;
 8001aa4:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 8001aa8:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
  
  /* Byte 1 */
  tmp = (uint8_t)((hsd->CID[0U] & 0x00FF0000U) >> 16U);
 8001aac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  pCardInfo->SD_cid.OEM_AppliID = tmp << 8U;
 8001aae:	f3c2 4507 	ubfx	r5, r2, #16, #8
 8001ab2:	022d      	lsls	r5, r5, #8
 8001ab4:	85cd      	strh	r5, [r1, #46]	; 0x2e
  
  /* Byte 2 */
  tmp = (uint8_t)((hsd->CID[0U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_cid.OEM_AppliID |= tmp;
 8001ab6:	8dcd      	ldrh	r5, [r1, #46]	; 0x2e
 8001ab8:	b2ae      	uxth	r6, r5
 8001aba:	f3c2 2507 	ubfx	r5, r2, #8, #8
 8001abe:	4335      	orrs	r5, r6
 8001ac0:	0612      	lsls	r2, r2, #24
 8001ac2:	85cd      	strh	r5, [r1, #46]	; 0x2e
  
  /* Byte 3 */
  tmp = (uint8_t)(hsd->CID[0U] & 0x000000FFU);
  pCardInfo->SD_cid.ProdName1 = tmp << 24U;
 8001ac4:	630a      	str	r2, [r1, #48]	; 0x30
  
  /* Byte 4 */
  tmp = (uint8_t)((hsd->CID[1U] & 0xFF000000U) >> 24U);
 8001ac6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  pCardInfo->SD_cid.ProdName1 |= tmp << 16U;
 8001ac8:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8001aca:	0e16      	lsrs	r6, r2, #24
 8001acc:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
 8001ad0:	630d      	str	r5, [r1, #48]	; 0x30
  
  /* Byte 5 */
  tmp = (uint8_t)((hsd->CID[1U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_cid.ProdName1 |= tmp << 8U;
 8001ad2:	6b0e      	ldr	r6, [r1, #48]	; 0x30
 8001ad4:	0a15      	lsrs	r5, r2, #8
 8001ad6:	f405 457f 	and.w	r5, r5, #65280	; 0xff00
 8001ada:	4335      	orrs	r5, r6
 8001adc:	630d      	str	r5, [r1, #48]	; 0x30
  
  /* Byte 6 */
  tmp = (uint8_t)((hsd->CID[1U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8001ade:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8001ae0:	f3c2 2607 	ubfx	r6, r2, #8, #8
 8001ae4:	4335      	orrs	r5, r6
  
  /* Byte 7 */
  tmp = (uint8_t)(hsd->CID[1U] & 0x000000FFU);
  pCardInfo->SD_cid.ProdName2 = tmp;
 8001ae6:	b2d2      	uxtb	r2, r2
  tmp = (uint8_t)((hsd->CID[1U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_cid.ProdName1 |= tmp << 8U;
  
  /* Byte 6 */
  tmp = (uint8_t)((hsd->CID[1U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_cid.ProdName1 |= tmp;
 8001ae8:	630d      	str	r5, [r1, #48]	; 0x30
  
  /* Byte 7 */
  tmp = (uint8_t)(hsd->CID[1U] & 0x000000FFU);
  pCardInfo->SD_cid.ProdName2 = tmp;
 8001aea:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
  
  /* Byte 8 */
  tmp = (uint8_t)((hsd->CID[2U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_cid.ProdRev = tmp;
 8001aee:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 8001af2:	f881 2035 	strb.w	r2, [r1, #53]	; 0x35
  
  /* Byte 9 */
  tmp = (uint8_t)((hsd->CID[2U] & 0x00FF0000U) >> 16U);
 8001af6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001af8:	0c15      	lsrs	r5, r2, #16
 8001afa:	062d      	lsls	r5, r5, #24
  pCardInfo->SD_cid.ProdSN = tmp << 24U;
 8001afc:	638d      	str	r5, [r1, #56]	; 0x38
  
  /* Byte 10 */
  tmp = (uint8_t)((hsd->CID[2U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_cid.ProdSN |= tmp << 16U;
 8001afe:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8001b00:	0215      	lsls	r5, r2, #8
 8001b02:	f405 057f 	and.w	r5, r5, #16711680	; 0xff0000
 8001b06:	4335      	orrs	r5, r6
 8001b08:	638d      	str	r5, [r1, #56]	; 0x38
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CID[2U] & 0x000000FFU);
  pCardInfo->SD_cid.ProdSN |= tmp << 8U;
 8001b0a:	6b8d      	ldr	r5, [r1, #56]	; 0x38
 8001b0c:	0212      	lsls	r2, r2, #8
 8001b0e:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 8001b12:	432a      	orrs	r2, r5
 8001b14:	638a      	str	r2, [r1, #56]	; 0x38
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CID[3U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_cid.ProdSN |= tmp;
 8001b16:	6b8d      	ldr	r5, [r1, #56]	; 0x38
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CID[2U] & 0x000000FFU);
  pCardInfo->SD_cid.ProdSN |= tmp << 8U;
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CID[3U] & 0xFF000000U) >> 24U);
 8001b18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  pCardInfo->SD_cid.ProdSN |= tmp;
 8001b1a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8001b1e:	638d      	str	r5, [r1, #56]	; 0x38
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CID[3U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0U) >> 4U;
 8001b20:	f891 503c 	ldrb.w	r5, [r1, #60]	; 0x3c
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CID[3U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_cid.ProdSN |= tmp;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CID[3U] & 0x00FF0000U) >> 16U);
 8001b24:	f3c2 4207 	ubfx	r2, r2, #16, #8
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0U) >> 4U;
 8001b28:	ea45 1512 	orr.w	r5, r5, r2, lsr #4
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0FU) << 8U;
 8001b2c:	0212      	lsls	r2, r2, #8
 8001b2e:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  tmp = (uint8_t)((hsd->CID[3U] & 0xFF000000U) >> 24U);
  pCardInfo->SD_cid.ProdSN |= tmp;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CID[3U] & 0x00FF0000U) >> 16U);
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0U) >> 4U;
 8001b32:	f881 503c 	strb.w	r5, [r1, #60]	; 0x3c
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0FU) << 8U;
 8001b36:	87ca      	strh	r2, [r1, #62]	; 0x3e
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CID[3U] & 0x0000FF00U) >> 8U);
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8001b3a:	8fca      	ldrh	r2, [r1, #62]	; 0x3e
 8001b3c:	b295      	uxth	r5, r2
 8001b3e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001b42:	432a      	orrs	r2, r5
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CID[3U] & 0x000000FFU);
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFEU) >> 1U;
 8001b44:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCardInfo->SD_cid.Reserved1   |= (tmp & 0xF0U) >> 4U;
  pCardInfo->SD_cid.ManufactDate = (tmp & 0x0FU) << 8U;
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CID[3U] & 0x0000FF00U) >> 8U);
  pCardInfo->SD_cid.ManufactDate |= tmp;
 8001b48:	87ca      	strh	r2, [r1, #62]	; 0x3e
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CID[3U] & 0x000000FFU);
  pCardInfo->SD_cid.CID_CRC   = (tmp & 0xFEU) >> 1U;
 8001b4a:	f881 3040 	strb.w	r3, [r1, #64]	; 0x40
  pCardInfo->SD_cid.Reserved2 = 1U;
 8001b4e:	f881 4041 	strb.w	r4, [r1, #65]	; 0x41
  
  return errorstate;
}
 8001b52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b54 <HAL_SD_Init>:
  * @param  hsd: SD handle
  * @param  SDCardInfo: HAL_SD_CardInfoTypedef structure for SD card information   
  * @retval HAL SD error state
  */
HAL_SD_ErrorTypedef HAL_SD_Init(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *SDCardInfo)
{ 
 8001b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8001b58:	2500      	movs	r5, #0
  * @param  hsd: SD handle
  * @param  SDCardInfo: HAL_SD_CardInfoTypedef structure for SD card information   
  * @retval HAL SD error state
  */
HAL_SD_ErrorTypedef HAL_SD_Init(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *SDCardInfo)
{ 
 8001b5a:	b091      	sub	sp, #68	; 0x44
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
  SD_InitTypeDef tmpinit;
  
  /* Allocate lock resource and initialize it */
  hsd->Lock = HAL_UNLOCKED;
 8001b5c:	7705      	strb	r5, [r0, #28]
  * @param  hsd: SD handle
  * @param  SDCardInfo: HAL_SD_CardInfoTypedef structure for SD card information   
  * @retval HAL SD error state
  */
HAL_SD_ErrorTypedef HAL_SD_Init(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *SDCardInfo)
{ 
 8001b5e:	4604      	mov	r4, r0
 8001b60:	460e      	mov	r6, r1
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK;
 8001b62:	f88d 5012 	strb.w	r5, [sp, #18]
  SD_InitTypeDef tmpinit;
  
  /* Allocate lock resource and initialize it */
  hsd->Lock = HAL_UNLOCKED;
  /* Initialize the low level hardware (MSP) */
  HAL_SD_MspInit(hsd);
 8001b66:	f003 faed 	bl	8005144 <HAL_SD_MspInit>
  tmpinit.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
  tmpinit.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
  tmpinit.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
  tmpinit.BusWide             = SDIO_BUS_WIDE_1B;
  tmpinit.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  tmpinit.ClockDiv            = SDIO_INIT_CLK_DIV;
 8001b6a:	2376      	movs	r3, #118	; 0x76
 8001b6c:	930f      	str	r3, [sp, #60]	; 0x3c
  
  /* Default SDIO peripheral configuration for SD card initialization */
  tmpinit.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
  tmpinit.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
  tmpinit.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
  tmpinit.BusWide             = SDIO_BUS_WIDE_1B;
 8001b6e:	950d      	str	r5, [sp, #52]	; 0x34
  tmpinit.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001b70:	950e      	str	r5, [sp, #56]	; 0x38
  tmpinit.ClockDiv            = SDIO_INIT_CLK_DIV;
  
  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, tmpinit);
 8001b72:	ab10      	add	r3, sp, #64	; 0x40
 8001b74:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8001b78:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  hsd->Lock = HAL_UNLOCKED;
  /* Initialize the low level hardware (MSP) */
  HAL_SD_MspInit(hsd);
  
  /* Default SDIO peripheral configuration for SD card initialization */
  tmpinit.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8001b7c:	950a      	str	r5, [sp, #40]	; 0x28
  tmpinit.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8001b7e:	950b      	str	r5, [sp, #44]	; 0x2c
  tmpinit.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001b80:	950c      	str	r5, [sp, #48]	; 0x30
  uint32_t response = 0U, count = 0U, validvoltage = 0U;
  uint32_t sdtype = SD_STD_CAPACITY;
  
  /* Power ON Sequence -------------------------------------------------------*/
  /* Disable SDIO Clock */
  __HAL_SD_SDIO_DISABLE(); 
 8001b82:	4f9e      	ldr	r7, [pc, #632]	; (8001dfc <HAL_SD_Init+0x2a8>)
  tmpinit.BusWide             = SDIO_BUS_WIDE_1B;
  tmpinit.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  tmpinit.ClockDiv            = SDIO_INIT_CLK_DIV;
  
  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, tmpinit);
 8001b84:	6820      	ldr	r0, [r4, #0]
 8001b86:	ab0a      	add	r3, sp, #40	; 0x28
 8001b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8a:	f000 fd65 	bl	8002658 <SDIO_Init>
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_PowerON(SD_HandleTypeDef *hsd)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure; 
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK; 
 8001b8e:	f88d 5013 	strb.w	r5, [sp, #19]
  /* Power ON Sequence -------------------------------------------------------*/
  /* Disable SDIO Clock */
  __HAL_SD_SDIO_DISABLE(); 
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8001b92:	6820      	ldr	r0, [r4, #0]
  uint32_t response = 0U, count = 0U, validvoltage = 0U;
  uint32_t sdtype = SD_STD_CAPACITY;
  
  /* Power ON Sequence -------------------------------------------------------*/
  /* Disable SDIO Clock */
  __HAL_SD_SDIO_DISABLE(); 
 8001b94:	603d      	str	r5, [r7, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8001b96:	f000 fd82 	bl	800269e <SDIO_PowerState_ON>
  
  /* 1ms: required power up waiting time before starting the SD initialization 
     sequence */
  HAL_Delay(1);
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f7fe fbd0 	bl	8000340 <HAL_Delay>
  
  /* Enable SDIO Clock */
  __HAL_SD_SDIO_ENABLE();
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	603b      	str	r3, [r7, #0]
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_NO;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ba4:	a905      	add	r1, sp, #20
  /* No CMD response required */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_NO;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001baa:	6820      	ldr	r0, [r4, #0]
  /* No CMD response required */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_NO;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001bac:	9309      	str	r3, [sp, #36]	; 0x24
  /* Enable SDIO Clock */
  __HAL_SD_SDIO_ENABLE();
  
  /* CMD0: GO_IDLE_STATE -----------------------------------------------------*/
  /* No CMD response required */
  sdio_cmdinitstructure.Argument         = 0U;
 8001bae:	9505      	str	r5, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_GO_IDLE_STATE;
 8001bb0:	9506      	str	r5, [sp, #24]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_NO;
 8001bb2:	9507      	str	r5, [sp, #28]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001bb4:	9508      	str	r5, [sp, #32]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bb6:	f000 fd7a 	bl	80026ae <SDIO_SendCommand>
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t timeout, tmp;
  
  timeout = SDIO_CMD0TIMEOUT;
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 8001bba:	6820      	ldr	r0, [r4, #0]
 8001bbc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001bbe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001bc2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    
  while((timeout > 0U) && (!tmp))
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f040 817e 	bne.w	8001ec8 <HAL_SD_Init+0x374>
  {
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 8001bcc:	6b43      	ldr	r3, [r0, #52]	; 0x34
  
  timeout = SDIO_CMD0TIMEOUT;
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
    
  while((timeout > 0U) && (!tmp))
 8001bce:	3a01      	subs	r2, #1
  {
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
 8001bd0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  
  timeout = SDIO_CMD0TIMEOUT;
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDSENT);
    
  while((timeout > 0U) && (!tmp))
 8001bd4:	d1f7      	bne.n	8001bc6 <HAL_SD_Init+0x72>
  }
  
  if(timeout == 0U)
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    return errorstate;
 8001bd6:	2303      	movs	r3, #3
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
  
  /* Check for error conditions */
  errorstate = SD_CmdError(hsd);
 8001bd8:	f88d 3013 	strb.w	r3, [sp, #19]
  
  if(errorstate != SD_OK)
 8001bdc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001be0:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f040 80a3 	bne.w	8001d30 <HAL_SD_Init+0x1dc>
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdio_cmdinitstructure.Argument         = SD_CHECK_PATTERN;
 8001bea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8001bee:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_SDIO_SEND_IF_COND;
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	9306      	str	r3, [sp, #24]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bf4:	a905      	add	r1, sp, #20
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdio_cmdinitstructure.Argument         = SD_CHECK_PATTERN;
  sdio_cmdinitstructure.CmdIndex         = SD_SDIO_SEND_IF_COND;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001bf6:	2340      	movs	r3, #64	; 0x40
 8001bf8:	9307      	str	r3, [sp, #28]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001bfa:	f000 fd58 	bl	80026ae <SDIO_SendCommand>
static HAL_SD_ErrorTypedef SD_CmdResp7Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_ERROR;
  uint32_t timeout = SDIO_CMD0TIMEOUT, tmp;
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT); 
 8001bfe:	6820      	ldr	r0, [r4, #0]
 8001c00:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001c02:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001c06:	bf14      	ite	ne
 8001c08:	2201      	movne	r2, #1
 8001c0a:	2200      	moveq	r2, #0
  * @retval SD Card error state
  */
static HAL_SD_ErrorTypedef SD_CmdResp7Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_ERROR;
  uint32_t timeout = SDIO_CMD0TIMEOUT, tmp;
 8001c0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT); 
  
  while((!tmp) && (timeout > 0U))
 8001c10:	b942      	cbnz	r2, 8001c24 <HAL_SD_Init+0xd0>
 8001c12:	b13b      	cbz	r3, 8001c24 <HAL_SD_Init+0xd0>
  {
    tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT);
 8001c14:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001c16:	f012 0f45 	tst.w	r2, #69	; 0x45
 8001c1a:	bf14      	ite	ne
 8001c1c:	2201      	movne	r2, #1
 8001c1e:	2200      	moveq	r2, #0
    timeout--;
 8001c20:	3b01      	subs	r3, #1
 8001c22:	e7f5      	b.n	8001c10 <HAL_SD_Init+0xbc>
  }
  
  tmp = __HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT); 
 8001c24:	6b42      	ldr	r2, [r0, #52]	; 0x34
  
  if((timeout == 0U) || tmp)
 8001c26:	b10b      	cbz	r3, 8001c2c <HAL_SD_Init+0xd8>
 8001c28:	0757      	lsls	r7, r2, #29
 8001c2a:	d503      	bpl.n	8001c34 <HAL_SD_Init+0xe0>
  {
    /* Card is not V2.0 compliant or card does not support the set voltage range */
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 8001c30:	2503      	movs	r5, #3
 8001c32:	e005      	b.n	8001c40 <HAL_SD_Init+0xec>
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CMDREND))
 8001c34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001c36:	0659      	lsls	r1, r3, #25
  {
    /* Card is SD V2.0 compliant */
    errorstate = SD_OK;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CMDREND);
 8001c38:	bf46      	itte	mi
 8001c3a:	2340      	movmi	r3, #64	; 0x40
 8001c3c:	6383      	strmi	r3, [r0, #56]	; 0x38
    
    return errorstate;
  }
  
  return errorstate;
 8001c3e:	2529      	movpl	r5, #41	; 0x29
  sdio_cmdinitstructure.CmdIndex         = SD_SDIO_SEND_IF_COND;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
  
  /* Check for error conditions */ 
  errorstate = SD_CmdResp7Error(hsd);
 8001c40:	f88d 5013 	strb.w	r5, [sp, #19]
  
  if (errorstate == SD_OK)
 8001c44:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8001c48:	2300      	movs	r3, #0
 8001c4a:	b922      	cbnz	r2, 8001c56 <HAL_SD_Init+0x102>
  {
    /* SD Card 2.0 */
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	6222      	str	r2, [r4, #32]
    sdtype        = SD_HIGH_CAPACITY;
 8001c50:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8001c54:	e000      	b.n	8001c58 <HAL_SD_Init+0x104>
static HAL_SD_ErrorTypedef SD_PowerON(SD_HandleTypeDef *hsd)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure; 
  __IO HAL_SD_ErrorTypedef errorstate = SD_OK; 
  uint32_t response = 0U, count = 0U, validvoltage = 0U;
  uint32_t sdtype = SD_STD_CAPACITY;
 8001c56:	461d      	mov	r5, r3
    sdtype        = SD_HIGH_CAPACITY;
  }
  
  /* Send CMD55 */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001c58:	2737      	movs	r7, #55	; 0x37
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c5a:	a905      	add	r1, sp, #20
    hsd->CardType = STD_CAPACITY_SD_CARD_V2_0; 
    sdtype        = SD_HIGH_CAPACITY;
  }
  
  /* Send CMD55 */
  sdio_cmdinitstructure.Argument         = 0U;
 8001c5c:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001c5e:	9706      	str	r7, [sp, #24]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c60:	f000 fd25 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001c64:	4639      	mov	r1, r7
 8001c66:	4620      	mov	r0, r4
 8001c68:	f7ff fd46 	bl	80016f8 <SD_CmdResp1Error>
 8001c6c:	f88d 0013 	strb.w	r0, [sp, #19]
  
  /* If errorstate is Command Timeout, it is a MMC card */
  /* If errorstate is SD_OK it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  if(errorstate == SD_OK)
 8001c70:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001c74:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d159      	bne.n	8001d30 <HAL_SD_Init+0x1dc>
      {
        return errorstate;
      }
      
      /* Send CMD41 */
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8001c7c:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
    {
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      sdio_cmdinitstructure.Argument         = 0U;
 8001c80:	46c1      	mov	r9, r8
      {
        return errorstate;
      }
      
      /* Send CMD41 */
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8001c82:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
    {
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      sdio_cmdinitstructure.Argument         = 0U;
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001c86:	2737      	movs	r7, #55	; 0x37
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c88:	a905      	add	r1, sp, #20
    {
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      sdio_cmdinitstructure.Argument         = 0U;
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001c8a:	f04f 0b40 	mov.w	fp, #64	; 0x40
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001c8e:	f44f 6a80 	mov.w	sl, #1024	; 0x400
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001c92:	6820      	ldr	r0, [r4, #0]
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
    {
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      sdio_cmdinitstructure.Argument         = 0U;
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001c94:	9706      	str	r7, [sp, #24]
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
    {
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      sdio_cmdinitstructure.Argument         = 0U;
 8001c96:	f8cd 9014 	str.w	r9, [sp, #20]
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001c9a:	f8cd b01c 	str.w	fp, [sp, #28]
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001c9e:	f8cd 9020 	str.w	r9, [sp, #32]
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001ca2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001ca6:	f000 fd02 	bl	80026ae <SDIO_SendCommand>
      
      /* Check for error conditions */
      errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001caa:	4639      	mov	r1, r7
 8001cac:	4620      	mov	r0, r4
 8001cae:	f7ff fd23 	bl	80016f8 <SD_CmdResp1Error>
 8001cb2:	f88d 0013 	strb.w	r0, [sp, #19]
      
      if(errorstate != SD_OK)
 8001cb6:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001cba:	f003 07ff 	and.w	r7, r3, #255	; 0xff
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d136      	bne.n	8001d30 <HAL_SD_Init+0x1dc>
        return errorstate;
      }
      
      /* Send CMD41 */
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8001cc2:	2329      	movs	r3, #41	; 0x29
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001cc4:	a905      	add	r1, sp, #20
 8001cc6:	6820      	ldr	r0, [r4, #0]
        return errorstate;
      }
      
      /* Send CMD41 */
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
 8001cc8:	9306      	str	r3, [sp, #24]
      {
        return errorstate;
      }
      
      /* Send CMD41 */
      sdio_cmdinitstructure.Argument         = SD_VOLTAGE_WINDOW_SD | sdtype;
 8001cca:	9505      	str	r5, [sp, #20]
      sdio_cmdinitstructure.CmdIndex         = SD_CMD_SD_APP_OP_COND;
      sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001ccc:	f8cd b01c 	str.w	fp, [sp, #28]
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001cd0:	9708      	str	r7, [sp, #32]
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001cd2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001cd6:	f000 fcea 	bl	80026ae <SDIO_SendCommand>
  */
static HAL_SD_ErrorTypedef SD_CmdResp3Error(SD_HandleTypeDef *hsd)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  while (!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001cda:	6823      	ldr	r3, [r4, #0]
 8001cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cde:	f012 0f45 	tst.w	r2, #69	; 0x45
 8001ce2:	d0fb      	beq.n	8001cdc <HAL_SD_Init+0x188>
  {
  }
  
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ce6:	0752      	lsls	r2, r2, #29
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001ce8:	bf45      	ittet	mi
 8001cea:	2204      	movmi	r2, #4
    
    return errorstate;
 8001cec:	2703      	movmi	r7, #3
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001cee:	f240 52ff 	movwpl	r2, #1535	; 0x5ff
  
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001cf2:	639a      	strmi	r2, [r3, #56]	; 0x38
    
    return errorstate;
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001cf4:	bf58      	it	pl
 8001cf6:	639a      	strpl	r2, [r3, #56]	; 0x38
      sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
      sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
      SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
      
      /* Check for error conditions */
      errorstate = SD_CmdResp3Error(hsd);
 8001cf8:	f88d 7013 	strb.w	r7, [sp, #19]
      
      if(errorstate != SD_OK)
 8001cfc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001d00:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001d04:	b9a3      	cbnz	r3, 8001d30 <HAL_SD_Init+0x1dc>
      {
        return errorstate;
      }
      
      /* Get command response */
      response = SDIO_GetResponse(SDIO_RESP1);
 8001d06:	f000 fce9 	bl	80026dc <SDIO_GetResponse>
     or SD card 1.x */
  if(errorstate == SD_OK)
  {
    /* SD CARD */
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8001d0a:	2800      	cmp	r0, #0
      response = SDIO_GetResponse(SDIO_RESP1);
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
      
      count++;
 8001d0c:	f108 0801 	add.w	r8, r8, #1
 8001d10:	f64f 73ff 	movw	r3, #65535	; 0xffff
     or SD card 1.x */
  if(errorstate == SD_OK)
  {
    /* SD CARD */
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8001d14:	db02      	blt.n	8001d1c <HAL_SD_Init+0x1c8>
 8001d16:	4598      	cmp	r8, r3
 8001d18:	d1b5      	bne.n	8001c86 <HAL_SD_Init+0x132>
 8001d1a:	e001      	b.n	8001d20 <HAL_SD_Init+0x1cc>
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
      
      count++;
    }
    
    if(count >= SD_MAX_VOLT_TRIAL)
 8001d1c:	4598      	cmp	r8, r3
 8001d1e:	d103      	bne.n	8001d28 <HAL_SD_Init+0x1d4>
    {
      errorstate = SD_INVALID_VOLTRANGE;
 8001d20:	231b      	movs	r3, #27
 8001d22:	f88d 3013 	strb.w	r3, [sp, #19]
 8001d26:	e003      	b.n	8001d30 <HAL_SD_Init+0x1dc>
      
      return errorstate;
    }
    
    if((response & SD_HIGH_CAPACITY) == SD_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8001d28:	0043      	lsls	r3, r0, #1
    {
      hsd->CardType = HIGH_CAPACITY_SD_CARD;
 8001d2a:	bf44      	itt	mi
 8001d2c:	2302      	movmi	r3, #2
 8001d2e:	6223      	strmi	r3, [r4, #32]
    }
    
  } /* else MMC Card */
  
  return errorstate;
 8001d30:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001d34:	b2db      	uxtb	r3, r3
  
  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, tmpinit);
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd); 
 8001d36:	f88d 3012 	strb.w	r3, [sp, #18]
  
  if(errorstate != SD_OK)     
 8001d3a:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001d3e:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 80ba 	bne.w	8001ebc <HAL_SD_Init+0x368>
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure; 
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint16_t sd_rca = 1U;
  
  if(SDIO_GetPowerState(hsd->Instance) == 0U) /* Power off */
 8001d48:	6820      	ldr	r0, [r4, #0]
 8001d4a:	f000 fcac 	bl	80026a6 <SDIO_GetPowerState>
 8001d4e:	2800      	cmp	r0, #0
 8001d50:	f000 8080 	beq.w	8001e54 <HAL_SD_Init+0x300>
    errorstate = SD_REQUEST_NOT_APPLICABLE;
    
    return errorstate;
  }
  
  if(hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8001d54:	6a23      	ldr	r3, [r4, #32]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d020      	beq.n	8001d9c <HAL_SD_Init+0x248>
  {
    /* Send CMD2 ALL_SEND_CID */
    sdio_cmdinitstructure.Argument         = 0U;
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001d5e:	23c0      	movs	r3, #192	; 0xc0
 8001d60:	9307      	str	r3, [sp, #28]
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d62:	a905      	add	r1, sp, #20
    /* Send CMD2 ALL_SEND_CID */
    sdio_cmdinitstructure.Argument         = 0U;
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d68:	6820      	ldr	r0, [r4, #0]
  }
  
  if(hsd->CardType != SECURE_DIGITAL_IO_CARD)
  {
    /* Send CMD2 ALL_SEND_CID */
    sdio_cmdinitstructure.Argument         = 0U;
 8001d6a:	9505      	str	r5, [sp, #20]
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_ALL_SEND_CID;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001d6c:	9508      	str	r5, [sp, #32]
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001d6e:	9309      	str	r3, [sp, #36]	; 0x24
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001d70:	f000 fc9d 	bl	80026ae <SDIO_SendCommand>
    
    /* Check for error conditions */
    errorstate = SD_CmdResp2Error(hsd);
 8001d74:	4620      	mov	r0, r4
 8001d76:	f7ff fc07 	bl	8001588 <SD_CmdResp2Error>
    
    if(errorstate != SD_OK)
 8001d7a:	2800      	cmp	r0, #0
 8001d7c:	d16c      	bne.n	8001e58 <HAL_SD_Init+0x304>
    {
      return errorstate;
    }
    
    /* Get Card identification number data */
    hsd->CID[0U] = SDIO_GetResponse(SDIO_RESP1);
 8001d7e:	f000 fcad 	bl	80026dc <SDIO_GetResponse>
 8001d82:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->CID[1U] = SDIO_GetResponse(SDIO_RESP2);
 8001d84:	2004      	movs	r0, #4
 8001d86:	f000 fca9 	bl	80026dc <SDIO_GetResponse>
 8001d8a:	63e0      	str	r0, [r4, #60]	; 0x3c
    hsd->CID[2U] = SDIO_GetResponse(SDIO_RESP3);
 8001d8c:	2008      	movs	r0, #8
 8001d8e:	f000 fca5 	bl	80026dc <SDIO_GetResponse>
 8001d92:	6420      	str	r0, [r4, #64]	; 0x40
    hsd->CID[3U] = SDIO_GetResponse(SDIO_RESP4);
 8001d94:	200c      	movs	r0, #12
 8001d96:	f000 fca1 	bl	80026dc <SDIO_GetResponse>
 8001d9a:	6460      	str	r0, [r4, #68]	; 0x44
  }
  
  if((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1)    || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8001d9c:	6a23      	ldr	r3, [r4, #32]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_SD_Init+0x252>
 8001da2:	2b06      	cmp	r3, #6
 8001da4:	d132      	bne.n	8001e0c <HAL_SD_Init+0x2b8>
     (hsd->CardType == SECURE_DIGITAL_IO_COMBO_CARD) || (hsd->CardType == HIGH_CAPACITY_SD_CARD))
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
 8001da6:	2303      	movs	r3, #3
 8001da8:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001daa:	a905      	add	r1, sp, #20
     (hsd->CardType == SECURE_DIGITAL_IO_COMBO_CARD) || (hsd->CardType == HIGH_CAPACITY_SD_CARD))
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001dac:	2340      	movs	r3, #64	; 0x40
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001dae:	6820      	ldr	r0, [r4, #0]
     (hsd->CardType == SECURE_DIGITAL_IO_COMBO_CARD) || (hsd->CardType == HIGH_CAPACITY_SD_CARD))
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_REL_ADDR;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001db0:	9307      	str	r3, [sp, #28]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001db2:	f000 fc7c 	bl	80026ae <SDIO_SendCommand>
static HAL_SD_ErrorTypedef SD_CmdResp6Error(SD_HandleTypeDef *hsd, uint8_t SD_CMD, uint16_t *pRCA)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t response_r1;
  
  while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT))
 8001db6:	6820      	ldr	r0, [r4, #0]
 8001db8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dba:	f013 0f45 	tst.w	r3, #69	; 0x45
 8001dbe:	d0fb      	beq.n	8001db8 <HAL_SD_Init+0x264>
  {
  }
  
  if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CTIMEOUT))
 8001dc0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dc2:	075f      	lsls	r7, r3, #29
 8001dc4:	d503      	bpl.n	8001dce <HAL_SD_Init+0x27a>
  {
    errorstate = SD_CMD_RSP_TIMEOUT;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CTIMEOUT);
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	6383      	str	r3, [r0, #56]	; 0x38
    
    return errorstate;
 8001dca:	2503      	movs	r5, #3
 8001dcc:	e045      	b.n	8001e5a <HAL_SD_Init+0x306>
  }
  else if(__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_CCRCFAIL))
 8001dce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dd0:	f013 0701 	ands.w	r7, r3, #1
 8001dd4:	d002      	beq.n	8001ddc <HAL_SD_Init+0x288>
  {
    errorstate = SD_CMD_CRC_FAIL;
    
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_CCRCFAIL);
 8001dd6:	2501      	movs	r5, #1
 8001dd8:	6385      	str	r5, [r0, #56]	; 0x38
 8001dda:	e03e      	b.n	8001e5a <HAL_SD_Init+0x306>
  {
    /* No error flag set */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(hsd->Instance) != SD_CMD)
 8001ddc:	f000 fc7a 	bl	80026d4 <SDIO_GetCommandResponse>
 8001de0:	2803      	cmp	r0, #3
 8001de2:	d176      	bne.n	8001ed2 <HAL_SD_Init+0x37e>
    
    return errorstate;
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001de4:	6823      	ldr	r3, [r4, #0]
 8001de6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001dea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8001dec:	4638      	mov	r0, r7
 8001dee:	f000 fc75 	bl	80026dc <SDIO_GetResponse>
  
  if((response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)) == SD_ALLZERO)
 8001df2:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8001df6:	d103      	bne.n	8001e00 <HAL_SD_Init+0x2ac>
  {
    *pRCA = (uint16_t) (response_r1 >> 16U);
 8001df8:	0c00      	lsrs	r0, r0, #16
 8001dfa:	e008      	b.n	8001e0e <HAL_SD_Init+0x2ba>
 8001dfc:	422580a0 	.word	0x422580a0
    
    return errorstate;
  }
  
  if((response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR) == SD_R6_GENERAL_UNKNOWN_ERROR)
 8001e00:	0481      	lsls	r1, r0, #18
 8001e02:	d468      	bmi.n	8001ed6 <HAL_SD_Init+0x382>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }
  
  if((response_r1 & SD_R6_ILLEGAL_CMD) == SD_R6_ILLEGAL_CMD)
 8001e04:	0442      	lsls	r2, r0, #17
 8001e06:	d464      	bmi.n	8001ed2 <HAL_SD_Init+0x37e>
  {
    return(SD_ILLEGAL_CMD);
  }
  
  if((response_r1 & SD_R6_COM_CRC_FAILED) == SD_R6_COM_CRC_FAILED)
 8001e08:	0403      	lsls	r3, r0, #16
 8001e0a:	d466      	bmi.n	8001eda <HAL_SD_Init+0x386>
  */
static HAL_SD_ErrorTypedef SD_Initialize_Cards(SD_HandleTypeDef *hsd)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure; 
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint16_t sd_rca = 1U;
 8001e0c:	2001      	movs	r0, #1
    {
      return errorstate;
    }
  }
  
  if (hsd->CardType != SECURE_DIGITAL_IO_CARD)
 8001e0e:	6a23      	ldr	r3, [r4, #32]
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d022      	beq.n	8001e5a <HAL_SD_Init+0x306>
  {
    /* Get the SD card RCA */
    hsd->RCA = sd_rca;
 8001e14:	6260      	str	r0, [r4, #36]	; 0x24
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8001e16:	2309      	movs	r3, #9
  {
    /* Get the SD card RCA */
    hsd->RCA = sd_rca;
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8001e18:	0400      	lsls	r0, r0, #16
 8001e1a:	9005      	str	r0, [sp, #20]
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
 8001e1c:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e1e:	a905      	add	r1, sp, #20
    hsd->RCA = sd_rca;
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001e20:	23c0      	movs	r3, #192	; 0xc0
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e22:	6820      	ldr	r0, [r4, #0]
    hsd->RCA = sd_rca;
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_CSD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_LONG;
 8001e24:	9307      	str	r3, [sp, #28]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e26:	f000 fc42 	bl	80026ae <SDIO_SendCommand>
    
    /* Check for error conditions */
    errorstate = SD_CmdResp2Error(hsd);
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	f7ff fbac 	bl	8001588 <SD_CmdResp2Error>
    
    if(errorstate != SD_OK)
 8001e30:	4605      	mov	r5, r0
 8001e32:	b990      	cbnz	r0, 8001e5a <HAL_SD_Init+0x306>
    {
      return errorstate;
    }
    
    /* Get Card Specific Data */
    hsd->CSD[0U] = SDIO_GetResponse(SDIO_RESP1);
 8001e34:	f000 fc52 	bl	80026dc <SDIO_GetResponse>
 8001e38:	62a0      	str	r0, [r4, #40]	; 0x28
    hsd->CSD[1U] = SDIO_GetResponse(SDIO_RESP2);
 8001e3a:	2004      	movs	r0, #4
 8001e3c:	f000 fc4e 	bl	80026dc <SDIO_GetResponse>
 8001e40:	62e0      	str	r0, [r4, #44]	; 0x2c
    hsd->CSD[2U] = SDIO_GetResponse(SDIO_RESP3);
 8001e42:	2008      	movs	r0, #8
 8001e44:	f000 fc4a 	bl	80026dc <SDIO_GetResponse>
 8001e48:	6320      	str	r0, [r4, #48]	; 0x30
    hsd->CSD[3U] = SDIO_GetResponse(SDIO_RESP4);
 8001e4a:	200c      	movs	r0, #12
 8001e4c:	f000 fc46 	bl	80026dc <SDIO_GetResponse>
 8001e50:	6360      	str	r0, [r4, #52]	; 0x34
 8001e52:	e002      	b.n	8001e5a <HAL_SD_Init+0x306>
  
  if(SDIO_GetPowerState(hsd->Instance) == 0U) /* Power off */
  {
    errorstate = SD_REQUEST_NOT_APPLICABLE;
    
    return errorstate;
 8001e54:	2525      	movs	r5, #37	; 0x25
 8001e56:	e000      	b.n	8001e5a <HAL_SD_Init+0x306>
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
    
    /* Check for error conditions */
    errorstate = SD_CmdResp2Error(hsd);
    
    if(errorstate != SD_OK)
 8001e58:	4605      	mov	r5, r0
  {
    return errorstate;
  }
  
  /* Initialize the present SDIO card(s) and put them in idle state */
  errorstate = SD_Initialize_Cards(hsd);
 8001e5a:	f88d 5012 	strb.w	r5, [sp, #18]
  
  if (errorstate != SD_OK)
 8001e5e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001e62:	bb5b      	cbnz	r3, 8001ebc <HAL_SD_Init+0x368>
  {
    return errorstate;
  }
  
  /* Read CSD/CID MSD registers */
  errorstate = HAL_SD_Get_CardInfo(hsd, SDCardInfo);
 8001e64:	4631      	mov	r1, r6
 8001e66:	4620      	mov	r0, r4
 8001e68:	f7ff fd32 	bl	80018d0 <HAL_SD_Get_CardInfo>
 8001e6c:	f88d 0012 	strb.w	r0, [sp, #18]
  
  if (errorstate == SD_OK)
 8001e70:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001e74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e78:	b9ab      	cbnz	r3, 8001ea6 <HAL_SD_Init+0x352>
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
 8001e7a:	f8b6 3054 	ldrh.w	r3, [r6, #84]	; 0x54
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e7e:	6820      	ldr	r0, [r4, #0]
  
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001e80:	9208      	str	r2, [sp, #32]
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
 8001e82:	041b      	lsls	r3, r3, #16
 8001e84:	9305      	str	r3, [sp, #20]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001e86:	2340      	movs	r3, #64	; 0x40
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8001e88:	2507      	movs	r5, #7
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001e8a:	9307      	str	r3, [sp, #28]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e8c:	a905      	add	r1, sp, #20
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001e8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e92:	9309      	str	r3, [sp, #36]	; 0x24
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  sdio_cmdinitstructure.Argument         = (uint32_t)addr;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEL_DESEL_CARD;
 8001e94:	9506      	str	r5, [sp, #24]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001e96:	f000 fc0a 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEL_DESEL_CARD);
 8001e9a:	4629      	mov	r1, r5
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f7ff fc2b 	bl	80016f8 <SD_CmdResp1Error>
  errorstate = HAL_SD_Get_CardInfo(hsd, SDCardInfo);
  
  if (errorstate == SD_OK)
  {
    /* Select the Card */
    errorstate = SD_Select_Deselect(hsd, (uint32_t)(((uint32_t)SDCardInfo->RCA) << 16U));
 8001ea2:	f88d 0012 	strb.w	r0, [sp, #18]
  }
  
  /* Configure SDIO peripheral interface */
  SDIO_Init(hsd->Instance, hsd->Init);   
 8001ea6:	f104 0310 	add.w	r3, r4, #16
 8001eaa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001eae:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001eb2:	1d23      	adds	r3, r4, #4
 8001eb4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb6:	6820      	ldr	r0, [r4, #0]
 8001eb8:	f000 fbce 	bl	8002658 <SDIO_Init>
  
  return errorstate;
 8001ebc:	f89d 0012 	ldrb.w	r0, [sp, #18]
 8001ec0:	b2c0      	uxtb	r0, r0
}
 8001ec2:	b011      	add	sp, #68	; 0x44
 8001ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    errorstate = SD_CMD_RSP_TIMEOUT;
    return errorstate;
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001ec8:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8001ecc:	6383      	str	r3, [r0, #56]	; 0x38
  
  return errorstate;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e682      	b.n	8001bd8 <HAL_SD_Init+0x84>
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(hsd->Instance) != SD_CMD)
  {
    errorstate = SD_ILLEGAL_CMD;
    
    return errorstate;
 8001ed2:	2510      	movs	r5, #16
 8001ed4:	e7c1      	b.n	8001e5a <HAL_SD_Init+0x306>
    return errorstate;
  }
  
  if((response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR) == SD_R6_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 8001ed6:	2513      	movs	r5, #19
 8001ed8:	e7bf      	b.n	8001e5a <HAL_SD_Init+0x306>
    return(SD_ILLEGAL_CMD);
  }
  
  if((response_r1 & SD_R6_COM_CRC_FAILED) == SD_R6_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 8001eda:	250f      	movs	r5, #15
 8001edc:	e7bd      	b.n	8001e5a <HAL_SD_Init+0x306>
 8001ede:	bf00      	nop

08001ee0 <HAL_SD_WideBusOperation_Config>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WideBusOperation_Config(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8001ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  SDIO_InitTypeDef tmpinit;
  
  /* MMC Card does not support this feature */
  if (hsd->CardType == MULTIMEDIA_CARD)
 8001ee2:	6a03      	ldr	r3, [r0, #32]
 8001ee4:	2b03      	cmp	r3, #3
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WideBusOperation_Config(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8001ee6:	b08d      	sub	sp, #52	; 0x34
 8001ee8:	4605      	mov	r5, r0
 8001eea:	460e      	mov	r6, r1
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  SDIO_InitTypeDef tmpinit;
  
  /* MMC Card does not support this feature */
  if (hsd->CardType == MULTIMEDIA_CARD)
 8001eec:	f000 8084 	beq.w	8001ff8 <HAL_SD_WideBusOperation_Config+0x118>
  {
    errorstate = SD_UNSUPPORTED_FEATURE;
    
    return errorstate;
  }
  else if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	f200 8083 	bhi.w	8001ffc <HAL_SD_WideBusOperation_Config+0x11c>
    (hsd->CardType == HIGH_CAPACITY_SD_CARD))
  {
    if (WideMode == SDIO_BUS_WIDE_8B)
 8001ef6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001efa:	f000 8081 	beq.w	8002000 <HAL_SD_WideBusOperation_Config+0x120>
    {
      errorstate = SD_UNSUPPORTED_FEATURE;
    }
    else if (WideMode == SDIO_BUS_WIDE_4B)
 8001efe:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8001f02:	d129      	bne.n	8001f58 <HAL_SD_WideBusOperation_Config+0x78>
static HAL_SD_ErrorTypedef SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  uint32_t scr[2U] = {0U, 0U};
 8001f04:	2000      	movs	r0, #0
 8001f06:	9004      	str	r0, [sp, #16]
 8001f08:	9005      	str	r0, [sp, #20]
  
  if((SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8001f0a:	f000 fbe7 	bl	80026dc <SDIO_GetResponse>
 8001f0e:	0180      	lsls	r0, r0, #6
 8001f10:	d46e      	bmi.n	8001ff0 <HAL_SD_WideBusOperation_Config+0x110>
    
    return errorstate;
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8001f12:	a904      	add	r1, sp, #16
 8001f14:	4628      	mov	r0, r5
 8001f16:	f7ff fc65 	bl	80017e4 <SD_FindSCR>
  
  if(errorstate != SD_OK)
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	d172      	bne.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
  {
    return errorstate;
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 8001f20:	9b05      	ldr	r3, [sp, #20]
 8001f22:	0359      	lsls	r1, r3, #13
 8001f24:	d566      	bpl.n	8001ff4 <HAL_SD_WideBusOperation_Config+0x114>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8001f26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001f28:	9009      	str	r0, [sp, #36]	; 0x24
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8001f2a:	041b      	lsls	r3, r3, #16
 8001f2c:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001f2e:	2340      	movs	r3, #64	; 0x40
  /* If requested card supports wide bus operation */
  if((scr[1U] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001f30:	2737      	movs	r7, #55	; 0x37
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001f32:	9308      	str	r3, [sp, #32]
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f34:	a906      	add	r1, sp, #24
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001f36:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f3a:	6828      	ldr	r0, [r5, #0]
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001f3c:	930a      	str	r3, [sp, #40]	; 0x28
  /* If requested card supports wide bus operation */
  if((scr[1U] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001f3e:	9707      	str	r7, [sp, #28]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f40:	f000 fbb5 	bl	80026ae <SDIO_SendCommand>
    
    /* Check for error conditions */
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001f44:	4639      	mov	r1, r7
 8001f46:	4628      	mov	r0, r5
 8001f48:	f7ff fbd6 	bl	80016f8 <SD_CmdResp1Error>
    
    if(errorstate != SD_OK)
 8001f4c:	4604      	mov	r4, r0
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d159      	bne.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
    {
      return errorstate;
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    sdio_cmdinitstructure.Argument         = 2U;
 8001f52:	2302      	movs	r3, #2
 8001f54:	9306      	str	r3, [sp, #24]
 8001f56:	e029      	b.n	8001fac <HAL_SD_WideBusOperation_Config+0xcc>
    }
    else if (WideMode == SDIO_BUS_WIDE_4B)
    {
      errorstate = SD_WideBus_Enable(hsd);
    }
    else if (WideMode == SDIO_BUS_WIDE_1B)
 8001f58:	2900      	cmp	r1, #0
 8001f5a:	d153      	bne.n	8002004 <HAL_SD_WideBusOperation_Config+0x124>
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  uint32_t scr[2U] = {0U, 0U};
  
  if((SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8001f5c:	4608      	mov	r0, r1
static HAL_SD_ErrorTypedef SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  uint32_t scr[2U] = {0U, 0U};
 8001f5e:	9104      	str	r1, [sp, #16]
 8001f60:	9105      	str	r1, [sp, #20]
  
  if((SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
 8001f62:	f000 fbbb 	bl	80026dc <SDIO_GetResponse>
 8001f66:	0182      	lsls	r2, r0, #6
 8001f68:	d442      	bmi.n	8001ff0 <HAL_SD_WideBusOperation_Config+0x110>
    
    return errorstate;
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8001f6a:	a904      	add	r1, sp, #16
 8001f6c:	4628      	mov	r0, r5
 8001f6e:	f7ff fc39 	bl	80017e4 <SD_FindSCR>
  
  if(errorstate != SD_OK)
 8001f72:	4604      	mov	r4, r0
 8001f74:	2800      	cmp	r0, #0
 8001f76:	d146      	bne.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
  {
    return errorstate;
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8001f78:	9b05      	ldr	r3, [sp, #20]
 8001f7a:	03db      	lsls	r3, r3, #15
 8001f7c:	d53a      	bpl.n	8001ff4 <HAL_SD_WideBusOperation_Config+0x114>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8001f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8001f80:	9009      	str	r0, [sp, #36]	; 0x24
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	9306      	str	r3, [sp, #24]
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001f86:	2340      	movs	r3, #64	; 0x40
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001f88:	2737      	movs	r7, #55	; 0x37
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8001f8a:	9308      	str	r3, [sp, #32]
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f8c:	a906      	add	r1, sp, #24
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f92:	6828      	ldr	r0, [r5, #0]
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8001f94:	930a      	str	r3, [sp, #40]	; 0x28
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_CMD;
 8001f96:	9707      	str	r7, [sp, #28]
    sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
    sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
    sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001f98:	f000 fb89 	bl	80026ae <SDIO_SendCommand>
    
    /* Check for error conditions */
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_CMD);
 8001f9c:	4639      	mov	r1, r7
 8001f9e:	4628      	mov	r0, r5
 8001fa0:	f7ff fbaa 	bl	80016f8 <SD_CmdResp1Error>
    
    if(errorstate != SD_OK)
 8001fa4:	4604      	mov	r4, r0
 8001fa6:	2800      	cmp	r0, #0
 8001fa8:	d12d      	bne.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
    {
      return errorstate;
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    sdio_cmdinitstructure.Argument         = 0U;
 8001faa:	9006      	str	r0, [sp, #24]
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8001fac:	2406      	movs	r4, #6
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001fae:	a906      	add	r1, sp, #24
 8001fb0:	6828      	ldr	r0, [r5, #0]
      return errorstate;
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    sdio_cmdinitstructure.Argument         = 0U;
    sdio_cmdinitstructure.CmdIndex         = SD_CMD_APP_SD_SET_BUSWIDTH;
 8001fb2:	9407      	str	r4, [sp, #28]
    SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8001fb4:	f000 fb7b 	bl	80026ae <SDIO_SendCommand>
    
    /* Check for error conditions */
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_APP_SD_SET_BUSWIDTH);
 8001fb8:	4621      	mov	r1, r4
 8001fba:	4628      	mov	r0, r5
 8001fbc:	f7ff fb9c 	bl	80016f8 <SD_CmdResp1Error>
 8001fc0:	4604      	mov	r4, r0
    {
      /* WideMode is not a valid argument*/
      errorstate = SD_INVALID_PARAMETER;
    }
      
    if (errorstate == SD_OK)
 8001fc2:	bb00      	cbnz	r0, 8002006 <HAL_SD_WideBusOperation_Config+0x126>
    {
      /* Configure the SDIO peripheral */
      tmpinit.ClockEdge           = hsd->Init.ClockEdge;
 8001fc4:	686b      	ldr	r3, [r5, #4]
 8001fc6:	9306      	str	r3, [sp, #24]
      tmpinit.ClockBypass         = hsd->Init.ClockBypass;
 8001fc8:	68ab      	ldr	r3, [r5, #8]
 8001fca:	9307      	str	r3, [sp, #28]
      tmpinit.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8001fcc:	68eb      	ldr	r3, [r5, #12]
 8001fce:	9308      	str	r3, [sp, #32]
      tmpinit.BusWide             = WideMode;
      tmpinit.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8001fd0:	696b      	ldr	r3, [r5, #20]
 8001fd2:	930a      	str	r3, [sp, #40]	; 0x28
      tmpinit.ClockDiv            = hsd->Init.ClockDiv;
 8001fd4:	69ab      	ldr	r3, [r5, #24]
 8001fd6:	930b      	str	r3, [sp, #44]	; 0x2c
    {
      /* Configure the SDIO peripheral */
      tmpinit.ClockEdge           = hsd->Init.ClockEdge;
      tmpinit.ClockBypass         = hsd->Init.ClockBypass;
      tmpinit.ClockPowerSave      = hsd->Init.ClockPowerSave;
      tmpinit.BusWide             = WideMode;
 8001fd8:	9609      	str	r6, [sp, #36]	; 0x24
      tmpinit.HardwareFlowControl = hsd->Init.HardwareFlowControl;
      tmpinit.ClockDiv            = hsd->Init.ClockDiv;
      SDIO_Init(hsd->Instance, tmpinit);
 8001fda:	ab0c      	add	r3, sp, #48	; 0x30
 8001fdc:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8001fe0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001fe4:	ab06      	add	r3, sp, #24
 8001fe6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fe8:	6828      	ldr	r0, [r5, #0]
 8001fea:	f000 fb35 	bl	8002658 <SDIO_Init>
 8001fee:	e00a      	b.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
  
  if((SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED) == SD_CARD_LOCKED)
  {
    errorstate = SD_LOCK_UNLOCK_FAILED;
    
    return errorstate;
 8001ff0:	240e      	movs	r4, #14
 8001ff2:	e008      	b.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
  }
  else
  {
    errorstate = SD_REQUEST_NOT_APPLICABLE;
    
    return errorstate;
 8001ff4:	2425      	movs	r4, #37	; 0x25
 8001ff6:	e006      	b.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
  /* MMC Card does not support this feature */
  if (hsd->CardType == MULTIMEDIA_CARD)
  {
    errorstate = SD_UNSUPPORTED_FEATURE;
    
    return errorstate;
 8001ff8:	2027      	movs	r0, #39	; 0x27
 8001ffa:	e005      	b.n	8002008 <HAL_SD_WideBusOperation_Config+0x128>
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WideBusOperation_Config(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
  HAL_SD_ErrorTypedef errorstate = SD_OK;
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	e003      	b.n	8002008 <HAL_SD_WideBusOperation_Config+0x128>
  else if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
    (hsd->CardType == HIGH_CAPACITY_SD_CARD))
  {
    if (WideMode == SDIO_BUS_WIDE_8B)
    {
      errorstate = SD_UNSUPPORTED_FEATURE;
 8002000:	2427      	movs	r4, #39	; 0x27
 8002002:	e000      	b.n	8002006 <HAL_SD_WideBusOperation_Config+0x126>
      errorstate = SD_WideBus_Disable(hsd);
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = SD_INVALID_PARAMETER;
 8002004:	2426      	movs	r4, #38	; 0x26
  /* MMC Card does not support this feature */
  if (hsd->CardType == MULTIMEDIA_CARD)
  {
    errorstate = SD_UNSUPPORTED_FEATURE;
    
    return errorstate;
 8002006:	4620      	mov	r0, r4
      SDIO_Init(hsd->Instance, tmpinit);
    }
  }
  
  return errorstate;
}
 8002008:	b00d      	add	sp, #52	; 0x34
 800200a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800200c <HAL_SD_StopTransfer>:
  * @brief  Aborts an ongoing data transfer.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_StopTransfer(SD_HandleTypeDef *hsd)
{
 800200c:	b530      	push	{r4, r5, lr}
 800200e:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdio_cmdinitstructure.Argument         = 0U;
 8002010:	2300      	movs	r3, #0
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8002012:	2240      	movs	r2, #64	; 0x40
  * @brief  Aborts an ongoing data transfer.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_StopTransfer(SD_HandleTypeDef *hsd)
{
 8002014:	4604      	mov	r4, r0
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdio_cmdinitstructure.Argument         = 0U;
 8002016:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 8002018:	250c      	movs	r5, #12
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 800201a:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800201c:	a901      	add	r1, sp, #4
  /* Send CMD12 STOP_TRANSMISSION  */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800201e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8002022:	6800      	ldr	r0, [r0, #0]
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8002024:	9203      	str	r2, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8002026:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdio_cmdinitstructure.Argument         = 0U;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_STOP_TRANSMISSION;
 8002028:	9502      	str	r5, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800202a:	f000 fb40 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_STOP_TRANSMISSION);
 800202e:	4629      	mov	r1, r5
 8002030:	4620      	mov	r0, r4
 8002032:	f7ff fb61 	bl	80016f8 <SD_CmdResp1Error>
  
  return errorstate;
}
 8002036:	b007      	add	sp, #28
 8002038:	bd30      	pop	{r4, r5, pc}

0800203a <HAL_SD_ReadBlocks>:
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 800203a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800203e:	4604      	mov	r4, r0
  SDIO_DataInitTypeDef sdio_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t count = 0U, *tempbuff = (uint32_t *)pReadBuffer;
  
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
 8002040:	6800      	ldr	r0, [r0, #0]
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 8002042:	4617      	mov	r7, r2
  SDIO_DataInitTypeDef sdio_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t count = 0U, *tempbuff = (uint32_t *)pReadBuffer;
  
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
 8002044:	2200      	movs	r2, #0
 8002046:	62c2      	str	r2, [r0, #44]	; 0x2c
  
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 8002048:	6a22      	ldr	r2, [r4, #32]
 800204a:	2a02      	cmp	r2, #2
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 800204c:	b08d      	sub	sp, #52	; 0x34
  hsd->Instance->DCTRL = 0U;
  
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512U;
    ReadAddr /= 512U;
 800204e:	bf04      	itt	eq
 8002050:	0a7f      	lsreq	r7, r7, #9
 8002052:	ea47 57c3 	orreq.w	r7, r7, r3, lsl #23
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 8002056:	f04f 0340 	mov.w	r3, #64	; 0x40
 800205a:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 800205c:	f04f 0300 	mov.w	r3, #0
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 8002060:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8002064:	9304      	str	r3, [sp, #16]
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
  
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512U;
 8002066:	bf08      	it	eq
 8002068:	f44f 7800 	moveq.w	r8, #512	; 0x200
    ReadAddr /= 512U;
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 800206c:	2610      	movs	r6, #16
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800206e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 8002072:	460d      	mov	r5, r1
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8002074:	a901      	add	r1, sp, #4
    ReadAddr /= 512U;
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 8002076:	9602      	str	r6, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 8002078:	9305      	str	r3, [sp, #20]
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 800207a:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
    BlockSize = 512U;
    ReadAddr /= 512U;
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t) BlockSize;
 800207e:	f8cd 8004 	str.w	r8, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8002082:	f000 fb14 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 8002086:	4631      	mov	r1, r6
 8002088:	4620      	mov	r0, r4
 800208a:	f7ff fb35 	bl	80016f8 <SD_CmdResp1Error>
  
  if (errorstate != SD_OK)
 800208e:	4606      	mov	r6, r0
 8002090:	2800      	cmp	r0, #0
 8002092:	f040 8087 	bne.w	80021a4 <HAL_SD_ReadBlocks+0x16a>
  {
    return errorstate;
  }
  
  /* Configure the SD DPSM (Data Path State Machine) */
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8002096:	f04f 33ff 	mov.w	r3, #4294967295
 800209a:	9306      	str	r3, [sp, #24]
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
 800209c:	fb09 f308 	mul.w	r3, r9, r8
 80020a0:	9307      	str	r3, [sp, #28]
  sdio_datainitstructure.DataBlockSize = DATA_BLOCK_SIZE;
 80020a2:	2390      	movs	r3, #144	; 0x90
 80020a4:	9308      	str	r3, [sp, #32]
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80020a6:	2302      	movs	r3, #2
 80020a8:	9309      	str	r3, [sp, #36]	; 0x24
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80020aa:	900a      	str	r0, [sp, #40]	; 0x28
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 80020ac:	2301      	movs	r3, #1
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 80020ae:	a906      	add	r1, sp, #24
 80020b0:	6820      	ldr	r0, [r4, #0]
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
  sdio_datainitstructure.DataBlockSize = DATA_BLOCK_SIZE;
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 80020b2:	930b      	str	r3, [sp, #44]	; 0x2c
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 80020b4:	f000 fb1e 	bl	80026f4 <SDIO_DataConfig>
  
  if(NumberOfBlocks > 1U)
 80020b8:	f1b9 0f01 	cmp.w	r9, #1
  {
    /* Send CMD18 READ_MULT_BLOCK with argument data address */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_MULT_BLOCK;
 80020bc:	bf8c      	ite	hi
 80020be:	2312      	movhi	r3, #18
  }
  else
  {
    /* Send CMD17 READ_SINGLE_BLOCK */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;    
 80020c0:	2311      	movls	r3, #17
  }
  
  sdio_cmdinitstructure.Argument         = (uint32_t)ReadAddr;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80020c2:	a901      	add	r1, sp, #4
 80020c4:	6820      	ldr	r0, [r4, #0]
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_MULT_BLOCK;
  }
  else
  {
    /* Send CMD17 READ_SINGLE_BLOCK */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_READ_SINGLE_BLOCK;    
 80020c6:	9302      	str	r3, [sp, #8]
  }
  
  sdio_cmdinitstructure.Argument         = (uint32_t)ReadAddr;
 80020c8:	9701      	str	r7, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80020ca:	f000 faf0 	bl	80026ae <SDIO_SendCommand>
  
  /* Read block(s) in polling mode */
  if(NumberOfBlocks > 1U)
 80020ce:	f1b9 0f01 	cmp.w	r9, #1
 80020d2:	d919      	bls.n	8002108 <HAL_SD_ReadBlocks+0xce>
  {
    /* Check for error conditions */
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_MULT_BLOCK);
 80020d4:	2112      	movs	r1, #18
 80020d6:	4620      	mov	r0, r4
 80020d8:	f7ff fb0e 	bl	80016f8 <SD_CmdResp1Error>
    
    if (errorstate != SD_OK)
 80020dc:	2800      	cmp	r0, #0
 80020de:	d162      	bne.n	80021a6 <HAL_SD_ReadBlocks+0x16c>
    
    /* Poll on SDIO flags */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80020e0:	6823      	ldr	r3, [r4, #0]
 80020e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020e4:	f412 7f95 	tst.w	r2, #298	; 0x12a
 80020e8:	d129      	bne.n	800213e <HAL_SD_ReadBlocks+0x104>
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 80020ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ec:	0412      	lsls	r2, r2, #16
 80020ee:	d5f8      	bpl.n	80020e2 <HAL_SD_ReadBlocks+0xa8>
 80020f0:	1f2f      	subs	r7, r5, #4
 80020f2:	f105 081c 	add.w	r8, r5, #28
      {
        /* Read data from SDIO Rx FIFO */
        for (count = 0U; count < 8U; count++)
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 80020f6:	6820      	ldr	r0, [r4, #0]
 80020f8:	f000 fac9 	bl	800268e <SDIO_ReadFIFO>
 80020fc:	f847 0f04 	str.w	r0, [r7, #4]!
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
      {
        /* Read data from SDIO Rx FIFO */
        for (count = 0U; count < 8U; count++)
 8002100:	45b8      	cmp	r8, r7
 8002102:	d1f8      	bne.n	80020f6 <HAL_SD_ReadBlocks+0xbc>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
        }
        
        tempbuff += 8U;
 8002104:	3520      	adds	r5, #32
 8002106:	e7eb      	b.n	80020e0 <HAL_SD_ReadBlocks+0xa6>
    }      
  }
  else
  {
    /* Check for error conditions */
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_READ_SINGLE_BLOCK); 
 8002108:	2111      	movs	r1, #17
 800210a:	4620      	mov	r0, r4
 800210c:	f7ff faf4 	bl	80016f8 <SD_CmdResp1Error>
    
    if (errorstate != SD_OK)
 8002110:	2800      	cmp	r0, #0
 8002112:	d148      	bne.n	80021a6 <HAL_SD_ReadBlocks+0x16c>
    
    /* In case of single block transfer, no need of stop transfer at all */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))      
 8002114:	6822      	ldr	r2, [r4, #0]
 8002116:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002118:	f240 432a 	movw	r3, #1066	; 0x42a
 800211c:	400b      	ands	r3, r1
 800211e:	b973      	cbnz	r3, 800213e <HAL_SD_ReadBlocks+0x104>
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8002120:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002122:	041b      	lsls	r3, r3, #16
 8002124:	d5f7      	bpl.n	8002116 <HAL_SD_ReadBlocks+0xdc>
 8002126:	1f2f      	subs	r7, r5, #4
 8002128:	f105 081c 	add.w	r8, r5, #28
      {
        /* Read data from SDIO Rx FIFO */
        for (count = 0U; count < 8U; count++)
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 800212c:	6820      	ldr	r0, [r4, #0]
 800212e:	f000 faae 	bl	800268e <SDIO_ReadFIFO>
 8002132:	f847 0f04 	str.w	r0, [r7, #4]!
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
      {
        /* Read data from SDIO Rx FIFO */
        for (count = 0U; count < 8U; count++)
 8002136:	45b8      	cmp	r8, r7
 8002138:	d1f8      	bne.n	800212c <HAL_SD_ReadBlocks+0xf2>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
        }
        
        tempbuff += 8U;
 800213a:	3520      	adds	r5, #32
 800213c:	e7ea      	b.n	8002114 <HAL_SD_ReadBlocks+0xda>
      }
    }
  }
  
  /* Send stop transmission command in case of multiblock read */
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002142:	05df      	lsls	r7, r3, #23
 8002144:	d509      	bpl.n	800215a <HAL_SD_ReadBlocks+0x120>
 8002146:	f1b9 0f01 	cmp.w	r9, #1
 800214a:	d906      	bls.n	800215a <HAL_SD_ReadBlocks+0x120>
  {    
    if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) ||\
 800214c:	6a23      	ldr	r3, [r4, #32]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d803      	bhi.n	800215a <HAL_SD_ReadBlocks+0x120>
      (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
        (hsd->CardType == HIGH_CAPACITY_SD_CARD))
    {
      /* Send stop transmission command */
      errorstate = HAL_SD_StopTransfer(hsd);
 8002152:	4620      	mov	r0, r4
 8002154:	f7ff ff5a 	bl	800200c <HAL_SD_StopTransfer>
 8002158:	4606      	mov	r6, r0
    }
  }
  
  /* Get error state */
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800215a:	6823      	ldr	r3, [r4, #0]
 800215c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800215e:	0710      	lsls	r0, r2, #28
 8002160:	d503      	bpl.n	800216a <HAL_SD_ReadBlocks+0x130>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8002162:	2208      	movs	r2, #8
 8002164:	639a      	str	r2, [r3, #56]	; 0x38
    
    errorstate = SD_DATA_TIMEOUT;
    
    return errorstate;
 8002166:	2004      	movs	r0, #4
 8002168:	e01d      	b.n	80021a6 <HAL_SD_ReadBlocks+0x16c>
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800216a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800216c:	0791      	lsls	r1, r2, #30
 800216e:	d502      	bpl.n	8002176 <HAL_SD_ReadBlocks+0x13c>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8002170:	2002      	movs	r0, #2
 8002172:	6398      	str	r0, [r3, #56]	; 0x38
    
    errorstate = SD_DATA_CRC_FAIL;
    
    return errorstate;
 8002174:	e017      	b.n	80021a6 <HAL_SD_ReadBlocks+0x16c>
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002178:	0692      	lsls	r2, r2, #26
 800217a:	d402      	bmi.n	8002182 <HAL_SD_ReadBlocks+0x148>
 800217c:	f04f 37ff 	mov.w	r7, #4294967295
 8002180:	e009      	b.n	8002196 <HAL_SD_ReadBlocks+0x15c>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002182:	2220      	movs	r2, #32
 8002184:	639a      	str	r2, [r3, #56]	; 0x38
    
    errorstate = SD_RX_OVERRUN;
    
    return errorstate;
 8002186:	2006      	movs	r0, #6
 8002188:	e00d      	b.n	80021a6 <HAL_SD_ReadBlocks+0x16c>
  }
  
  count = SD_DATATIMEOUT;
  
  /* Empty FIFO if there is still any data */
  while ((__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (count > 0U))
 800218a:	b147      	cbz	r7, 800219e <HAL_SD_ReadBlocks+0x164>
  {
    *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 800218c:	f000 fa7f 	bl	800268e <SDIO_ReadFIFO>
 8002190:	f845 0b04 	str.w	r0, [r5], #4
    tempbuff++;
    count--;
 8002194:	3f01      	subs	r7, #1
  }
  
  count = SD_DATATIMEOUT;
  
  /* Empty FIFO if there is still any data */
  while ((__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (count > 0U))
 8002196:	6820      	ldr	r0, [r4, #0]
 8002198:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800219a:	029b      	lsls	r3, r3, #10
 800219c:	d4f5      	bmi.n	800218a <HAL_SD_ReadBlocks+0x150>
    tempbuff++;
    count--;
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800219e:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80021a2:	6383      	str	r3, [r0, #56]	; 0x38
 80021a4:	4630      	mov	r0, r6
  
  return errorstate;
}
 80021a6:	b00d      	add	sp, #52	; 0x34
 80021a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080021ac <HAL_SD_WriteBlocks>:
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 80021ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021b0:	4605      	mov	r5, r0
 80021b2:	b08c      	sub	sp, #48	; 0x30
  uint32_t totalnumberofbytes = 0U, bytestransferred = 0U, count = 0U, restwords = 0U;
  uint32_t *tempbuff = (uint32_t *)pWriteBuffer;
  uint8_t cardstate  = 0U;
  
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
 80021b4:	6800      	ldr	r0, [r0, #0]
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 80021b6:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80021ba:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80021bc:	4614      	mov	r4, r2
  SDIO_CmdInitTypeDef sdio_cmdinitstructure;
  SDIO_DataInitTypeDef sdio_datainitstructure;
  HAL_SD_ErrorTypedef errorstate = SD_OK;
  uint32_t totalnumberofbytes = 0U, bytestransferred = 0U, count = 0U, restwords = 0U;
  uint32_t *tempbuff = (uint32_t *)pWriteBuffer;
  uint8_t cardstate  = 0U;
 80021be:	2200      	movs	r2, #0
 80021c0:	f88d 2003 	strb.w	r2, [sp, #3]
  
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
 80021c4:	62c2      	str	r2, [r0, #44]	; 0x2c
  
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
 80021c6:	6a2a      	ldr	r2, [r5, #32]
 80021c8:	2a02      	cmp	r2, #2
  {
    BlockSize = 512U;
    WriteAddr /= 512U;
 80021ca:	bf04      	itt	eq
 80021cc:	0a64      	lsreq	r4, r4, #9
 80021ce:	ea44 54c3 	orreq.w	r4, r4, r3, lsl #23
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t)BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 80021d2:	f04f 0340 	mov.w	r3, #64	; 0x40
 80021d6:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 80021d8:	f04f 0300 	mov.w	r3, #0
  /* Initialize data control register */
  hsd->Instance->DCTRL = 0U;
  
  if (hsd->CardType == HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512U;
 80021dc:	bf08      	it	eq
 80021de:	f44f 7800 	moveq.w	r8, #512	; 0x200
    WriteAddr /= 512U;
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t)BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80021e2:	f04f 0910 	mov.w	r9, #16
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 80021e6:	9304      	str	r3, [sp, #16]
  * @note   BlockSize must be 512 bytes.
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @retval SD Card error state
  */
HAL_SD_ErrorTypedef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks)
{
 80021e8:	460e      	mov	r6, r1
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t)BlockSize;
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80021ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80021ee:	a901      	add	r1, sp, #4
    BlockSize = 512U;
    WriteAddr /= 512U;
  }
  
  /* Set Block Size for Card */ 
  sdio_cmdinitstructure.Argument         = (uint32_t)BlockSize;
 80021f0:	f8cd 8004 	str.w	r8, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SET_BLOCKLEN;
 80021f4:	f8cd 9008 	str.w	r9, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80021f8:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80021fa:	f000 fa58 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SET_BLOCKLEN);
 80021fe:	4649      	mov	r1, r9
 8002200:	4628      	mov	r0, r5
 8002202:	f7ff fa79 	bl	80016f8 <SD_CmdResp1Error>
  
  if (errorstate != SD_OK)
 8002206:	2800      	cmp	r0, #0
 8002208:	f040 80b9 	bne.w	800237e <HAL_SD_WriteBlocks+0x1d2>
  {
    return errorstate;
  }
  
  if(NumberOfBlocks > 1U)
 800220c:	2f01      	cmp	r7, #1
  {
    /* Send CMD25 WRITE_MULT_BLOCK with argument data address */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 800220e:	bf8c      	ite	hi
 8002210:	2319      	movhi	r3, #25
  }
  else
  {
    /* Send CMD24 WRITE_SINGLE_BLOCK */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8002212:	2318      	movls	r3, #24
  }
  
  sdio_cmdinitstructure.Argument         = (uint32_t)WriteAddr;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 8002214:	a901      	add	r1, sp, #4
 8002216:	6828      	ldr	r0, [r5, #0]
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
  }
  else
  {
    /* Send CMD24 WRITE_SINGLE_BLOCK */
    sdio_cmdinitstructure.CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8002218:	9302      	str	r3, [sp, #8]
  }
  
  sdio_cmdinitstructure.Argument         = (uint32_t)WriteAddr;
 800221a:	9401      	str	r4, [sp, #4]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800221c:	f000 fa47 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  if(NumberOfBlocks > 1U)
 8002220:	2f01      	cmp	r7, #1
  {
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_MULT_BLOCK);
 8002222:	bf8c      	ite	hi
 8002224:	2119      	movhi	r1, #25
  }
  else
  {
    errorstate = SD_CmdResp1Error(hsd, SD_CMD_WRITE_SINGLE_BLOCK);
 8002226:	2118      	movls	r1, #24
 8002228:	4628      	mov	r0, r5
 800222a:	f7ff fa65 	bl	80016f8 <SD_CmdResp1Error>
 800222e:	4604      	mov	r4, r0
  }  
  
  if (errorstate != SD_OK)
 8002230:	2800      	cmp	r0, #0
 8002232:	f040 80a4 	bne.w	800237e <HAL_SD_WriteBlocks+0x1d2>
  
  /* Set total number of bytes to write */
  totalnumberofbytes = NumberOfBlocks * BlockSize;
  
  /* Configure the SD DPSM (Data Path State Machine) */ 
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
 800223a:	9306      	str	r3, [sp, #24]
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800223c:	2390      	movs	r3, #144	; 0x90
 800223e:	9308      	str	r3, [sp, #32]
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8002240:	9009      	str	r0, [sp, #36]	; 0x24
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002242:	900a      	str	r0, [sp, #40]	; 0x28
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8002244:	2301      	movs	r3, #1
  {
    return errorstate;
  }
  
  /* Set total number of bytes to write */
  totalnumberofbytes = NumberOfBlocks * BlockSize;
 8002246:	fb07 f808 	mul.w	r8, r7, r8
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 800224a:	a906      	add	r1, sp, #24
 800224c:	6828      	ldr	r0, [r5, #0]
  /* Set total number of bytes to write */
  totalnumberofbytes = NumberOfBlocks * BlockSize;
  
  /* Configure the SD DPSM (Data Path State Machine) */ 
  sdio_datainitstructure.DataTimeOut   = SD_DATATIMEOUT;
  sdio_datainitstructure.DataLength    = NumberOfBlocks * BlockSize;
 800224e:	f8cd 801c 	str.w	r8, [sp, #28]
  sdio_datainitstructure.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
  sdio_datainitstructure.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
  sdio_datainitstructure.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  sdio_datainitstructure.DPSM          = SDIO_DPSM_ENABLE;
 8002252:	930b      	str	r3, [sp, #44]	; 0x2c
  SDIO_DataConfig(hsd->Instance, &sdio_datainitstructure);
 8002254:	f000 fa4e 	bl	80026f4 <SDIO_DataConfig>
  
  /* Write block(s) in polling mode */
  if(NumberOfBlocks > 1U)
 8002258:	2f01      	cmp	r7, #1
 800225a:	d93e      	bls.n	80022da <HAL_SD_WriteBlocks+0x12e>
  {
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800225c:	682a      	ldr	r2, [r5, #0]
 800225e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002260:	f413 798d 	ands.w	r9, r3, #282	; 0x11a
 8002264:	d132      	bne.n	80022cc <HAL_SD_WriteBlocks+0x120>
#endif /* SDIO_STA_STBITERR */     
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8002266:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002268:	045b      	lsls	r3, r3, #17
 800226a:	d5f8      	bpl.n	800225e <HAL_SD_WriteBlocks+0xb2>
      {
        if ((totalnumberofbytes - bytestransferred) < 32U)
 800226c:	ebc4 0308 	rsb	r3, r4, r8
 8002270:	2b1f      	cmp	r3, #31
 8002272:	d813      	bhi.n	800229c <HAL_SD_WriteBlocks+0xf0>
        {
          restwords = ((totalnumberofbytes - bytestransferred) % 4U == 0U) ? ((totalnumberofbytes - bytestransferred) / 4U) : (( totalnumberofbytes -  bytestransferred) / 4U + 1U);
 8002274:	f013 0f03 	tst.w	r3, #3
 8002278:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800227c:	bf18      	it	ne
 800227e:	3301      	addne	r3, #1
 8002280:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8002284:	eb06 0a09 	add.w	sl, r6, r9
          
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < restwords; count++)
 8002288:	4556      	cmp	r6, sl
 800228a:	d005      	beq.n	8002298 <HAL_SD_WriteBlocks+0xec>
          {
            SDIO_WriteFIFO(hsd->Instance, tempbuff);
 800228c:	4631      	mov	r1, r6
 800228e:	6828      	ldr	r0, [r5, #0]
 8002290:	f000 fa00 	bl	8002694 <SDIO_WriteFIFO>
            tempbuff++;
 8002294:	3604      	adds	r6, #4
 8002296:	e7f7      	b.n	8002288 <HAL_SD_WriteBlocks+0xdc>
 8002298:	444c      	add	r4, r9
 800229a:	e00c      	b.n	80022b6 <HAL_SD_WriteBlocks+0x10a>
        else
        {
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < 8U; count++)
          {
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 800229c:	eb06 0109 	add.w	r1, r6, r9
 80022a0:	6828      	ldr	r0, [r5, #0]
 80022a2:	f109 0904 	add.w	r9, r9, #4
 80022a6:	f000 f9f5 	bl	8002694 <SDIO_WriteFIFO>
          }
        }
        else
        {
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < 8U; count++)
 80022aa:	f1b9 0f20 	cmp.w	r9, #32
 80022ae:	d1f5      	bne.n	800229c <HAL_SD_WriteBlocks+0xf0>
          {
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
          }
          
          tempbuff += 8U;
 80022b0:	f106 0a20 	add.w	sl, r6, #32
          bytestransferred += 32U;
 80022b4:	3420      	adds	r4, #32
 80022b6:	4656      	mov	r6, sl
 80022b8:	e7d0      	b.n	800225c <HAL_SD_WriteBlocks+0xb0>
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 80022ba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022bc:	0449      	lsls	r1, r1, #17
 80022be:	d40e      	bmi.n	80022de <HAL_SD_WriteBlocks+0x132>
  {
    /* In case of single data block transfer no need of stop command at all */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80022c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022c2:	f240 421a 	movw	r2, #1050	; 0x41a
 80022c6:	400a      	ands	r2, r1
 80022c8:	2a00      	cmp	r2, #0
 80022ca:	d0f6      	beq.n	80022ba <HAL_SD_WriteBlocks+0x10e>
      }
    }  
  }
  
  /* Send stop transmission command in case of multiblock write */
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80022cc:	682b      	ldr	r3, [r5, #0]
 80022ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022d0:	05d8      	lsls	r0, r3, #23
 80022d2:	d429      	bmi.n	8002328 <HAL_SD_WriteBlocks+0x17c>
 80022d4:	e030      	b.n	8002338 <HAL_SD_WriteBlocks+0x18c>
 80022d6:	444c      	add	r4, r9
 80022d8:	4656      	mov	r6, sl
  {
    /* In case of single data block transfer no need of stop command at all */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80022da:	682b      	ldr	r3, [r5, #0]
 80022dc:	e7f0      	b.n	80022c0 <HAL_SD_WriteBlocks+0x114>
#endif /* SDIO_STA_STBITERR */
    {
      if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
      {
        if ((totalnumberofbytes - bytestransferred) < 32U)
 80022de:	ebc4 0308 	rsb	r3, r4, r8
 80022e2:	2b1f      	cmp	r3, #31
 80022e4:	d811      	bhi.n	800230a <HAL_SD_WriteBlocks+0x15e>
        {
          restwords = ((totalnumberofbytes - bytestransferred) % 4U == 0U) ? ((totalnumberofbytes - bytestransferred) / 4U) : (( totalnumberofbytes -  bytestransferred) / 4U + 1U);
 80022e6:	f013 0f03 	tst.w	r3, #3
 80022ea:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80022ee:	bf18      	it	ne
 80022f0:	3301      	addne	r3, #1
 80022f2:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80022f6:	eb06 0a09 	add.w	sl, r6, r9
          
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < restwords; count++)
 80022fa:	4556      	cmp	r6, sl
 80022fc:	d0eb      	beq.n	80022d6 <HAL_SD_WriteBlocks+0x12a>
          {
            SDIO_WriteFIFO(hsd->Instance, tempbuff);
 80022fe:	4631      	mov	r1, r6
 8002300:	6828      	ldr	r0, [r5, #0]
 8002302:	f000 f9c7 	bl	8002694 <SDIO_WriteFIFO>
            tempbuff++; 
 8002306:	3604      	adds	r6, #4
 8002308:	e7f7      	b.n	80022fa <HAL_SD_WriteBlocks+0x14e>
 800230a:	4691      	mov	r9, r2
        else
        {
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < 8U; count++)
          {
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 800230c:	eb06 0109 	add.w	r1, r6, r9
 8002310:	6828      	ldr	r0, [r5, #0]
 8002312:	f109 0904 	add.w	r9, r9, #4
 8002316:	f000 f9bd 	bl	8002694 <SDIO_WriteFIFO>
          }
        }
        else
        {
          /* Write data to SDIO Tx FIFO */
          for (count = 0U; count < 8U; count++)
 800231a:	f1b9 0f20 	cmp.w	r9, #32
 800231e:	d1f5      	bne.n	800230c <HAL_SD_WriteBlocks+0x160>
          {
            SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
          }
          
          tempbuff += 8U;
 8002320:	f106 0a20 	add.w	sl, r6, #32
          bytestransferred += 32U;
 8002324:	3420      	adds	r4, #32
 8002326:	e7d7      	b.n	80022d8 <HAL_SD_WriteBlocks+0x12c>
      }
    }  
  }
  
  /* Send stop transmission command in case of multiblock write */
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002328:	2f01      	cmp	r7, #1
 800232a:	d905      	bls.n	8002338 <HAL_SD_WriteBlocks+0x18c>
  {    
    if ((hsd->CardType == STD_CAPACITY_SD_CARD_V1_1) || (hsd->CardType == STD_CAPACITY_SD_CARD_V2_0) ||\
 800232c:	6a2b      	ldr	r3, [r5, #32]
 800232e:	2b02      	cmp	r3, #2
 8002330:	d802      	bhi.n	8002338 <HAL_SD_WriteBlocks+0x18c>
      (hsd->CardType == HIGH_CAPACITY_SD_CARD))
    {
      /* Send stop transmission command */
      errorstate = HAL_SD_StopTransfer(hsd);
 8002332:	4628      	mov	r0, r5
 8002334:	f7ff fe6a 	bl	800200c <HAL_SD_StopTransfer>
    }
  }
  
  /* Get error state */
  if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002338:	682b      	ldr	r3, [r5, #0]
 800233a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800233c:	0710      	lsls	r0, r2, #28
 800233e:	d503      	bpl.n	8002348 <HAL_SD_WriteBlocks+0x19c>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8002340:	2208      	movs	r2, #8
 8002342:	639a      	str	r2, [r3, #56]	; 0x38
    
    errorstate = SD_DATA_TIMEOUT;
    
    return errorstate;
 8002344:	2004      	movs	r0, #4
 8002346:	e01a      	b.n	800237e <HAL_SD_WriteBlocks+0x1d2>
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800234a:	0791      	lsls	r1, r2, #30
 800234c:	d502      	bpl.n	8002354 <HAL_SD_WriteBlocks+0x1a8>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800234e:	2002      	movs	r0, #2
 8002350:	6398      	str	r0, [r3, #56]	; 0x38
    
    errorstate = SD_DATA_CRC_FAIL;
    
    return errorstate;
 8002352:	e014      	b.n	800237e <HAL_SD_WriteBlocks+0x1d2>
  }
  else if (__HAL_SD_SDIO_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8002354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002356:	06d2      	lsls	r2, r2, #27
 8002358:	d503      	bpl.n	8002362 <HAL_SD_WriteBlocks+0x1b6>
  {
    __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_FLAG_TXUNDERR);
 800235a:	2210      	movs	r2, #16
 800235c:	639a      	str	r2, [r3, #56]	; 0x38
    
    errorstate = SD_TX_UNDERRUN;
    
    return errorstate;
 800235e:	2005      	movs	r0, #5
 8002360:	e00d      	b.n	800237e <HAL_SD_WriteBlocks+0x1d2>
  {
    /* No error flag set */
  }
  
  /* Clear all the static flags */
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002362:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002366:	639a      	str	r2, [r3, #56]	; 0x38
  /* Wait till the card is in programming state */
  errorstate = SD_IsCardProgramming(hsd, &cardstate);
  
  while ((errorstate == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
  {
    errorstate = SD_IsCardProgramming(hsd, &cardstate);
 8002368:	f10d 0103 	add.w	r1, sp, #3
 800236c:	4628      	mov	r0, r5
 800236e:	f7ff f921 	bl	80015b4 <SD_IsCardProgramming>
  __HAL_SD_SDIO_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
  
  /* Wait till the card is in programming state */
  errorstate = SD_IsCardProgramming(hsd, &cardstate);
  
  while ((errorstate == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
 8002372:	b920      	cbnz	r0, 800237e <HAL_SD_WriteBlocks+0x1d2>
 8002374:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002378:	3b06      	subs	r3, #6
 800237a:	2b01      	cmp	r3, #1
 800237c:	d9f4      	bls.n	8002368 <HAL_SD_WriteBlocks+0x1bc>
  {
    errorstate = SD_IsCardProgramming(hsd, &cardstate);
  }
  
  return errorstate;
}
 800237e:	b00c      	add	sp, #48	; 0x30
 8002380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002384 <HAL_SD_GetStatus>:
  * @brief  Gets the current sd card data status.
  * @param  hsd: SD handle
  * @retval Data Transfer state
  */
HAL_SD_TransferStateTypedef HAL_SD_GetStatus(SD_HandleTypeDef *hsd)
{
 8002384:	b530      	push	{r4, r5, lr}
    
    return errorstate;
  }
  
  /* Send Status command */
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 8002386:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief  Gets the current sd card data status.
  * @param  hsd: SD handle
  * @retval Data Transfer state
  */
HAL_SD_TransferStateTypedef HAL_SD_GetStatus(SD_HandleTypeDef *hsd)
{
 8002388:	b087      	sub	sp, #28
    
    return errorstate;
  }
  
  /* Send Status command */
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
 800238a:	041b      	lsls	r3, r3, #16
 800238c:	9301      	str	r3, [sp, #4]
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
 800238e:	2340      	movs	r3, #64	; 0x40
 8002390:	9303      	str	r3, [sp, #12]
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8002392:	2300      	movs	r3, #0
  * @brief  Gets the current sd card data status.
  * @param  hsd: SD handle
  * @retval Data Transfer state
  */
HAL_SD_TransferStateTypedef HAL_SD_GetStatus(SD_HandleTypeDef *hsd)
{
 8002394:	4604      	mov	r4, r0
    return errorstate;
  }
  
  /* Send Status command */
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 8002396:	250d      	movs	r5, #13
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
 8002398:	9304      	str	r3, [sp, #16]
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 800239a:	a901      	add	r1, sp, #4
  /* Send Status command */
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 800239c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80023a0:	6800      	ldr	r0, [r0, #0]
    return errorstate;
  }
  
  /* Send Status command */
  sdio_cmdinitstructure.Argument         = (uint32_t)(hsd->RCA << 16U);
  sdio_cmdinitstructure.CmdIndex         = SD_CMD_SEND_STATUS;
 80023a2:	9502      	str	r5, [sp, #8]
  sdio_cmdinitstructure.Response         = SDIO_RESPONSE_SHORT;
  sdio_cmdinitstructure.WaitForInterrupt = SDIO_WAIT_NO;
  sdio_cmdinitstructure.CPSM             = SDIO_CPSM_ENABLE;
 80023a4:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(hsd->Instance, &sdio_cmdinitstructure);
 80023a6:	f000 f982 	bl	80026ae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SD_CmdResp1Error(hsd, SD_CMD_SEND_STATUS);
 80023aa:	4629      	mov	r1, r5
 80023ac:	4620      	mov	r0, r4
 80023ae:	f7ff f9a3 	bl	80016f8 <SD_CmdResp1Error>
  
  if(errorstate != SD_OK)
 80023b2:	b938      	cbnz	r0, 80023c4 <HAL_SD_GetStatus+0x40>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(SDIO_RESP1);
 80023b4:	f000 f992 	bl	80026dc <SDIO_GetResponse>
  cardstate = SD_GetState(hsd);
  
  /* Find SD status according to card state*/
  if (cardstate == SD_CARD_TRANSFER)
  {
    return SD_TRANSFER_OK;
 80023b8:	f3c0 2043 	ubfx	r0, r0, #9, #4
 80023bc:	3804      	subs	r0, #4
 80023be:	bf18      	it	ne
 80023c0:	2001      	movne	r0, #1
 80023c2:	e000      	b.n	80023c6 <HAL_SD_GetStatus+0x42>
  }
  else if(cardstate == SD_CARD_ERROR)
  {
    return SD_TRANSFER_ERROR;
 80023c4:	2002      	movs	r0, #2
  }
  else
  {
    return SD_TRANSFER_BUSY;
  }
}
 80023c6:	b007      	add	sp, #28
 80023c8:	bd30      	pop	{r4, r5, pc}

080023ca <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023ca:	6803      	ldr	r3, [r0, #0]
 80023cc:	68da      	ldr	r2, [r3, #12]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80023dc:	2000      	movs	r0, #0
 80023de:	4770      	bx	lr

080023e0 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80023e0:	6803      	ldr	r3, [r0, #0]
 80023e2:	68da      	ldr	r2, [r3, #12]
 80023e4:	f022 0201 	bic.w	r2, r2, #1
 80023e8:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80023ea:	6a19      	ldr	r1, [r3, #32]
 80023ec:	f241 1211 	movw	r2, #4369	; 0x1111
 80023f0:	400a      	ands	r2, r1
 80023f2:	b942      	cbnz	r2, 8002406 <HAL_TIM_Base_Stop_IT+0x26>
 80023f4:	6a19      	ldr	r1, [r3, #32]
 80023f6:	f240 4244 	movw	r2, #1092	; 0x444
 80023fa:	400a      	ands	r2, r1
 80023fc:	b91a      	cbnz	r2, 8002406 <HAL_TIM_Base_Stop_IT+0x26>
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	f022 0201 	bic.w	r2, r2, #1
 8002404:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8002406:	2000      	movs	r0, #0
 8002408:	4770      	bx	lr

0800240a <HAL_TIM_OC_DelayElapsedCallback>:
 800240a:	4770      	bx	lr

0800240c <HAL_TIM_IC_CaptureCallback>:
 800240c:	4770      	bx	lr

0800240e <HAL_TIM_PWM_PulseFinishedCallback>:
 800240e:	4770      	bx	lr

08002410 <HAL_TIM_TriggerCallback>:
 8002410:	4770      	bx	lr

08002412 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002412:	6803      	ldr	r3, [r0, #0]
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002418:	b510      	push	{r4, lr}
 800241a:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800241c:	d514      	bpl.n	8002448 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	0792      	lsls	r2, r2, #30
 8002422:	d511      	bpl.n	8002448 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002424:	f06f 0202 	mvn.w	r2, #2
 8002428:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800242a:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800242c:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800242e:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002430:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002432:	d002      	beq.n	800243a <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002434:	f7ff ffea 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 8002438:	e004      	b.n	8002444 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800243a:	f7ff ffe6 	bl	800240a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800243e:	4620      	mov	r0, r4
 8002440:	f7ff ffe5 	bl	800240e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002444:	2300      	movs	r3, #0
 8002446:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	0750      	lsls	r0, r2, #29
 800244e:	d516      	bpl.n	800247e <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	0751      	lsls	r1, r2, #29
 8002454:	d513      	bpl.n	800247e <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002456:	f06f 0204 	mvn.w	r2, #4
 800245a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800245c:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800245e:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002460:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002464:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002466:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002468:	d002      	beq.n	8002470 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	f7ff ffcf 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 800246e:	e004      	b.n	800247a <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002470:	f7ff ffcb 	bl	800240a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002474:	4620      	mov	r0, r4
 8002476:	f7ff ffca 	bl	800240e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247a:	2300      	movs	r3, #0
 800247c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	691a      	ldr	r2, [r3, #16]
 8002482:	0712      	lsls	r2, r2, #28
 8002484:	d515      	bpl.n	80024b2 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	0710      	lsls	r0, r2, #28
 800248a:	d512      	bpl.n	80024b2 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800248c:	f06f 0208 	mvn.w	r2, #8
 8002490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002492:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002494:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002496:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002498:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800249a:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800249c:	d002      	beq.n	80024a4 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800249e:	f7ff ffb5 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 80024a2:	e004      	b.n	80024ae <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a4:	f7ff ffb1 	bl	800240a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80024a8:	4620      	mov	r0, r4
 80024aa:	f7ff ffb0 	bl	800240e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ae:	2300      	movs	r3, #0
 80024b0:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	691a      	ldr	r2, [r3, #16]
 80024b6:	06d2      	lsls	r2, r2, #27
 80024b8:	d516      	bpl.n	80024e8 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80024ba:	68da      	ldr	r2, [r3, #12]
 80024bc:	06d0      	lsls	r0, r2, #27
 80024be:	d513      	bpl.n	80024e8 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024c0:	f06f 0210 	mvn.w	r2, #16
 80024c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024c6:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024c8:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024ca:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024ce:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80024d0:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024d2:	d002      	beq.n	80024da <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80024d4:	f7ff ff9a 	bl	800240c <HAL_TIM_IC_CaptureCallback>
 80024d8:	e004      	b.n	80024e4 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024da:	f7ff ff96 	bl	800240a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff ff95 	bl	800240e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e4:	2300      	movs	r3, #0
 80024e6:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024e8:	6823      	ldr	r3, [r4, #0]
 80024ea:	691a      	ldr	r2, [r3, #16]
 80024ec:	07d1      	lsls	r1, r2, #31
 80024ee:	d508      	bpl.n	8002502 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	07d2      	lsls	r2, r2, #31
 80024f4:	d505      	bpl.n	8002502 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024f6:	f06f 0201 	mvn.w	r2, #1
 80024fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80024fc:	4620      	mov	r0, r4
 80024fe:	f002 fe01 	bl	8005104 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002502:	6823      	ldr	r3, [r4, #0]
 8002504:	691a      	ldr	r2, [r3, #16]
 8002506:	0610      	lsls	r0, r2, #24
 8002508:	d508      	bpl.n	800251c <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	0611      	lsls	r1, r2, #24
 800250e:	d505      	bpl.n	800251c <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002514:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002516:	4620      	mov	r0, r4
 8002518:	f000 f89d 	bl	8002656 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	0652      	lsls	r2, r2, #25
 8002522:	d508      	bpl.n	8002536 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	0650      	lsls	r0, r2, #25
 8002528:	d505      	bpl.n	8002536 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800252a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800252e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002530:	4620      	mov	r0, r4
 8002532:	f7ff ff6d 	bl	8002410 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002536:	6823      	ldr	r3, [r4, #0]
 8002538:	691a      	ldr	r2, [r3, #16]
 800253a:	0691      	lsls	r1, r2, #26
 800253c:	d50a      	bpl.n	8002554 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800253e:	68da      	ldr	r2, [r3, #12]
 8002540:	0692      	lsls	r2, r2, #26
 8002542:	d507      	bpl.n	8002554 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002544:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002548:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800254a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 800254c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8002550:	f000 b880 	b.w	8002654 <HAL_TIMEx_CommutationCallback>
 8002554:	bd10      	pop	{r4, pc}
	...

08002558 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002558:	4a2e      	ldr	r2, [pc, #184]	; (8002614 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 800255a:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800255c:	4290      	cmp	r0, r2
 800255e:	d012      	beq.n	8002586 <TIM_Base_SetConfig+0x2e>
 8002560:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002564:	d00f      	beq.n	8002586 <TIM_Base_SetConfig+0x2e>
 8002566:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800256a:	4290      	cmp	r0, r2
 800256c:	d00b      	beq.n	8002586 <TIM_Base_SetConfig+0x2e>
 800256e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002572:	4290      	cmp	r0, r2
 8002574:	d007      	beq.n	8002586 <TIM_Base_SetConfig+0x2e>
 8002576:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800257a:	4290      	cmp	r0, r2
 800257c:	d003      	beq.n	8002586 <TIM_Base_SetConfig+0x2e>
 800257e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002582:	4290      	cmp	r0, r2
 8002584:	d118      	bne.n	80025b8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002586:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002588:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800258c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800258e:	4a21      	ldr	r2, [pc, #132]	; (8002614 <TIM_Base_SetConfig+0xbc>)
 8002590:	4290      	cmp	r0, r2
 8002592:	d037      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 8002594:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002598:	d034      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 800259a:	4a1f      	ldr	r2, [pc, #124]	; (8002618 <TIM_Base_SetConfig+0xc0>)
 800259c:	4290      	cmp	r0, r2
 800259e:	d031      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025a4:	4290      	cmp	r0, r2
 80025a6:	d02d      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ac:	4290      	cmp	r0, r2
 80025ae:	d029      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025b0:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80025b4:	4290      	cmp	r0, r2
 80025b6:	d025      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025b8:	4a18      	ldr	r2, [pc, #96]	; (800261c <TIM_Base_SetConfig+0xc4>)
 80025ba:	4290      	cmp	r0, r2
 80025bc:	d022      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025c2:	4290      	cmp	r0, r2
 80025c4:	d01e      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ca:	4290      	cmp	r0, r2
 80025cc:	d01a      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025ce:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80025d2:	4290      	cmp	r0, r2
 80025d4:	d016      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025da:	4290      	cmp	r0, r2
 80025dc:	d012      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
 80025de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025e2:	4290      	cmp	r0, r2
 80025e4:	d00e      	beq.n	8002604 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80025e6:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e8:	688b      	ldr	r3, [r1, #8]
 80025ea:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80025ec:	680b      	ldr	r3, [r1, #0]
 80025ee:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <TIM_Base_SetConfig+0xbc>)
 80025f2:	4298      	cmp	r0, r3
 80025f4:	d00b      	beq.n	800260e <TIM_Base_SetConfig+0xb6>
 80025f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025fa:	4298      	cmp	r0, r3
 80025fc:	d007      	beq.n	800260e <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025fe:	2301      	movs	r3, #1
 8002600:	6143      	str	r3, [r0, #20]
}
 8002602:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002604:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800260a:	4313      	orrs	r3, r2
 800260c:	e7eb      	b.n	80025e6 <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800260e:	690b      	ldr	r3, [r1, #16]
 8002610:	6303      	str	r3, [r0, #48]	; 0x30
 8002612:	e7f4      	b.n	80025fe <TIM_Base_SetConfig+0xa6>
 8002614:	40010000 	.word	0x40010000
 8002618:	40000400 	.word	0x40000400
 800261c:	40014000 	.word	0x40014000

08002620 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002620:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002622:	4604      	mov	r4, r0
 8002624:	b1a0      	cbz	r0, 8002650 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002626:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800262a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800262e:	b91b      	cbnz	r3, 8002638 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002630:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002634:	f002 fe18 	bl	8005268 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002638:	2302      	movs	r3, #2
 800263a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800263e:	6820      	ldr	r0, [r4, #0]
 8002640:	1d21      	adds	r1, r4, #4
 8002642:	f7ff ff89 	bl	8002558 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002646:	2301      	movs	r3, #1
 8002648:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 800264c:	2000      	movs	r0, #0
 800264e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002650:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8002652:	bd10      	pop	{r4, pc}

08002654 <HAL_TIMEx_CommutationCallback>:
 8002654:	4770      	bx	lr

08002656 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002656:	4770      	bx	lr

08002658 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDIO register base
  * @param  Init: SDIO initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8002658:	b084      	sub	sp, #16
 800265a:	b510      	push	{r4, lr}
 800265c:	ac03      	add	r4, sp, #12
 800265e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDIO CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8002662:	9b04      	ldr	r3, [sp, #16]
 8002664:	6842      	ldr	r2, [r0, #4]
 8002666:	4319      	orrs	r1, r3
 8002668:	9b05      	ldr	r3, [sp, #20]
 800266a:	4319      	orrs	r1, r3
 800266c:	9b06      	ldr	r3, [sp, #24]
 800266e:	4319      	orrs	r1, r3
 8002670:	9b07      	ldr	r3, [sp, #28]
 8002672:	4319      	orrs	r1, r3
 8002674:	9b08      	ldr	r3, [sp, #32]

  return HAL_OK;
}
 8002676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDIO CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800267a:	4319      	orrs	r1, r3
 800267c:	f422 43fd 	bic.w	r3, r2, #32384	; 0x7e80
 8002680:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002684:	430b      	orrs	r3, r1
 8002686:	6043      	str	r3, [r0, #4]

  return HAL_OK;
}
 8002688:	b004      	add	sp, #16
 800268a:	2000      	movs	r0, #0
 800268c:	4770      	bx	lr

0800268e <SDIO_ReadFIFO>:
 800268e:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8002692:	4770      	bx	lr

08002694 <SDIO_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8002694:	680b      	ldr	r3, [r1, #0]
 8002696:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  return HAL_OK;
}
 800269a:	2000      	movs	r0, #0
 800269c:	4770      	bx	lr

0800269e <SDIO_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800269e:	2303      	movs	r3, #3
 80026a0:	6003      	str	r3, [r0, #0]
  
  return HAL_OK; 
}
 80026a2:	2000      	movs	r0, #0
 80026a4:	4770      	bx	lr

080026a6 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80026a6:	6800      	ldr	r0, [r0, #0]
}
 80026a8:	f000 0003 	and.w	r0, r0, #3
 80026ac:	4770      	bx	lr

080026ae <SDIO_SendCommand>:
  assert_param(IS_SDIO_RESPONSE(SDIO_CmdInitStruct->Response));
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->CPSM));

  /* Set the SDIO Argument value */
  SDIOx->ARG = SDIO_CmdInitStruct->Argument;
 80026ae:	680b      	ldr	r3, [r1, #0]
  * @param  SDIO_CmdInitStruct: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDIO command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 80026b0:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_RESPONSE(SDIO_CmdInitStruct->Response));
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->CPSM));

  /* Set the SDIO Argument value */
  SDIOx->ARG = SDIO_CmdInitStruct->Argument;
 80026b2:	6083      	str	r3, [r0, #8]
                       SDIO_CmdInitStruct->Response         |\
                       SDIO_CmdInitStruct->WaitForInterrupt |\
                       SDIO_CmdInitStruct->CPSM);
  
  /* Write to SDIO CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80026b4:	684c      	ldr	r4, [r1, #4]
 80026b6:	688b      	ldr	r3, [r1, #8]
 80026b8:	68c2      	ldr	r2, [r0, #12]
 80026ba:	431c      	orrs	r4, r3
 80026bc:	68cb      	ldr	r3, [r1, #12]
 80026be:	6909      	ldr	r1, [r1, #16]
 80026c0:	4323      	orrs	r3, r4
 80026c2:	4319      	orrs	r1, r3
 80026c4:	f422 637f 	bic.w	r3, r2, #4080	; 0xff0
 80026c8:	f023 030f 	bic.w	r3, r3, #15
 80026cc:	430b      	orrs	r3, r1
 80026ce:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80026d0:	2000      	movs	r0, #0
 80026d2:	bd10      	pop	{r4, pc}

080026d4 <SDIO_GetCommandResponse>:
  * @param  SDIOx: Pointer to SDIO register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
  return (uint8_t)(SDIOx->RESPCMD);
 80026d4:	6900      	ldr	r0, [r0, #16]
}
 80026d6:	b2c0      	uxtb	r0, r0
 80026d8:	4770      	bx	lr
	...

080026dc <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 80026dc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  /* Get the response */
  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 80026e2:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <SDIO_GetResponse+0x14>)
 80026e4:	4403      	add	r3, r0
 80026e6:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp);
 80026e8:	9b01      	ldr	r3, [sp, #4]
 80026ea:	6818      	ldr	r0, [r3, #0]
}  
 80026ec:	b002      	add	sp, #8
 80026ee:	4770      	bx	lr
 80026f0:	40012c14 	.word	0x40012c14

080026f4 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_DataConfig(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 80026f4:	b510      	push	{r4, lr}
                       SDIO_DataInitStruct->TransferDir   |\
                       SDIO_DataInitStruct->TransferMode  |\
                       SDIO_DataInitStruct->DPSM);
  
  /* Write to SDIO DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80026f6:	68ca      	ldr	r2, [r1, #12]
 80026f8:	688c      	ldr	r4, [r1, #8]
  assert_param(IS_SDIO_TRANSFER_DIR(SDIO_DataInitStruct->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->DPSM));

  /* Set the SDIO Data Timeout value */
  SDIOx->DTIMER = SDIO_DataInitStruct->DataTimeOut;
 80026fa:	680b      	ldr	r3, [r1, #0]
 80026fc:	6243      	str	r3, [r0, #36]	; 0x24
                       SDIO_DataInitStruct->TransferDir   |\
                       SDIO_DataInitStruct->TransferMode  |\
                       SDIO_DataInitStruct->DPSM);
  
  /* Write to SDIO DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80026fe:	4314      	orrs	r4, r2

  /* Set the SDIO Data Timeout value */
  SDIOx->DTIMER = SDIO_DataInitStruct->DataTimeOut;

  /* Set the SDIO DataLength value */
  SDIOx->DLEN = SDIO_DataInitStruct->DataLength;
 8002700:	684b      	ldr	r3, [r1, #4]
                       SDIO_DataInitStruct->TransferDir   |\
                       SDIO_DataInitStruct->TransferMode  |\
                       SDIO_DataInitStruct->DPSM);
  
  /* Write to SDIO DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002702:	690a      	ldr	r2, [r1, #16]

  /* Set the SDIO Data Timeout value */
  SDIOx->DTIMER = SDIO_DataInitStruct->DataTimeOut;

  /* Set the SDIO DataLength value */
  SDIOx->DLEN = SDIO_DataInitStruct->DataLength;
 8002704:	6283      	str	r3, [r0, #40]	; 0x28
                       SDIO_DataInitStruct->TransferDir   |\
                       SDIO_DataInitStruct->TransferMode  |\
                       SDIO_DataInitStruct->DPSM);
  
  /* Write to SDIO DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002706:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002708:	4314      	orrs	r4, r2
 800270a:	694a      	ldr	r2, [r1, #20]
 800270c:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8002710:	4322      	orrs	r2, r4
 8002712:	4313      	orrs	r3, r2
 8002714:	62c3      	str	r3, [r0, #44]	; 0x2c

  return HAL_OK;

}
 8002716:	2000      	movs	r0, #0
 8002718:	bd10      	pop	{r4, pc}
	...

0800271c <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800271c:	4b03      	ldr	r3, [pc, #12]	; (800272c <disk_status+0x10>)
 800271e:	181a      	adds	r2, r3, r0
 8002720:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002724:	7a10      	ldrb	r0, [r2, #8]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	4718      	bx	r3
 800272c:	2000004c 	.word	0x2000004c

08002730 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <disk_initialize+0x1c>)
 8002732:	5c1a      	ldrb	r2, [r3, r0]
 8002734:	b942      	cbnz	r2, 8002748 <disk_initialize+0x18>
  { 
    disk.is_initialized[pdrv] = 1;
 8002736:	2201      	movs	r2, #1
 8002738:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800273a:	181a      	adds	r2, r3, r0
 800273c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002740:	7a10      	ldrb	r0, [r2, #8]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4718      	bx	r3
  }
  return stat;
}
 8002748:	2000      	movs	r0, #0
 800274a:	4770      	bx	lr
 800274c:	2000004c 	.word	0x2000004c

08002750 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002750:	b430      	push	{r4, r5}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002752:	4c05      	ldr	r4, [pc, #20]	; (8002768 <disk_read+0x18>)
 8002754:	1825      	adds	r5, r4, r0
 8002756:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800275a:	6860      	ldr	r0, [r4, #4]
 800275c:	6884      	ldr	r4, [r0, #8]
 800275e:	7a28      	ldrb	r0, [r5, #8]
 8002760:	46a4      	mov	ip, r4
  return res;
}
 8002762:	bc30      	pop	{r4, r5}
	UINT count		/* Number of sectors to read */
)
{
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002764:	4760      	bx	ip
 8002766:	bf00      	nop
 8002768:	2000004c 	.word	0x2000004c

0800276c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800276c:	b430      	push	{r4, r5}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800276e:	4c05      	ldr	r4, [pc, #20]	; (8002784 <disk_write+0x18>)
 8002770:	1825      	adds	r5, r4, r0
 8002772:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8002776:	6860      	ldr	r0, [r4, #4]
 8002778:	68c4      	ldr	r4, [r0, #12]
 800277a:	7a28      	ldrb	r0, [r5, #8]
 800277c:	46a4      	mov	ip, r4
  return res;
}
 800277e:	bc30      	pop	{r4, r5}
	UINT count        	/* Number of sectors to write */
)
{
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002780:	4760      	bx	ip
 8002782:	bf00      	nop
 8002784:	2000004c 	.word	0x2000004c

08002788 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002788:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <disk_ioctl+0x18>)
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800278a:	b410      	push	{r4}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800278c:	181c      	adds	r4, r3, r0
 800278e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002792:	7a20      	ldrb	r0, [r4, #8]
 8002794:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8002796:	f85d 4b04 	ldr.w	r4, [sp], #4
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	4718      	bx	r3
 800279e:	bf00      	nop
 80027a0:	2000004c 	.word	0x2000004c

080027a4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80027a4:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80027a6:	4c06      	ldr	r4, [pc, #24]	; (80027c0 <SD_initialize+0x1c>)
 80027a8:	2301      	movs	r3, #1
 80027aa:	7023      	strb	r3, [r4, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80027ac:	f001 feda 	bl	8004564 <BSP_SD_Init>
 80027b0:	4623      	mov	r3, r4
 80027b2:	b918      	cbnz	r0, 80027bc <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 80027b4:	7822      	ldrb	r2, [r4, #0]
 80027b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027ba:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80027bc:	7818      	ldrb	r0, [r3, #0]
}
 80027be:	bd10      	pop	{r4, pc}
 80027c0:	20000004 	.word	0x20000004

080027c4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80027c4:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80027c6:	4c06      	ldr	r4, [pc, #24]	; (80027e0 <SD_status+0x1c>)
 80027c8:	2301      	movs	r3, #1
 80027ca:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetStatus() == MSD_OK)
 80027cc:	f001 ff0a 	bl	80045e4 <BSP_SD_GetStatus>
 80027d0:	4623      	mov	r3, r4
 80027d2:	b918      	cbnz	r0, 80027dc <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 80027d4:	7822      	ldrb	r2, [r4, #0]
 80027d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027da:	7022      	strb	r2, [r4, #0]
  }
  
  return Stat;
 80027dc:	7818      	ldrb	r0, [r3, #0]
}
 80027de:	bd10      	pop	{r4, pc}
 80027e0:	20000004 	.word	0x20000004

080027e4 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80027e4:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	0252      	lsls	r2, r2, #9
 80027f0:	2300      	movs	r3, #0
 80027f2:	4608      	mov	r0, r1
 80027f4:	f001 fed2 	bl	800459c <BSP_SD_ReadBlocks>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 80027f8:	3000      	adds	r0, #0
 80027fa:	bf18      	it	ne
 80027fc:	2001      	movne	r0, #1
 80027fe:	b003      	add	sp, #12
 8002800:	f85d fb04 	ldr.w	pc, [sp], #4

08002804 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8002804:	b507      	push	{r0, r1, r2, lr}
  DRESULT res = RES_OK;
  
  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	f44f 7300 	mov.w	r3, #512	; 0x200
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	0252      	lsls	r2, r2, #9
 8002810:	2300      	movs	r3, #0
 8002812:	4608      	mov	r0, r1
 8002814:	f001 fed4 	bl	80045c0 <BSP_SD_WriteBlocks>
  {
    res = RES_ERROR;
  }
  
  return res;
}
 8002818:	3000      	adds	r0, #0
 800281a:	bf18      	it	ne
 800281c:	2001      	movne	r0, #1
 800281e:	b003      	add	sp, #12
 8002820:	f85d fb04 	ldr.w	pc, [sp], #4

08002824 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8002824:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002826:	4b13      	ldr	r3, [pc, #76]	; (8002874 <SD_ioctl+0x50>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	07db      	lsls	r3, r3, #31
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800282c:	b096      	sub	sp, #88	; 0x58
 800282e:	4614      	mov	r4, r2
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002830:	d41a      	bmi.n	8002868 <SD_ioctl+0x44>
  
  switch (cmd)
 8002832:	2903      	cmp	r1, #3
 8002834:	d803      	bhi.n	800283e <SD_ioctl+0x1a>
 8002836:	e8df f001 	tbb	[pc, r1]
 800283a:	0419      	.short	0x0419
 800283c:	120e      	.short	0x120e
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
    break;
  
  default:
    res = RES_PARERR;
 800283e:	2004      	movs	r0, #4
 8002840:	e015      	b.n	800286e <SD_ioctl+0x4a>
    res = RES_OK;
    break;
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8002842:	4668      	mov	r0, sp
 8002844:	f001 fed4 	bl	80045f0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.CardCapacity / BLOCK_SIZE;
 8002848:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800284a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800284c:	0a5b      	lsrs	r3, r3, #9
 800284e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8002852:	6023      	str	r3, [r4, #0]
 8002854:	e00a      	b.n	800286c <SD_ioctl+0x48>
    res = RES_OK;
    break;
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    *(WORD*)buff = BLOCK_SIZE;
 8002856:	f44f 7300 	mov.w	r3, #512	; 0x200
 800285a:	8013      	strh	r3, [r2, #0]
 800285c:	e006      	b.n	800286c <SD_ioctl+0x48>
    res = RES_OK;
    break;
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
 800285e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002862:	6013      	str	r3, [r2, #0]
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
 8002864:	2001      	movs	r0, #1
    break;
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    *(DWORD*)buff = BLOCK_SIZE;
    break;
 8002866:	e002      	b.n	800286e <SD_ioctl+0x4a>
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002868:	2003      	movs	r0, #3
 800286a:	e000      	b.n	800286e <SD_ioctl+0x4a>
  
  switch (cmd)
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800286c:	2000      	movs	r0, #0
  default:
    res = RES_PARERR;
  }
  
  return res;
}
 800286e:	b016      	add	sp, #88	; 0x58
 8002870:	bd10      	pop	{r4, pc}
 8002872:	bf00      	nop
 8002874:	20000004 	.word	0x20000004

08002878 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002878:	3801      	subs	r0, #1
 800287a:	440a      	add	r2, r1
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800287c:	4291      	cmp	r1, r2
 800287e:	d004      	beq.n	800288a <mem_cpy+0x12>
		*d++ = *s++;
 8002880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002884:	f800 3f01 	strb.w	r3, [r0, #1]!
 8002888:	e7f8      	b.n	800287c <mem_cpy+0x4>
}
 800288a:	4770      	bx	lr

0800288c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800288c:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 800288e:	4290      	cmp	r0, r2
 8002890:	d002      	beq.n	8002898 <mem_set+0xc>
		*d++ = (BYTE)val;
 8002892:	f800 1b01 	strb.w	r1, [r0], #1
 8002896:	e7fa      	b.n	800288e <mem_set+0x2>
}
 8002898:	4770      	bx	lr
	...

0800289c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800289c:	b570      	push	{r4, r5, r6, lr}
 800289e:	4a19      	ldr	r2, [pc, #100]	; (8002904 <chk_lock+0x68>)
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80028a0:	2400      	movs	r4, #0
 80028a2:	4623      	mov	r3, r4
		if (Files[i].fs) {	/* Existing entry */
 80028a4:	f852 5c04 	ldr.w	r5, [r2, #-4]
 80028a8:	b175      	cbz	r5, 80028c8 <chk_lock+0x2c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80028aa:	f8d0 6200 	ldr.w	r6, [r0, #512]	; 0x200
 80028ae:	42b5      	cmp	r5, r6
 80028b0:	d10b      	bne.n	80028ca <chk_lock+0x2e>
 80028b2:	6816      	ldr	r6, [r2, #0]
 80028b4:	f8d0 5208 	ldr.w	r5, [r0, #520]	; 0x208
 80028b8:	42ae      	cmp	r6, r5
 80028ba:	d106      	bne.n	80028ca <chk_lock+0x2e>
				Files[i].clu == dp->sclust &&
 80028bc:	8896      	ldrh	r6, [r2, #4]
 80028be:	f8b0 5206 	ldrh.w	r5, [r0, #518]	; 0x206
 80028c2:	42ae      	cmp	r6, r5
 80028c4:	d101      	bne.n	80028ca <chk_lock+0x2e>
 80028c6:	e006      	b.n	80028d6 <chk_lock+0x3a>
				Files[i].idx == dp->index) break;
		} else {			/* Blank entry */
			be = 1;
 80028c8:	2401      	movs	r4, #1
)
{
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80028ca:	3301      	adds	r3, #1
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	f102 020c 	add.w	r2, r2, #12
 80028d2:	d00e      	beq.n	80028f2 <chk_lock+0x56>
 80028d4:	e7e6      	b.n	80028a4 <chk_lock+0x8>
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80028d6:	b951      	cbnz	r1, 80028ee <chk_lock+0x52>
 80028d8:	4a0b      	ldr	r2, [pc, #44]	; (8002908 <chk_lock+0x6c>)
 80028da:	210c      	movs	r1, #12
 80028dc:	fb01 2303 	mla	r3, r1, r3, r2
 80028e0:	895b      	ldrh	r3, [r3, #10]
 80028e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028e6:	bf14      	ite	ne
 80028e8:	2000      	movne	r0, #0
 80028ea:	2010      	moveq	r0, #16
 80028ec:	bd70      	pop	{r4, r5, r6, pc}
 80028ee:	2010      	movs	r0, #16
 80028f0:	bd70      	pop	{r4, r5, r6, pc}
		} else {			/* Blank entry */
			be = 1;
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80028f2:	b924      	cbnz	r4, 80028fe <chk_lock+0x62>
 80028f4:	2902      	cmp	r1, #2
 80028f6:	bf0c      	ite	eq
 80028f8:	2000      	moveq	r0, #0
 80028fa:	2012      	movne	r0, #18
 80028fc:	bd70      	pop	{r4, r5, r6, pc}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80028fe:	2000      	movs	r0, #0
 8002900:	bd70      	pop	{r4, r5, r6, pc}
 8002902:	bf00      	nop
 8002904:	20000034 	.word	0x20000034
 8002908:	20000030 	.word	0x20000030

0800290c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800290c:	b570      	push	{r4, r5, r6, lr}
 800290e:	4a23      	ldr	r2, [pc, #140]	; (800299c <inc_lock+0x90>)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->fs &&
 8002910:	f8d0 6200 	ldr.w	r6, [r0, #512]	; 0x200
)
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002914:	2300      	movs	r3, #0
		if (Files[i].fs == dp->fs &&
 8002916:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800291a:	42b4      	cmp	r4, r6
 800291c:	d109      	bne.n	8002932 <inc_lock+0x26>
 800291e:	6815      	ldr	r5, [r2, #0]
 8002920:	f8d0 4208 	ldr.w	r4, [r0, #520]	; 0x208
 8002924:	42a5      	cmp	r5, r4
 8002926:	d104      	bne.n	8002932 <inc_lock+0x26>
			Files[i].clu == dp->sclust &&
 8002928:	8895      	ldrh	r5, [r2, #4]
 800292a:	f8b0 4206 	ldrh.w	r4, [r0, #518]	; 0x206
 800292e:	42a5      	cmp	r5, r4
 8002930:	d005      	beq.n	800293e <inc_lock+0x32>
)
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002932:	3301      	adds	r3, #1
 8002934:	2b02      	cmp	r3, #2
 8002936:	f102 020c 	add.w	r2, r2, #12
 800293a:	d008      	beq.n	800294e <inc_lock+0x42>
 800293c:	e7eb      	b.n	8002916 <inc_lock+0xa>
		Files[i].clu = dp->sclust;
		Files[i].idx = dp->index;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800293e:	b1c9      	cbz	r1, 8002974 <inc_lock+0x68>
 8002940:	4917      	ldr	r1, [pc, #92]	; (80029a0 <inc_lock+0x94>)
 8002942:	220c      	movs	r2, #12
 8002944:	fb02 1203 	mla	r2, r2, r3, r1
 8002948:	8952      	ldrh	r2, [r2, #10]
 800294a:	bb22      	cbnz	r2, 8002996 <inc_lock+0x8a>
 800294c:	e01a      	b.n	8002984 <inc_lock+0x78>
			Files[i].clu == dp->sclust &&
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800294e:	4a14      	ldr	r2, [pc, #80]	; (80029a0 <inc_lock+0x94>)
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	b113      	cbz	r3, 800295a <inc_lock+0x4e>
 8002954:	68d3      	ldr	r3, [r2, #12]
 8002956:	b9f3      	cbnz	r3, 8002996 <inc_lock+0x8a>
 8002958:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->fs;
 800295a:	240c      	movs	r4, #12
 800295c:	435c      	muls	r4, r3
 800295e:	1915      	adds	r5, r2, r4
 8002960:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 8002962:	f8d0 2208 	ldr.w	r2, [r0, #520]	; 0x208
 8002966:	606a      	str	r2, [r5, #4]
		Files[i].idx = dp->index;
 8002968:	f8b0 2206 	ldrh.w	r2, [r0, #518]	; 0x206
 800296c:	812a      	strh	r2, [r5, #8]
		Files[i].ctr = 0;
 800296e:	2200      	movs	r2, #0
 8002970:	816a      	strh	r2, [r5, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002972:	b939      	cbnz	r1, 8002984 <inc_lock+0x78>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002974:	490a      	ldr	r1, [pc, #40]	; (80029a0 <inc_lock+0x94>)
 8002976:	220c      	movs	r2, #12
 8002978:	fb02 1203 	mla	r2, r2, r3, r1
 800297c:	8952      	ldrh	r2, [r2, #10]
 800297e:	3201      	adds	r2, #1
 8002980:	b292      	uxth	r2, r2
 8002982:	e001      	b.n	8002988 <inc_lock+0x7c>
 8002984:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002988:	4805      	ldr	r0, [pc, #20]	; (80029a0 <inc_lock+0x94>)
 800298a:	210c      	movs	r1, #12
 800298c:	fb01 0103 	mla	r1, r1, r3, r0

	return i + 1;
 8002990:	1c58      	adds	r0, r3, #1
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002992:	814a      	strh	r2, [r1, #10]

	return i + 1;
 8002994:	bd70      	pop	{r4, r5, r6, pc}
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002996:	2000      	movs	r0, #0
 8002998:	bd70      	pop	{r4, r5, r6, pc}
 800299a:	bf00      	nop
 800299c:	20000034 	.word	0x20000034
 80029a0:	20000030 	.word	0x20000030

080029a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80029a4:	b510      	push	{r4, lr}
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80029a6:	1e44      	subs	r4, r0, #1
 80029a8:	2c01      	cmp	r4, #1
 80029aa:	d811      	bhi.n	80029d0 <dec_lock+0x2c>
		n = Files[i].ctr;
 80029ac:	4a0a      	ldr	r2, [pc, #40]	; (80029d8 <dec_lock+0x34>)
 80029ae:	230c      	movs	r3, #12
 80029b0:	fb03 2104 	mla	r1, r3, r4, r2
 80029b4:	8949      	ldrh	r1, [r1, #10]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n) n--;					/* Decrement read mode open count */
 80029b6:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 80029ba:	b280      	uxth	r0, r0
 80029bc:	b108      	cbz	r0, 80029c2 <dec_lock+0x1e>
 80029be:	3901      	subs	r1, #1
 80029c0:	b288      	uxth	r0, r1
		Files[i].ctr = n;
 80029c2:	4363      	muls	r3, r4
 80029c4:	441a      	add	r2, r3
 80029c6:	8150      	strh	r0, [r2, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80029c8:	b920      	cbnz	r0, 80029d4 <dec_lock+0x30>
 80029ca:	4a03      	ldr	r2, [pc, #12]	; (80029d8 <dec_lock+0x34>)
 80029cc:	50d0      	str	r0, [r2, r3]
 80029ce:	bd10      	pop	{r4, pc}
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80029d0:	2002      	movs	r0, #2
 80029d2:	bd10      	pop	{r4, pc}
		n = Files[i].ctr;
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n) n--;					/* Decrement read mode open count */
		Files[i].ctr = n;
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
		res = FR_OK;
 80029d4:	2000      	movs	r0, #0
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
	}
	return res;
}
 80029d6:	bd10      	pop	{r4, pc}
 80029d8:	20000030 	.word	0x20000030

080029dc <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80029dc:	f8d0 3224 	ldr.w	r3, [r0, #548]	; 0x224
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80029e0:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80029e4:	3304      	adds	r3, #4
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80029e6:	0a49      	lsrs	r1, r1, #9
 80029e8:	f892 0202 	ldrb.w	r0, [r2, #514]	; 0x202
 80029ec:	fbb1 f1f0 	udiv	r1, r1, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80029f0:	6818      	ldr	r0, [r3, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 80029f2:	b130      	cbz	r0, 8002a02 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80029f4:	4281      	cmp	r1, r0
 80029f6:	d302      	bcc.n	80029fe <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 80029f8:	1a09      	subs	r1, r1, r0
 80029fa:	3308      	adds	r3, #8
	}
 80029fc:	e7f8      	b.n	80029f0 <clmt_clust+0x14>
	return cl + *tbl;	/* Return the cluster number */
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	18c8      	adds	r0, r1, r3
}
 8002a02:	4770      	bx	lr

08002a04 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002a04:	6802      	ldr	r2, [r0, #0]

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002a06:	b510      	push	{r4, lr}
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002a08:	b18a      	cbz	r2, 8002a2e <get_ldnumber+0x2a>
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a12:	2c20      	cmp	r4, #32
 8002a14:	d909      	bls.n	8002a2a <get_ldnumber+0x26>
 8002a16:	2c3a      	cmp	r4, #58	; 0x3a
 8002a18:	d1f8      	bne.n	8002a0c <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002a1a:	1c51      	adds	r1, r2, #1
 8002a1c:	428b      	cmp	r3, r1
 8002a1e:	d106      	bne.n	8002a2e <get_ldnumber+0x2a>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002a20:	7812      	ldrb	r2, [r2, #0]
 8002a22:	2a30      	cmp	r2, #48	; 0x30
 8002a24:	d103      	bne.n	8002a2e <get_ldnumber+0x2a>
					vol = (int)i;
					*path = ++tt;
 8002a26:	3301      	adds	r3, #1
 8002a28:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	bd10      	pop	{r4, pc}
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002a2e:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8002a32:	bd10      	pop	{r4, pc}

08002a34 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8002a34:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002a36:	b190      	cbz	r0, 8002a5e <validate+0x2a>
 8002a38:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8002a3c:	b17b      	cbz	r3, 8002a5e <validate+0x2a>
 8002a3e:	f893 2200 	ldrb.w	r2, [r3, #512]	; 0x200
 8002a42:	b162      	cbz	r2, 8002a5e <validate+0x2a>
 8002a44:	f8b3 1206 	ldrh.w	r1, [r3, #518]	; 0x206
 8002a48:	f8b0 2204 	ldrh.w	r2, [r0, #516]	; 0x204
 8002a4c:	4291      	cmp	r1, r2
 8002a4e:	d106      	bne.n	8002a5e <validate+0x2a>
 8002a50:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8002a54:	f7ff fe62 	bl	800271c <disk_status>
 8002a58:	f010 0001 	ands.w	r0, r0, #1
 8002a5c:	d000      	beq.n	8002a60 <validate+0x2c>
		return FR_INVALID_OBJECT;
 8002a5e:	2009      	movs	r0, #9

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
}
 8002a60:	bd08      	pop	{r3, pc}

08002a62 <ld_clust.isra.0>:
	BYTE* dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a62:	7eca      	ldrb	r2, [r1, #27]
 8002a64:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32)
 8002a66:	2803      	cmp	r0, #3
	BYTE* dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (fs->fs_type == FS_FAT32)
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002a6c:	bf01      	itttt	eq
 8002a6e:	7d48      	ldrbeq	r0, [r1, #21]
 8002a70:	7d0a      	ldrbeq	r2, [r1, #20]
 8002a72:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8002a76:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16

	return cl;
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	4770      	bx	lr

08002a7e <sync_window.part.2>:
/*-----------------------------------------------------------------------*/
/* Move/Flush disk access window in the file system object               */
/*-----------------------------------------------------------------------*/
#if !_FS_READONLY
static
FRESULT sync_window (
 8002a7e:	b570      	push	{r4, r5, r6, lr}
	UINT nf;
	FRESULT res = FR_OK;


	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
 8002a80:	f8d0 522c 	ldr.w	r5, [r0, #556]	; 0x22c
/*-----------------------------------------------------------------------*/
/* Move/Flush disk access window in the file system object               */
/*-----------------------------------------------------------------------*/
#if !_FS_READONLY
static
FRESULT sync_window (
 8002a84:	4604      	mov	r4, r0
	FRESULT res = FR_OK;


	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002a86:	4601      	mov	r1, r0
 8002a88:	2301      	movs	r3, #1
 8002a8a:	462a      	mov	r2, r5
 8002a8c:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8002a90:	f7ff fe6c 	bl	800276c <disk_write>
 8002a94:	b9d0      	cbnz	r0, 8002acc <sync_window.part.2+0x4e>
			res = FR_DISK_ERR;
		} else {
			fs->wflag = 0;
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002a96:	f8d4 3220 	ldr.w	r3, [r4, #544]	; 0x220
 8002a9a:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
			res = FR_DISK_ERR;
		} else {
			fs->wflag = 0;
 8002a9e:	f884 0204 	strb.w	r0, [r4, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002aa2:	1aeb      	subs	r3, r5, r3
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d301      	bcc.n	8002aac <sync_window.part.2+0x2e>
	FATFS* fs		/* File system object */
)
{
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
			res = FR_DISK_ERR;
		} else {
			fs->wflag = 0;
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002aac:	f894 6203 	ldrb.w	r6, [r4, #515]	; 0x203
 8002ab0:	2e01      	cmp	r6, #1
 8002ab2:	d9f9      	bls.n	8002aa8 <sync_window.part.2+0x2a>
					wsect += fs->fsize;
 8002ab4:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002ab8:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
			res = FR_DISK_ERR;
		} else {
			fs->wflag = 0;
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
					wsect += fs->fsize;
 8002abc:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002abe:	462a      	mov	r2, r5
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	f7ff fe52 	bl	800276c <disk_write>
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
			res = FR_DISK_ERR;
		} else {
			fs->wflag = 0;
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002ac8:	3e01      	subs	r6, #1
 8002aca:	e7f1      	b.n	8002ab0 <sync_window.part.2+0x32>


	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
			res = FR_DISK_ERR;
 8002acc:	2001      	movs	r0, #1
				}
			}
		}
	}
	return res;
}
 8002ace:	bd70      	pop	{r4, r5, r6, pc}

08002ad0 <sync_window>:
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002ad0:	f890 3204 	ldrb.w	r3, [r0, #516]	; 0x204
 8002ad4:	b10b      	cbz	r3, 8002ada <sync_window+0xa>
 8002ad6:	f7ff bfd2 	b.w	8002a7e <sync_window.part.2>
				}
			}
		}
	}
	return res;
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	4770      	bx	lr

08002ade <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8002ade:	b538      	push	{r3, r4, r5, lr}
 8002ae0:	4604      	mov	r4, r0
	FRESULT res;


	res = sync_window(fs);
 8002ae2:	f7ff fff5 	bl	8002ad0 <sync_window>
 8002ae6:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8002ae8:	2800      	cmp	r0, #0
 8002aea:	d152      	bne.n	8002b92 <sync_fs+0xb4>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8002aec:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002af0:	2b03      	cmp	r3, #3
 8002af2:	d145      	bne.n	8002b80 <sync_fs+0xa2>
 8002af4:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d141      	bne.n	8002b80 <sync_fs+0xa2>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8002afc:	4601      	mov	r1, r0
 8002afe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b02:	4620      	mov	r0, r4
 8002b04:	f7ff fec2 	bl	800288c <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8002b08:	2255      	movs	r2, #85	; 0x55
 8002b0a:	f884 21fe 	strb.w	r2, [r4, #510]	; 0x1fe
 8002b0e:	22aa      	movs	r2, #170	; 0xaa
 8002b10:	f884 21ff 	strb.w	r2, [r4, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002b14:	2252      	movs	r2, #82	; 0x52
 8002b16:	7022      	strb	r2, [r4, #0]
 8002b18:	7062      	strb	r2, [r4, #1]
 8002b1a:	2261      	movs	r2, #97	; 0x61
 8002b1c:	70a2      	strb	r2, [r4, #2]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b1e:	f884 21e7 	strb.w	r2, [r4, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002b22:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8002b26:	f884 21e8 	strb.w	r2, [r4, #488]	; 0x1e8
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002b2a:	2141      	movs	r1, #65	; 0x41
 8002b2c:	70e1      	strb	r1, [r4, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b2e:	f884 11e6 	strb.w	r1, [r4, #486]	; 0x1e6
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002b32:	1211      	asrs	r1, r2, #8
 8002b34:	f884 11e9 	strb.w	r1, [r4, #489]	; 0x1e9
 8002b38:	0c11      	lsrs	r1, r2, #16
 8002b3a:	0e12      	lsrs	r2, r2, #24
 8002b3c:	f884 21eb 	strb.w	r2, [r4, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002b40:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002b44:	f884 11ea 	strb.w	r1, [r4, #490]	; 0x1ea
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002b48:	1211      	asrs	r1, r2, #8
 8002b4a:	f884 21ec 	strb.w	r2, [r4, #492]	; 0x1ec
 8002b4e:	f884 11ed 	strb.w	r1, [r4, #493]	; 0x1ed
 8002b52:	0c11      	lsrs	r1, r2, #16
 8002b54:	0e12      	lsrs	r2, r2, #24
 8002b56:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8002b5a:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
			mem_set(fs->win.d8, 0, SS(fs));
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002b5e:	f884 11ee 	strb.w	r1, [r4, #494]	; 0x1ee
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b62:	2072      	movs	r0, #114	; 0x72
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8002b64:	3201      	adds	r2, #1
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b66:	f884 01e4 	strb.w	r0, [r4, #484]	; 0x1e4
 8002b6a:	f884 01e5 	strb.w	r0, [r4, #485]	; 0x1e5
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8002b6e:	f8c4 222c 	str.w	r2, [r4, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8002b72:	4621      	mov	r1, r4
 8002b74:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002b78:	f7ff fdf8 	bl	800276c <disk_write>
			fs->fsi_flag = 0;
 8002b7c:	f884 5205 	strb.w	r5, [r4, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002b80:	2200      	movs	r2, #0
 8002b82:	4611      	mov	r1, r2
 8002b84:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002b88:	f7ff fdfe 	bl	8002788 <disk_ioctl>
 8002b8c:	3000      	adds	r0, #0
 8002b8e:	bf18      	it	ne
 8002b90:	2001      	movne	r0, #1
			res = FR_DISK_ERR;
	}

	return res;
}
 8002b92:	bd38      	pop	{r3, r4, r5, pc}

08002b94 <move_window>:
)
{
	FRESULT res = FR_OK;


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002b94:	f8d0 322c 	ldr.w	r3, [r0, #556]	; 0x22c
 8002b98:	428b      	cmp	r3, r1
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8002b9a:	b570      	push	{r4, r5, r6, lr}
 8002b9c:	4606      	mov	r6, r0
 8002b9e:	460d      	mov	r5, r1
	FRESULT res = FR_OK;


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002ba0:	d012      	beq.n	8002bc8 <move_window+0x34>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002ba2:	f7ff ff95 	bl	8002ad0 <sync_window>
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002ba6:	4604      	mov	r4, r0
 8002ba8:	b978      	cbnz	r0, 8002bca <move_window+0x36>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8002baa:	462a      	mov	r2, r5
 8002bac:	2301      	movs	r3, #1
 8002bae:	4631      	mov	r1, r6
 8002bb0:	f896 0201 	ldrb.w	r0, [r6, #513]	; 0x201
 8002bb4:	f7ff fdcc 	bl	8002750 <disk_read>
 8002bb8:	2800      	cmp	r0, #0
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
				res = FR_DISK_ERR;
 8002bba:	bf1c      	itt	ne
 8002bbc:	f04f 35ff 	movne.w	r5, #4294967295
 8002bc0:	2401      	movne	r4, #1
			}
			fs->winsect = sector;
 8002bc2:	f8c6 522c 	str.w	r5, [r6, #556]	; 0x22c
 8002bc6:	e000      	b.n	8002bca <move_window+0x36>
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
	FRESULT res = FR_OK;
 8002bc8:	2400      	movs	r4, #0
			}
			fs->winsect = sector;
		}
	}
	return res;
}
 8002bca:	4620      	mov	r0, r4
 8002bcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002bd0 <check_fs>:
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002bd0:	2300      	movs	r3, #0
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8002bd2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002bd4:	f880 3204 	strb.w	r3, [r0, #516]	; 0x204
 8002bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bdc:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8002be0:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002be2:	f7ff ffd7 	bl	8002b94 <move_window>
 8002be6:	b9c0      	cbnz	r0, 8002c1a <check_fs+0x4a>
		return 3;

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002be8:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002bec:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
 8002bf0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002bf4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d110      	bne.n	8002c1e <check_fs+0x4e>
		return 2;

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002bfc:	f8d4 3036 	ldr.w	r3, [r4, #54]	; 0x36
 8002c00:	4a08      	ldr	r2, [pc, #32]	; (8002c24 <check_fs+0x54>)
 8002c02:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00a      	beq.n	8002c20 <check_fs+0x50>
		return 0;
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002c0a:	f8d4 0052 	ldr.w	r0, [r4, #82]	; 0x52
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
		return 3;
 8002c0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8002c12:	1a80      	subs	r0, r0, r2
 8002c14:	bf18      	it	ne
 8002c16:	2001      	movne	r0, #1
 8002c18:	bd10      	pop	{r4, pc}
 8002c1a:	2003      	movs	r0, #3
 8002c1c:	bd10      	pop	{r4, pc}

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
		return 2;
 8002c1e:	2002      	movs	r0, #2
		return 0;
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
		return 0;

	return 1;
}
 8002c20:	bd10      	pop	{r4, pc}
 8002c22:	bf00      	nop
 8002c24:	00544146 	.word	0x00544146

08002c28 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8002c28:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	6003      	str	r3, [r0, #0]
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8002c30:	4607      	mov	r7, r0
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
	vol = get_ldnumber(path);
 8002c32:	4608      	mov	r0, r1
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8002c34:	4616      	mov	r6, r2
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
	vol = get_ldnumber(path);
 8002c36:	f7ff fee5 	bl	8002a04 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002c3a:	1e05      	subs	r5, r0, #0
 8002c3c:	f2c0 8113 	blt.w	8002e66 <find_volume+0x23e>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002c40:	4ba0      	ldr	r3, [pc, #640]	; (8002ec4 <find_volume+0x29c>)
 8002c42:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002c46:	2c00      	cmp	r4, #0
 8002c48:	f000 810f 	beq.w	8002e6a <find_volume+0x242>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8002c4c:	603c      	str	r4, [r7, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8002c4e:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002c52:	b16b      	cbz	r3, 8002c70 <find_volume+0x48>
		stat = disk_status(fs->drv);
 8002c54:	f894 0201 	ldrb.w	r0, [r4, #513]	; 0x201
 8002c58:	f7ff fd60 	bl	800271c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002c5c:	07c7      	lsls	r7, r0, #31
 8002c5e:	d407      	bmi.n	8002c70 <find_volume+0x48>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002c60:	2e00      	cmp	r6, #0
 8002c62:	f000 80bd 	beq.w	8002de0 <find_volume+0x1b8>
 8002c66:	0741      	lsls	r1, r0, #29
 8002c68:	f140 80ba 	bpl.w	8002de0 <find_volume+0x1b8>
				return FR_WRITE_PROTECTED;
 8002c6c:	200a      	movs	r0, #10
 8002c6e:	e126      	b.n	8002ebe <find_volume+0x296>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002c70:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002c72:	b2e8      	uxtb	r0, r5
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002c74:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002c78:	f884 0201 	strb.w	r0, [r4, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002c7c:	f7ff fd58 	bl	8002730 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002c80:	07c2      	lsls	r2, r0, #31
 8002c82:	f100 80f4 	bmi.w	8002e6e <find_volume+0x246>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002c86:	2e00      	cmp	r6, #0
 8002c88:	f040 80ac 	bne.w	8002de4 <find_volume+0x1bc>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4620      	mov	r0, r4
 8002c90:	f7ff ff9e 	bl	8002bd0 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002c94:	2801      	cmp	r0, #1
 8002c96:	f040 80af 	bne.w	8002df8 <find_volume+0x1d0>
 8002c9a:	f504 71e3 	add.w	r1, r4, #454	; 0x1c6
 8002c9e:	2200      	movs	r2, #0
		for (i = 0; i < 4; i++) {			/* Get partition offset */
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002ca0:	f811 3c04 	ldrb.w	r3, [r1, #-4]
 8002ca4:	b103      	cbz	r3, 8002ca8 <find_volume+0x80>
 8002ca6:	680b      	ldr	r3, [r1, #0]
 8002ca8:	f84d 3022 	str.w	r3, [sp, r2, lsl #2]
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002cac:	3201      	adds	r2, #1
 8002cae:	2a04      	cmp	r2, #4
 8002cb0:	f101 0110 	add.w	r1, r1, #16
 8002cb4:	d1f4      	bne.n	8002ca0 <find_volume+0x78>
 8002cb6:	2600      	movs	r6, #0
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
		if (i) i--;
		do {								/* Find an FAT volume */
			bsect = br[i];
 8002cb8:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002cbc:	2d00      	cmp	r5, #0
 8002cbe:	f000 8095 	beq.w	8002dec <find_volume+0x1c4>
 8002cc2:	4629      	mov	r1, r5
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f7ff ff83 	bl	8002bd0 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002cca:	2800      	cmp	r0, #0
 8002ccc:	f040 808f 	bne.w	8002dee <find_volume+0x1c6>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002cd0:	7b22      	ldrb	r2, [r4, #12]
 8002cd2:	7ae3      	ldrb	r3, [r4, #11]
 8002cd4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cdc:	f040 808f 	bne.w	8002dfe <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002ce0:	7da3      	ldrb	r3, [r4, #22]
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002ce2:	f894 c010 	ldrb.w	ip, [r4, #16]
	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002ce6:	7de0      	ldrb	r0, [r4, #23]
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002ce8:	f884 c203 	strb.w	ip, [r4, #515]	; 0x203

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002cec:	ea53 2000 	orrs.w	r0, r3, r0, lsl #8
	fs->fsize = fasize;

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002cf0:	f10c 33ff 	add.w	r3, ip, #4294967295

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002cf4:	bf08      	it	eq
 8002cf6:	6a60      	ldreq	r0, [r4, #36]	; 0x24
	fs->fsize = fasize;
 8002cf8:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d87e      	bhi.n	8002dfe <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002d00:	7b63      	ldrb	r3, [r4, #13]
 8002d02:	f884 3202 	strb.w	r3, [r4, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d079      	beq.n	8002dfe <find_volume+0x1d6>
 8002d0a:	1e5a      	subs	r2, r3, #1
 8002d0c:	421a      	tst	r2, r3
 8002d0e:	d176      	bne.n	8002dfe <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002d10:	f894 e012 	ldrb.w	lr, [r4, #18]
 8002d14:	7c62      	ldrb	r2, [r4, #17]
 8002d16:	ea42 2e0e 	orr.w	lr, r2, lr, lsl #8
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002d1a:	f01e 0f0f 	tst.w	lr, #15

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
		return FR_NO_FILESYSTEM;

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002d1e:	f8a4 e208 	strh.w	lr, [r4, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002d22:	d16c      	bne.n	8002dfe <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8002d24:	7d21      	ldrb	r1, [r4, #20]
 8002d26:	7ce2      	ldrb	r2, [r4, #19]
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002d28:	7be6      	ldrb	r6, [r4, #15]
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
		return FR_NO_FILESYSTEM;

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002d2a:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002d2e:	7ba1      	ldrb	r1, [r4, #14]
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
		return FR_NO_FILESYSTEM;

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002d30:	bf08      	it	eq
 8002d32:	6a22      	ldreq	r2, [r4, #32]

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002d34:	ea51 2106 	orrs.w	r1, r1, r6, lsl #8
 8002d38:	d061      	beq.n	8002dfe <find_volume+0x1d6>
	fs->fsize = fasize;

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
		return FR_NO_FILESYSTEM;
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002d3a:	fb00 fc0c 	mul.w	ip, r0, ip

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002d3e:	eb01 171e 	add.w	r7, r1, lr, lsr #4
 8002d42:	4467      	add	r7, ip
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002d44:	42ba      	cmp	r2, r7
 8002d46:	d35a      	bcc.n	8002dfe <find_volume+0x1d6>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002d48:	1bd2      	subs	r2, r2, r7
 8002d4a:	fbb2 f3f3 	udiv	r3, r2, r3
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d055      	beq.n	8002dfe <find_volume+0x1d6>
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002d52:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002d56:	4293      	cmp	r3, r2
 8002d58:	f103 0602 	add.w	r6, r3, #2
 8002d5c:	eb01 0205 	add.w	r2, r1, r5
 8002d60:	442f      	add	r7, r5
 8002d62:	f240 808a 	bls.w	8002e7a <find_volume+0x252>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002d66:	f64f 71f5 	movw	r1, #65525	; 0xfff5
 8002d6a:	428b      	cmp	r3, r1
 8002d6c:	f240 8088 	bls.w	8002e80 <find_volume+0x258>

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002d70:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8002d74:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002d78:	f8c4 2220 	str.w	r2, [r4, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8002d7c:	f8c4 7228 	str.w	r7, [r4, #552]	; 0x228
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8002d80:	f1be 0f00 	cmp.w	lr, #0
 8002d84:	d13b      	bne.n	8002dfe <find_volume+0x1d6>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002d86:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d88:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002d8c:	f04f 0803 	mov.w	r8, #3
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
	fs->database = bsect + sysect;						/* Data start sector */
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8002d90:	00b3      	lsls	r3, r6, #2
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8002d92:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002d96:	ebb0 2f53 	cmp.w	r0, r3, lsr #9
 8002d9a:	d330      	bcc.n	8002dfe <find_volume+0x1d6>
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8002d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002da0:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
 8002da4:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002da8:	f1b8 0f03 	cmp.w	r8, #3
#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8002dac:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002db0:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002db4:	d027      	beq.n	8002e06 <find_volume+0x1de>
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
	fs->id = ++Fsid;	/* File system mount ID */
 8002db6:	4a44      	ldr	r2, [pc, #272]	; (8002ec8 <find_volume+0x2a0>)
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8002db8:	f884 8200 	strb.w	r8, [r4, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8002dbc:	8813      	ldrh	r3, [r2, #0]
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	8013      	strh	r3, [r2, #0]
 8002dc4:	f8a4 3206 	strh.w	r3, [r4, #518]	; 0x206
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002dc8:	4b40      	ldr	r3, [pc, #256]	; (8002ecc <find_volume+0x2a4>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4294      	cmp	r4, r2
 8002dce:	bf04      	itt	eq
 8002dd0:	2200      	moveq	r2, #0
 8002dd2:	601a      	streq	r2, [r3, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	429c      	cmp	r4, r3
 8002dd8:	d102      	bne.n	8002de0 <find_volume+0x1b8>
 8002dda:	4b3c      	ldr	r3, [pc, #240]	; (8002ecc <find_volume+0x2a4>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60da      	str	r2, [r3, #12]
	if (fs->fs_type) {					/* If the volume has been mounted */
		stat = disk_status(fs->drv);
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
				return FR_WRITE_PROTECTED;
			return FR_OK;				/* The file system object is valid */
 8002de0:	2000      	movs	r0, #0
 8002de2:	e06c      	b.n	8002ebe <find_volume+0x296>
	fs->fs_type = 0;					/* Clear the file system object */
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002de4:	0743      	lsls	r3, r0, #29
 8002de6:	f53f af41 	bmi.w	8002c6c <find_volume+0x44>
 8002dea:	e74f      	b.n	8002c8c <find_volume+0x64>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
		if (i) i--;
		do {								/* Find an FAT volume */
			bsect = br[i];
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002dec:	2002      	movs	r0, #2
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002dee:	3601      	adds	r6, #1
 8002df0:	2e04      	cmp	r6, #4
 8002df2:	f47f af61 	bne.w	8002cb8 <find_volume+0x90>
 8002df6:	e03c      	b.n	8002e72 <find_volume+0x24a>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002df8:	2803      	cmp	r0, #3
 8002dfa:	d03c      	beq.n	8002e76 <find_volume+0x24e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002dfc:	b108      	cbz	r0, 8002e02 <find_volume+0x1da>
 8002dfe:	200d      	movs	r0, #13
 8002e00:	e05d      	b.n	8002ebe <find_volume+0x296>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8002e02:	4605      	mov	r5, r0
 8002e04:	e764      	b.n	8002cd0 <find_volume+0xa8>

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8002e06:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 8002e0a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002e0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d1cf      	bne.n	8002db6 <find_volume+0x18e>
		&& move_window(fs, bsect + 1) == FR_OK)
 8002e16:	1c69      	adds	r1, r5, #1
 8002e18:	4620      	mov	r0, r4
 8002e1a:	f7ff febb 	bl	8002b94 <move_window>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	d1c9      	bne.n	8002db6 <find_volume+0x18e>
	{
		fs->fsi_flag = 0;
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002e22:	f894 21ff 	ldrb.w	r2, [r4, #511]	; 0x1ff
 8002e26:	f894 31fe 	ldrb.w	r3, [r4, #510]	; 0x1fe
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
		&& move_window(fs, bsect + 1) == FR_OK)
	{
		fs->fsi_flag = 0;
 8002e2a:	f884 0205 	strb.w	r0, [r4, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002e2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002e32:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d1bd      	bne.n	8002db6 <find_volume+0x18e>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8002e3a:	6822      	ldr	r2, [r4, #0]
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <find_volume+0x2a8>)
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d1b9      	bne.n	8002db6 <find_volume+0x18e>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8002e42:	f103 53ff 	add.w	r3, r3, #534773760	; 0x1fe00000
 8002e46:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 8002e4a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002e4e:	3320      	adds	r3, #32
 8002e50:	429a      	cmp	r2, r3
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8002e52:	bf01      	itttt	eq
 8002e54:	f8d4 31e8 	ldreq.w	r3, [r4, #488]	; 0x1e8
 8002e58:	f8c4 3210 	streq.w	r3, [r4, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8002e5c:	f8d4 31ec 	ldreq.w	r3, [r4, #492]	; 0x1ec
 8002e60:	f8c4 320c 	streq.w	r3, [r4, #524]	; 0x20c
 8002e64:	e7a7      	b.n	8002db6 <find_volume+0x18e>


	/* Get logical drive number from the path name */
	*rfs = 0;
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 8002e66:	200b      	movs	r0, #11
 8002e68:	e029      	b.n	8002ebe <find_volume+0x296>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002e6a:	200c      	movs	r0, #12
 8002e6c:	e027      	b.n	8002ebe <find_volume+0x296>

	fs->fs_type = 0;					/* Clear the file system object */
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002e6e:	2003      	movs	r0, #3
 8002e70:	e025      	b.n	8002ebe <find_volume+0x296>
		do {								/* Find an FAT volume */
			bsect = br[i];
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
		} while (!LD2PT(vol) && fmt && ++i < 4);
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002e72:	2803      	cmp	r0, #3
 8002e74:	d1c3      	bne.n	8002dfe <find_volume+0x1d6>
 8002e76:	2001      	movs	r0, #1
 8002e78:	e021      	b.n	8002ebe <find_volume+0x296>
	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
	fmt = FS_FAT12;
 8002e7a:	f04f 0801 	mov.w	r8, #1
 8002e7e:	e001      	b.n	8002e84 <find_volume+0x25c>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002e80:	f04f 0802 	mov.w	r8, #2
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002e84:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8002e88:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002e8c:	f8c4 2220 	str.w	r2, [r4, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8002e90:	f8c4 7228 	str.w	r7, [r4, #552]	; 0x228
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002e94:	f1be 0f00 	cmp.w	lr, #0
 8002e98:	d0b1      	beq.n	8002dfe <find_volume+0x1d6>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002e9a:	f1b8 0f02 	cmp.w	r8, #2
 8002e9e:	ea4f 0346 	mov.w	r3, r6, lsl #1
 8002ea2:	bf18      	it	ne
 8002ea4:	199b      	addne	r3, r3, r6
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002ea6:	4462      	add	r2, ip
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002ea8:	bf18      	it	ne
 8002eaa:	f006 0601 	andne.w	r6, r6, #1
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002eae:	f8c4 2224 	str.w	r2, [r4, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002eb2:	bf1c      	itt	ne
 8002eb4:	eb06 0353 	addne.w	r3, r6, r3, lsr #1
 8002eb8:	f04f 0801 	movne.w	r8, #1
 8002ebc:	e769      	b.n	8002d92 <find_volume+0x16a>
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
}
 8002ebe:	b004      	add	sp, #16
 8002ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ec4:	20000048 	.word	0x20000048
 8002ec8:	2000002c 	.word	0x2000002c
 8002ecc:	20000030 	.word	0x20000030
 8002ed0:	41615252 	.word	0x41615252

08002ed4 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002ed4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 8002ed8:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002eda:	3b02      	subs	r3, #2
 8002edc:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8002ede:	bf3d      	ittte	cc
 8002ee0:	f890 3202 	ldrbcc.w	r3, [r0, #514]	; 0x202
 8002ee4:	f8d0 0228 	ldrcc.w	r0, [r0, #552]	; 0x228
 8002ee8:	fb01 0003 	mlacc	r0, r1, r3, r0
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002eec:	2000      	movcs	r0, #0
	return clst * fs->csize + fs->database;
}
 8002eee:	4770      	bx	lr

08002ef0 <get_fat>:
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002ef0:	2901      	cmp	r1, #1

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8002ef2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef4:	4606      	mov	r6, r0
 8002ef6:	460d      	mov	r5, r1
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002ef8:	d959      	bls.n	8002fae <get_fat+0xbe>
 8002efa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002efe:	4299      	cmp	r1, r3
 8002f00:	d255      	bcs.n	8002fae <get_fat+0xbe>
		val = 1;	/* Internal error */

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */

		switch (fs->fs_type) {
 8002f02:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d027      	beq.n	8002f5a <get_fat+0x6a>
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d036      	beq.n	8002f7c <get_fat+0x8c>
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d14d      	bne.n	8002fae <get_fat+0xbe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8002f12:	eb01 0451 	add.w	r4, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f16:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002f1a:	eb01 2154 	add.w	r1, r1, r4, lsr #9
 8002f1e:	f7ff fe39 	bl	8002b94 <move_window>
 8002f22:	b110      	cbz	r0, 8002f2a <get_fat+0x3a>

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		val = 1;	/* Internal error */

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295
 8002f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (fs->fs_type) {
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
			wc = fs->win.d8[bc++ % SS(fs)];
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f2a:	f8d6 1220 	ldr.w	r1, [r6, #544]	; 0x220

		switch (fs->fs_type) {
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
			wc = fs->win.d8[bc++ % SS(fs)];
 8002f2e:	1c67      	adds	r7, r4, #1
 8002f30:	f3c4 0408 	ubfx	r4, r4, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f34:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8002f38:	4630      	mov	r0, r6

		switch (fs->fs_type) {
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
			wc = fs->win.d8[bc++ % SS(fs)];
 8002f3a:	5d34      	ldrb	r4, [r6, r4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f3c:	f7ff fe2a 	bl	8002b94 <move_window>
 8002f40:	2800      	cmp	r0, #0
 8002f42:	d1ef      	bne.n	8002f24 <get_fat+0x34>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002f44:	f3c7 0708 	ubfx	r7, r7, #0, #9
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002f48:	07eb      	lsls	r3, r5, #31
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
			wc = fs->win.d8[bc++ % SS(fs)];
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002f4a:	5df0      	ldrb	r0, [r6, r7]
 8002f4c:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002f50:	bf4c      	ite	mi
 8002f52:	0900      	lsrmi	r0, r0, #4
 8002f54:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8002f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			break;

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002f5a:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002f5e:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 8002f62:	f7ff fe17 	bl	8002b94 <move_window>
 8002f66:	2800      	cmp	r0, #0
 8002f68:	d1dc      	bne.n	8002f24 <get_fat+0x34>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8002f6a:	006d      	lsls	r5, r5, #1
 8002f6c:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
			val = LD_WORD(p);
 8002f70:	1973      	adds	r3, r6, r5
 8002f72:	7858      	ldrb	r0, [r3, #1]
 8002f74:	5d73      	ldrb	r3, [r6, r5]
 8002f76:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			break;

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002f7c:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8002f80:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 8002f84:	f7ff fe06 	bl	8002b94 <move_window>
 8002f88:	2800      	cmp	r0, #0
 8002f8a:	d1cb      	bne.n	8002f24 <get_fat+0x34>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8002f8c:	00ad      	lsls	r5, r5, #2
 8002f8e:	f405 75fe 	and.w	r5, r5, #508	; 0x1fc
 8002f92:	1973      	adds	r3, r6, r5
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8002f94:	7898      	ldrb	r0, [r3, #2]
 8002f96:	78da      	ldrb	r2, [r3, #3]
 8002f98:	785b      	ldrb	r3, [r3, #1]
 8002f9a:	0400      	lsls	r0, r0, #16
 8002f9c:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8002fa0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002fa4:	5d73      	ldrb	r3, [r6, r5]
 8002fa6:	4318      	orrs	r0, r3
 8002fa8:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8002fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			break;

		default:
			val = 1;	/* Internal error */
 8002fae:	2001      	movs	r0, #1
		}
	}

	return val;
}
 8002fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002fb2 <dir_sdi>:
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8002fb2:	f8d0 2208 	ldr.w	r2, [r0, #520]	; 0x208
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8002fb6:	b570      	push	{r4, r5, r6, lr}
 8002fb8:	4604      	mov	r4, r0
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
	clst = dp->sclust;		/* Table start cluster (0:root) */
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fba:	2a01      	cmp	r2, #1
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8002fbc:	460d      	mov	r5, r1
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8002fbe:	f8a4 1206 	strh.w	r1, [r4, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fc2:	d101      	bne.n	8002fc8 <dir_sdi+0x16>
		return FR_INT_ERR;
 8002fc4:	2002      	movs	r0, #2
 8002fc6:	bd70      	pop	{r4, r5, r6, pc}
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
	clst = dp->sclust;		/* Table start cluster (0:root) */
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002fc8:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
 8002fcc:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8002fd0:	428a      	cmp	r2, r1
 8002fd2:	d2f7      	bcs.n	8002fc4 <dir_sdi+0x12>
		return FR_INT_ERR;
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002fd4:	b972      	cbnz	r2, 8002ff4 <dir_sdi+0x42>
 8002fd6:	f893 1200 	ldrb.w	r1, [r3, #512]	; 0x200
 8002fda:	2903      	cmp	r1, #3
 8002fdc:	d102      	bne.n	8002fe4 <dir_sdi+0x32>
		clst = dp->fs->dirbase;
 8002fde:	f8d3 1224 	ldr.w	r1, [r3, #548]	; 0x224

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002fe2:	b931      	cbnz	r1, 8002ff2 <dir_sdi+0x40>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002fe4:	f8b3 1208 	ldrh.w	r1, [r3, #520]	; 0x208
 8002fe8:	428d      	cmp	r5, r1
 8002fea:	d2eb      	bcs.n	8002fc4 <dir_sdi+0x12>
			return FR_INT_ERR;
		sect = dp->fs->dirbase;
 8002fec:	f8d3 0224 	ldr.w	r0, [r3, #548]	; 0x224
 8002ff0:	e019      	b.n	8003026 <dir_sdi+0x74>
 8002ff2:	460a      	mov	r2, r1
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002ff4:	f893 6202 	ldrb.w	r6, [r3, #514]	; 0x202
 8002ff8:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 8002ffa:	42b5      	cmp	r5, r6
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
			return FR_INT_ERR;
		sect = dp->fs->dirbase;
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
 8003002:	d30e      	bcc.n	8003022 <dir_sdi+0x70>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003004:	f7ff ff74 	bl	8002ef0 <get_fat>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003008:	1c43      	adds	r3, r0, #1
		sect = dp->fs->dirbase;
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800300a:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800300c:	d01d      	beq.n	800304a <dir_sdi+0x98>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800300e:	2801      	cmp	r0, #1
 8003010:	d9d8      	bls.n	8002fc4 <dir_sdi+0x12>
 8003012:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8003016:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800301a:	4298      	cmp	r0, r3
 800301c:	d2d2      	bcs.n	8002fc4 <dir_sdi+0x12>
				return FR_INT_ERR;
			idx -= ic;
 800301e:	1bad      	subs	r5, r5, r6
 8003020:	e7eb      	b.n	8002ffa <dir_sdi+0x48>
		}
		sect = clust2sect(dp->fs, clst);
 8003022:	f7ff ff57 	bl	8002ed4 <clust2sect>
	}
	dp->clust = clst;	/* Current cluster# */
 8003026:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800302a:	2800      	cmp	r0, #0
 800302c:	d0ca      	beq.n	8002fc4 <dir_sdi+0x12>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800302e:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
		}
		sect = clust2sect(dp->fs, clst);
	}
	dp->clust = clst;	/* Current cluster# */
	if (!sect) return FR_INT_ERR;
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8003032:	eb00 1015 	add.w	r0, r0, r5, lsr #4
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003036:	f005 050f 	and.w	r5, r5, #15
 800303a:	eb03 1545 	add.w	r5, r3, r5, lsl #5
		}
		sect = clust2sect(dp->fs, clst);
	}
	dp->clust = clst;	/* Current cluster# */
	if (!sect) return FR_INT_ERR;
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800303e:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003042:	f8c4 5214 	str.w	r5, [r4, #532]	; 0x214

	return FR_OK;
 8003046:	2000      	movs	r0, #0
 8003048:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800304a:	2001      	movs	r0, #1
	if (!sect) return FR_INT_ERR;
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */

	return FR_OK;
}
 800304c:	bd70      	pop	{r4, r5, r6, pc}

0800304e <put_fat>:
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800304e:	2901      	cmp	r1, #1
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8003050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003054:	4605      	mov	r5, r0
 8003056:	460c      	mov	r4, r1
 8003058:	4616      	mov	r6, r2
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800305a:	d96b      	bls.n	8003134 <put_fat+0xe6>
 800305c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003060:	4299      	cmp	r1, r3
 8003062:	d267      	bcs.n	8003134 <put_fat+0xe6>
		res = FR_INT_ERR;

	} else {
		switch (fs->fs_type) {
 8003064:	f890 3200 	ldrb.w	r3, [r0, #512]	; 0x200
 8003068:	2b02      	cmp	r3, #2
 800306a:	d038      	beq.n	80030de <put_fat+0x90>
 800306c:	2b03      	cmp	r3, #3
 800306e:	d045      	beq.n	80030fc <put_fat+0xae>
 8003070:	2b01      	cmp	r3, #1
 8003072:	d15f      	bne.n	8003134 <put_fat+0xe6>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003074:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003078:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 800307c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8003080:	f7ff fd88 	bl	8002b94 <move_window>
			if (res != FR_OK) break;
 8003084:	2800      	cmp	r0, #0
 8003086:	d156      	bne.n	8003136 <put_fat+0xe8>
			p = &fs->win.d8[bc++ % SS(fs)];
 8003088:	f108 0701 	add.w	r7, r8, #1
 800308c:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003090:	f014 0401 	ands.w	r4, r4, #1
 8003094:	bf1f      	itttt	ne
 8003096:	f815 3008 	ldrbne.w	r3, [r5, r8]
 800309a:	f003 030f 	andne.w	r3, r3, #15
 800309e:	ea43 1306 	orrne.w	r3, r3, r6, lsl #4
 80030a2:	b2db      	uxtbne	r3, r3
 80030a4:	bf08      	it	eq
 80030a6:	b2f3      	uxtbeq	r3, r6
 80030a8:	f805 3008 	strb.w	r3, [r5, r8]
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80030ac:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
			bc = (UINT)clst; bc += bc / 2;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win.d8[bc++ % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			fs->wflag = 1;
 80030b0:	2301      	movs	r3, #1
 80030b2:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80030b6:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 80030ba:	4628      	mov	r0, r5
 80030bc:	f7ff fd6a 	bl	8002b94 <move_window>
			if (res != FR_OK) break;
 80030c0:	bbc8      	cbnz	r0, 8003136 <put_fat+0xe8>
			p = &fs->win.d8[bc % SS(fs)];
 80030c2:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80030c6:	b114      	cbz	r4, 80030ce <put_fat+0x80>
 80030c8:	f3c6 1207 	ubfx	r2, r6, #4, #8
 80030cc:	e005      	b.n	80030da <put_fat+0x8c>
 80030ce:	5dea      	ldrb	r2, [r5, r7]
 80030d0:	f022 030f 	bic.w	r3, r2, #15
 80030d4:	f3c6 2203 	ubfx	r2, r6, #8, #4
 80030d8:	431a      	orrs	r2, r3
 80030da:	55ea      	strb	r2, [r5, r7]
 80030dc:	e025      	b.n	800312a <put_fat+0xdc>
			fs->wflag = 1;
			break;

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80030de:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 80030e2:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80030e6:	f7ff fd55 	bl	8002b94 <move_window>
			if (res != FR_OK) break;
 80030ea:	bb20      	cbnz	r0, 8003136 <put_fat+0xe8>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80030ec:	0064      	lsls	r4, r4, #1
 80030ee:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
 80030f2:	1232      	asrs	r2, r6, #8
 80030f4:	552e      	strb	r6, [r5, r4]
 80030f6:	442c      	add	r4, r5
 80030f8:	7062      	strb	r2, [r4, #1]
 80030fa:	e016      	b.n	800312a <put_fat+0xdc>
			fs->wflag = 1;
			break;

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80030fc:	f8d0 1220 	ldr.w	r1, [r0, #544]	; 0x220
 8003100:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8003104:	f7ff fd46 	bl	8002b94 <move_window>
			if (res != FR_OK) break;
 8003108:	b9a8      	cbnz	r0, 8003136 <put_fat+0xe8>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800310a:	00a4      	lsls	r4, r4, #2
 800310c:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8003110:	192b      	adds	r3, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
 8003112:	78da      	ldrb	r2, [r3, #3]
 8003114:	0612      	lsls	r2, r2, #24
 8003116:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800311a:	4332      	orrs	r2, r6
			ST_DWORD(p, val);
 800311c:	1211      	asrs	r1, r2, #8
 800311e:	552a      	strb	r2, [r5, r4]
 8003120:	7059      	strb	r1, [r3, #1]
 8003122:	0c11      	lsrs	r1, r2, #16
 8003124:	0e12      	lsrs	r2, r2, #24
 8003126:	7099      	strb	r1, [r3, #2]
 8003128:	70da      	strb	r2, [r3, #3]
			fs->wflag = 1;
 800312a:	2301      	movs	r3, #1
 800312c:	f885 3204 	strb.w	r3, [r5, #516]	; 0x204
 8003130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			break;

		default :
			res = FR_INT_ERR;
 8003134:	2002      	movs	r0, #2
		}
	}

	return res;
}
 8003136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800313a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800313a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313c:	4605      	mov	r5, r0
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800313e:	460f      	mov	r7, r1
 8003140:	b941      	cbnz	r1, 8003154 <create_chain+0x1a>
		scl = fs->last_clust;			/* Get suggested start point */
 8003142:	f8d0 620c 	ldr.w	r6, [r0, #524]	; 0x20c
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003146:	b1a6      	cbz	r6, 8003172 <create_chain+0x38>
 8003148:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800314c:	429e      	cmp	r6, r3
 800314e:	bf28      	it	cs
 8003150:	2601      	movcs	r6, #1
 8003152:	e00f      	b.n	8003174 <create_chain+0x3a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8003154:	f7ff fecc 	bl	8002ef0 <get_fat>
		if (cs < 2) return 1;			/* Invalid value */
 8003158:	2801      	cmp	r0, #1
 800315a:	d946      	bls.n	80031ea <create_chain+0xb0>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800315c:	1c44      	adds	r4, r0, #1
 800315e:	d102      	bne.n	8003166 <create_chain+0x2c>
	}
	if (res == FR_OK) {
		fs->last_clust = ncl;			/* Update FSINFO */
		if (fs->free_clust != 0xFFFFFFFF) {
			fs->free_clust--;
			fs->fsi_flag |= 1;
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
		if (cs < 2) return 1;			/* Invalid value */
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003166:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 800316a:	4298      	cmp	r0, r3
 800316c:	d33e      	bcc.n	80031ec <create_chain+0xb2>
 800316e:	463e      	mov	r6, r7
 8003170:	e000      	b.n	8003174 <create_chain+0x3a>
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003172:	2601      	movs	r6, #1
 8003174:	4634      	mov	r4, r6
	}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8003176:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
 800317a:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800317c:	429c      	cmp	r4, r3
 800317e:	d304      	bcc.n	800318a <create_chain+0x50>
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
 8003180:	2e01      	cmp	r6, #1
 8003182:	d801      	bhi.n	8003188 <create_chain+0x4e>
 8003184:	2000      	movs	r0, #0
 8003186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
			ncl = 2;
 8003188:	2402      	movs	r4, #2
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800318a:	4621      	mov	r1, r4
 800318c:	4628      	mov	r0, r5
 800318e:	f7ff feaf 	bl	8002ef0 <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8003192:	b130      	cbz	r0, 80031a2 <create_chain+0x68>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003194:	1c41      	adds	r1, r0, #1
 8003196:	d0e3      	beq.n	8003160 <create_chain+0x26>
 8003198:	2801      	cmp	r0, #1
 800319a:	d026      	beq.n	80031ea <create_chain+0xb0>
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
 800319c:	42b4      	cmp	r4, r6
 800319e:	d1ea      	bne.n	8003176 <create_chain+0x3c>
 80031a0:	e7f0      	b.n	8003184 <create_chain+0x4a>
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80031a2:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80031a6:	4621      	mov	r1, r4
 80031a8:	4628      	mov	r0, r5
 80031aa:	f7ff ff50 	bl	800304e <put_fat>
	if (res == FR_OK && clst != 0) {
 80031ae:	b9d0      	cbnz	r0, 80031e6 <create_chain+0xac>
 80031b0:	b97f      	cbnz	r7, 80031d2 <create_chain+0x98>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
	}
	if (res == FR_OK) {
		fs->last_clust = ncl;			/* Update FSINFO */
		if (fs->free_clust != 0xFFFFFFFF) {
 80031b2:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
	if (res == FR_OK && clst != 0) {
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
	}
	if (res == FR_OK) {
		fs->last_clust = ncl;			/* Update FSINFO */
 80031b6:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	d011      	beq.n	80031e2 <create_chain+0xa8>
			fs->free_clust--;
 80031be:	3b01      	subs	r3, #1
 80031c0:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
			fs->fsi_flag |= 1;
 80031c4:	f895 3205 	ldrb.w	r3, [r5, #517]	; 0x205
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	f885 3205 	strb.w	r3, [r5, #517]	; 0x205
 80031d0:	e007      	b.n	80031e2 <create_chain+0xa8>
		if (ncl == scl) return 0;		/* No free cluster */
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
	if (res == FR_OK && clst != 0) {
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80031d2:	4622      	mov	r2, r4
 80031d4:	4639      	mov	r1, r7
 80031d6:	4628      	mov	r0, r5
 80031d8:	f7ff ff39 	bl	800304e <put_fat>
	}
	if (res == FR_OK) {
 80031dc:	2800      	cmp	r0, #0
 80031de:	d0e8      	beq.n	80031b2 <create_chain+0x78>
 80031e0:	e001      	b.n	80031e6 <create_chain+0xac>
		fs->last_clust = ncl;			/* Update FSINFO */
		if (fs->free_clust != 0xFFFFFFFF) {
			fs->free_clust--;
			fs->fsi_flag |= 1;
 80031e2:	4620      	mov	r0, r4
 80031e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80031e6:	2801      	cmp	r0, #1
 80031e8:	d0ba      	beq.n	8003160 <create_chain+0x26>
 80031ea:	2001      	movs	r0, #1
	}

	return ncl;		/* Return new cluster number or error code */
}
 80031ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080031ee <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80031ee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80031f2:	f8b0 6206 	ldrh.w	r6, [r0, #518]	; 0x206
 80031f6:	3601      	adds	r6, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80031f8:	b2b3      	uxth	r3, r6
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80031fa:	4604      	mov	r4, r0
 80031fc:	460f      	mov	r7, r1
	UINT c;
#endif


	i = dp->index + 1;
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80031fe:	b913      	cbnz	r3, 8003206 <dir_next+0x18>
		return FR_NO_FILE;
 8003200:	2004      	movs	r0, #4
 8003202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	UINT c;
#endif


	i = dp->index + 1;
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8003206:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0f8      	beq.n	8003200 <dir_next+0x12>
		return FR_NO_FILE;

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800320e:	f016 080f 	ands.w	r8, r6, #15
 8003212:	d16f      	bne.n	80032f4 <dir_next+0x106>
		dp->sect++;					/* Next sector */

		if (!dp->clust) {		/* Static table */
 8003214:	f8d0 120c 	ldr.w	r1, [r0, #524]	; 0x20c
	i = dp->index + 1;
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
		return FR_NO_FILE;

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
		dp->sect++;					/* Next sector */
 8003218:	3301      	adds	r3, #1
 800321a:	f8c0 3210 	str.w	r3, [r0, #528]	; 0x210
 800321e:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200

		if (!dp->clust) {		/* Static table */
 8003222:	b921      	cbnz	r1, 800322e <dir_next+0x40>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8003224:	f8b0 3208 	ldrh.w	r3, [r0, #520]	; 0x208
 8003228:	429e      	cmp	r6, r3
 800322a:	d2e9      	bcs.n	8003200 <dir_next+0x12>
 800322c:	e062      	b.n	80032f4 <dir_next+0x106>
				return FR_NO_FILE;
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800322e:	f890 3202 	ldrb.w	r3, [r0, #514]	; 0x202
 8003232:	3b01      	subs	r3, #1
 8003234:	ea13 1316 	ands.w	r3, r3, r6, lsr #4
 8003238:	d15c      	bne.n	80032f4 <dir_next+0x106>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800323a:	f7ff fe59 	bl	8002ef0 <get_fat>
				if (clst <= 1) return FR_INT_ERR;
 800323e:	2801      	cmp	r0, #1
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
				return FR_NO_FILE;
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8003240:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 8003242:	d802      	bhi.n	800324a <dir_next+0x5c>
 8003244:	2002      	movs	r0, #2
 8003246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800324a:	1c42      	adds	r2, r0, #1
 800324c:	d102      	bne.n	8003254 <dir_next+0x66>
 800324e:	2001      	movs	r0, #1
 8003250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8003254:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003258:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800325c:	429d      	cmp	r5, r3
 800325e:	d340      	bcc.n	80032e2 <dir_next+0xf4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8003260:	2f00      	cmp	r7, #0
 8003262:	d0cd      	beq.n	8003200 <dir_next+0x12>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8003264:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 8003268:	f7ff ff67 	bl	800313a <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800326c:	4605      	mov	r5, r0
 800326e:	2800      	cmp	r0, #0
 8003270:	d04b      	beq.n	800330a <dir_next+0x11c>
					if (clst == 1) return FR_INT_ERR;
 8003272:	2801      	cmp	r0, #1
 8003274:	d0e6      	beq.n	8003244 <dir_next+0x56>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003276:	1c43      	adds	r3, r0, #1
 8003278:	d0e9      	beq.n	800324e <dir_next+0x60>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800327a:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 800327e:	f7ff fc27 	bl	8002ad0 <sync_window>
 8003282:	4607      	mov	r7, r0
 8003284:	2800      	cmp	r0, #0
 8003286:	d1e2      	bne.n	800324e <dir_next+0x60>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8003288:	4601      	mov	r1, r0
 800328a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800328e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003292:	f7ff fafb 	bl	800288c <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8003296:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 800329a:	4629      	mov	r1, r5
 800329c:	4610      	mov	r0, r2
 800329e:	f7ff fe19 	bl	8002ed4 <clust2sect>
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
						dp->fs->wflag = 1;
 80032a2:	f04f 0901 	mov.w	r9, #1
					if (clst == 1) return FR_INT_ERR;
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80032a6:	f8c2 022c 	str.w	r0, [r2, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80032aa:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 80032ae:	f893 2202 	ldrb.w	r2, [r3, #514]	; 0x202
 80032b2:	4297      	cmp	r7, r2
 80032b4:	d210      	bcs.n	80032d8 <dir_next+0xea>
						dp->fs->wflag = 1;
 80032b6:	f883 9204 	strb.w	r9, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80032ba:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80032be:	f7ff fc07 	bl	8002ad0 <sync_window>
 80032c2:	2800      	cmp	r0, #0
 80032c4:	d1c3      	bne.n	800324e <dir_next+0x60>
						dp->fs->winsect++;
 80032c6:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 80032ca:	f8d2 322c 	ldr.w	r3, [r2, #556]	; 0x22c
 80032ce:	3301      	adds	r3, #1
 80032d0:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80032d4:	3701      	adds	r7, #1
 80032d6:	e7e8      	b.n	80032aa <dir_next+0xbc>
						dp->fs->wflag = 1;
						if (sync_window(dp->fs)) return FR_DISK_ERR;
						dp->fs->winsect++;
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 80032d8:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80032dc:	1bd7      	subs	r7, r2, r7
 80032de:	f8c3 722c 	str.w	r7, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80032e2:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80032e6:	4629      	mov	r1, r5
 80032e8:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 80032ec:	f7ff fdf2 	bl	8002ed4 <clust2sect>
 80032f0:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80032f4:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
				dp->sect = clust2sect(dp->fs, clst);
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80032f8:	f8a4 6206 	strh.w	r6, [r4, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80032fc:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8003300:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214

	return FR_OK;
 8003304:	2000      	movs	r0, #0
 8003306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800330a:	2007      	movs	r0, #7

	dp->index = (WORD)i;	/* Current index */
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */

	return FR_OK;
}
 800330c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003310 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8003310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003314:	780b      	ldrb	r3, [r1, #0]
 8003316:	2b2f      	cmp	r3, #47	; 0x2f
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8003318:	4604      	mov	r4, r0
 800331a:	460d      	mov	r5, r1
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800331c:	d001      	beq.n	8003322 <follow_path+0x12>
 800331e:	2b5c      	cmp	r3, #92	; 0x5c
 8003320:	d100      	bne.n	8003324 <follow_path+0x14>
		path++;
 8003322:	3501      	adds	r5, #1
	dp->sclust = 0;							/* Always start from the root directory */
 8003324:	2600      	movs	r6, #0
 8003326:	f8c4 6208 	str.w	r6, [r4, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800332a:	782b      	ldrb	r3, [r5, #0]
 800332c:	2b1f      	cmp	r3, #31
 800332e:	d901      	bls.n	8003334 <follow_path+0x24>
			b <<= 2; continue;
		}
		if (c >= 0x80) {				/* Extended character? */
			b |= 3;						/* Eliminate NT flag */
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003330:	4f60      	ldr	r7, [pc, #384]	; (80034b4 <follow_path+0x1a4>)
 8003332:	e055      	b.n	80033e0 <follow_path+0xd0>
		path++;
	dp->sclust = 0;							/* Always start from the root directory */
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
		res = dir_sdi(dp, 0);
 8003334:	4631      	mov	r1, r6
 8003336:	4620      	mov	r0, r4
 8003338:	f7ff fe3b 	bl	8002fb2 <dir_sdi>
		dp->dir = 0;
 800333c:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
 8003340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003344:	2b5c      	cmp	r3, #92	; 0x5c
 8003346:	d04b      	beq.n	80033e0 <follow_path+0xd0>
	sfn = dp->fn;
 8003348:	f8d4 6218 	ldr.w	r6, [r4, #536]	; 0x218
	mem_set(sfn, ' ', 11);
 800334c:	2120      	movs	r1, #32
 800334e:	220b      	movs	r2, #11
 8003350:	4630      	mov	r0, r6
 8003352:	f7ff fa9b 	bl	800288c <mem_set>
	si = i = b = 0; ni = 8;
 8003356:	f04f 0e00 	mov.w	lr, #0
 800335a:	f108 39ff 	add.w	r9, r8, #4294967295
 800335e:	46f4      	mov	ip, lr
 8003360:	2108      	movs	r1, #8
 8003362:	4673      	mov	r3, lr
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8003364:	f819 2f01 	ldrb.w	r2, [r9, #1]!
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8003368:	2a20      	cmp	r2, #32
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800336a:	f10c 0c01 	add.w	ip, ip, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800336e:	d83e      	bhi.n	80033ee <follow_path+0xde>
			}
			sfn[i++] = c;
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003370:	2a21      	cmp	r2, #33	; 0x21
				}
			}
			sfn[i++] = c;
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8003372:	eb08 050c 	add.w	r5, r8, ip
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003376:	bf34      	ite	cc
 8003378:	2204      	movcc	r2, #4
 800337a:	2200      	movcs	r2, #0

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800337c:	f1be 0f00 	cmp.w	lr, #0
 8003380:	d078      	beq.n	8003474 <follow_path+0x164>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8003382:	7830      	ldrb	r0, [r6, #0]
 8003384:	28e5      	cmp	r0, #229	; 0xe5
 8003386:	bf04      	itt	eq
 8003388:	2005      	moveq	r0, #5
 800338a:	7030      	strbeq	r0, [r6, #0]

	if (ni == 8) b <<= 2;
 800338c:	2908      	cmp	r1, #8
 800338e:	bf04      	itt	eq
 8003390:	009b      	lsleq	r3, r3, #2
 8003392:	b2db      	uxtbeq	r3, r3
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8003394:	f003 0103 	and.w	r1, r3, #3
 8003398:	2901      	cmp	r1, #1
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800339a:	f003 030c 	and.w	r3, r3, #12

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */

	if (ni == 8) b <<= 2;
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800339e:	bf08      	it	eq
 80033a0:	f042 0210 	orreq.w	r2, r2, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	bf08      	it	eq
 80033a8:	f042 0208 	orreq.w	r2, r2, #8

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 80033ac:	72f2      	strb	r2, [r6, #11]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80033ae:	2100      	movs	r1, #0
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff fdfe 	bl	8002fb2 <dir_sdi>
	if (res != FR_OK) return res;
 80033b6:	b380      	cbz	r0, 800341a <follow_path+0x10a>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
			if (res != FR_OK) break;
			res = dir_find(dp);				/* Find an object with the sagment name */
			ns = dp->fn[NSFLAG];
 80033b8:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80033bc:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80033be:	2800      	cmp	r0, #0
 80033c0:	d14d      	bne.n	800345e <follow_path+0x14e>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80033c2:	075a      	lsls	r2, r3, #29
 80033c4:	d474      	bmi.n	80034b0 <follow_path+0x1a0>
			dir = dp->dir;						/* Follow the sub-directory */
 80033c6:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80033ca:	7acb      	ldrb	r3, [r1, #11]
 80033cc:	06db      	lsls	r3, r3, #27
 80033ce:	d54e      	bpl.n	800346e <follow_path+0x15e>
 80033d0:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
				res = FR_NO_PATH; break;
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80033d4:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 80033d8:	f7ff fb43 	bl	8002a62 <ld_clust.isra.0>
 80033dc:	f8c4 0208 	str.w	r0, [r4, #520]	; 0x208
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80033e0:	782b      	ldrb	r3, [r5, #0]
 80033e2:	2b2f      	cmp	r3, #47	; 0x2f
 80033e4:	46a8      	mov	r8, r5
 80033e6:	f105 0501 	add.w	r5, r5, #1
 80033ea:	d1ab      	bne.n	8003344 <follow_path+0x34>
 80033ec:	e7f8      	b.n	80033e0 <follow_path+0xd0>
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 80033ee:	2a2f      	cmp	r2, #47	; 0x2f
 80033f0:	d0be      	beq.n	8003370 <follow_path+0x60>
 80033f2:	2a5c      	cmp	r2, #92	; 0x5c
 80033f4:	d0bc      	beq.n	8003370 <follow_path+0x60>
		if (c == '.' || i >= ni) {
 80033f6:	2a2e      	cmp	r2, #46	; 0x2e
 80033f8:	d053      	beq.n	80034a2 <follow_path+0x192>
 80033fa:	4571      	cmp	r1, lr
 80033fc:	d93a      	bls.n	8003474 <follow_path+0x164>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
			b <<= 2; continue;
		}
		if (c >= 0x80) {				/* Extended character? */
 80033fe:	0610      	lsls	r0, r2, #24
			b |= 3;						/* Eliminate NT flag */
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003400:	bf48      	it	mi
 8003402:	3a80      	submi	r2, #128	; 0x80
 8003404:	4d2c      	ldr	r5, [pc, #176]	; (80034b8 <follow_path+0x1a8>)
 8003406:	bf44      	itt	mi
 8003408:	5cba      	ldrbmi	r2, [r7, r2]
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
			b <<= 2; continue;
		}
		if (c >= 0x80) {				/* Extended character? */
			b |= 3;						/* Eliminate NT flag */
 800340a:	f043 0303 	orrmi.w	r3, r3, #3
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
 800340e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8003412:	b390      	cbz	r0, 800347a <follow_path+0x16a>
 8003414:	4282      	cmp	r2, r0
 8003416:	d1fa      	bne.n	800340e <follow_path+0xfe>
 8003418:	e02c      	b.n	8003474 <follow_path+0x164>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800341a:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
 800341e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003422:	f7ff fbb7 	bl	8002b94 <move_window>
		if (res != FR_OK) break;
 8003426:	2800      	cmp	r0, #0
 8003428:	d1c6      	bne.n	80033b8 <follow_path+0xa8>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800342a:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800342e:	781a      	ldrb	r2, [r3, #0]
 8003430:	b19a      	cbz	r2, 800345a <follow_path+0x14a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8003432:	7ada      	ldrb	r2, [r3, #11]
 8003434:	0711      	lsls	r1, r2, #28
 8003436:	d40b      	bmi.n	8003450 <follow_path+0x140>
 8003438:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 800343c:	f103 0e0b 	add.w	lr, r3, #11
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8003440:	4573      	cmp	r3, lr
 8003442:	d0b9      	beq.n	80033b8 <follow_path+0xa8>
 8003444:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003448:	f812 1b01 	ldrb.w	r1, [r2], #1
 800344c:	428e      	cmp	r6, r1
 800344e:	d0f7      	beq.n	8003440 <follow_path+0x130>
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8003450:	2100      	movs	r1, #0
 8003452:	4620      	mov	r0, r4
 8003454:	f7ff fecb 	bl	80031ee <dir_next>
 8003458:	e7ad      	b.n	80033b6 <follow_path+0xa6>
	do {
		res = move_window(dp->fs, dp->sect);
		if (res != FR_OK) break;
		dir = dp->dir;					/* Ptr to the directory entry of current index */
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800345a:	2004      	movs	r0, #4
 800345c:	e7ac      	b.n	80033b8 <follow_path+0xa8>
			res = create_name(dp, &path);	/* Get a segment name of the path */
			if (res != FR_OK) break;
			res = dir_find(dp);				/* Find an object with the sagment name */
			ns = dp->fn[NSFLAG];
			if (res != FR_OK) {				/* Failed to find the object */
				if (res == FR_NO_FILE) {	/* Object is not found */
 800345e:	2804      	cmp	r0, #4
 8003460:	d126      	bne.n	80034b0 <follow_path+0x1a0>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003462:	f013 0f04 	tst.w	r3, #4
 8003466:	bf08      	it	eq
 8003468:	2005      	moveq	r0, #5
 800346a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800346e:	2005      	movs	r0, #5
 8003470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003474:	2006      	movs	r0, #6
			}
			dp->sclust = ld_clust(dp->fs, dir);
		}
	}

	return res;
 8003476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
				return FR_INVALID_NAME;
			if (IsUpper(c)) {			/* ASCII large capital? */
 800347a:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 800347e:	2819      	cmp	r0, #25
 8003480:	d802      	bhi.n	8003488 <follow_path+0x178>
				b |= 2;
 8003482:	f043 0302 	orr.w	r3, r3, #2
 8003486:	e007      	b.n	8003498 <follow_path+0x188>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8003488:	f1a2 0061 	sub.w	r0, r2, #97	; 0x61
 800348c:	2819      	cmp	r0, #25
					b |= 1; c -= 0x20;
 800348e:	bf9e      	ittt	ls
 8003490:	3a20      	subls	r2, #32
 8003492:	f043 0301 	orrls.w	r3, r3, #1
 8003496:	b2d2      	uxtbls	r2, r2
				}
			}
			sfn[i++] = c;
 8003498:	f806 200e 	strb.w	r2, [r6, lr]
 800349c:	f10e 0e01 	add.w	lr, lr, #1
 80034a0:	e760      	b.n	8003364 <follow_path+0x54>
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80034a2:	2908      	cmp	r1, #8
 80034a4:	d1e6      	bne.n	8003474 <follow_path+0x164>
			i = 8; ni = 11;
			b <<= 2; continue;
 80034a6:	009b      	lsls	r3, r3, #2
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
 80034a8:	468e      	mov	lr, r1
			b <<= 2; continue;
 80034aa:	b2db      	uxtb	r3, r3
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
 80034ac:	210b      	movs	r1, #11
 80034ae:	e759      	b.n	8003364 <follow_path+0x54>
			dp->sclust = ld_clust(dp->fs, dir);
		}
	}

	return res;
}
 80034b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034b4:	080053bc 	.word	0x080053bc
 80034b8:	08005361 	.word	0x08005361

080034bc <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80034bc:	b538      	push	{r3, r4, r5, lr}
{
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80034be:	2100      	movs	r1, #0
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80034c0:	4605      	mov	r5, r0
{
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80034c2:	f7ff fd76 	bl	8002fb2 <dir_sdi>
	if (res == FR_OK) {
 80034c6:	4604      	mov	r4, r0
 80034c8:	bb70      	cbnz	r0, 8003528 <dir_register+0x6c>
		n = 0;
		do {
			res = move_window(dp->fs, dp->sect);
 80034ca:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 80034ce:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80034d2:	f7ff fb5f 	bl	8002b94 <move_window>
			if (res != FR_OK) break;
 80034d6:	4604      	mov	r4, r0
 80034d8:	bb30      	cbnz	r0, 8003528 <dir_register+0x6c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80034da:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2be5      	cmp	r3, #229	; 0xe5
 80034e2:	d11a      	bne.n	800351a <dir_register+0x5e>
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
		res = move_window(dp->fs, dp->sect);
 80034e4:	f8d5 1210 	ldr.w	r1, [r5, #528]	; 0x210
 80034e8:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80034ec:	f7ff fb52 	bl	8002b94 <move_window>
		if (res == FR_OK) {
 80034f0:	4604      	mov	r4, r0
 80034f2:	b9e0      	cbnz	r0, 800352e <dir_register+0x72>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80034f4:	4601      	mov	r1, r0
 80034f6:	2220      	movs	r2, #32
 80034f8:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 80034fc:	f7ff f9c6 	bl	800288c <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8003500:	220b      	movs	r2, #11
 8003502:	f8d5 1218 	ldr.w	r1, [r5, #536]	; 0x218
 8003506:	f8d5 0214 	ldr.w	r0, [r5, #532]	; 0x214
 800350a:	f7ff f9b5 	bl	8002878 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800350e:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8003518:	e009      	b.n	800352e <dir_register+0x72>
	if (res == FR_OK) {
		n = 0;
		do {
			res = move_window(dp->fs, dp->sect);
			if (res != FR_OK) break;
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0e2      	beq.n	80034e4 <dir_register+0x28>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800351e:	2101      	movs	r1, #1
 8003520:	4628      	mov	r0, r5
 8003522:	f7ff fe64 	bl	80031ee <dir_next>
 8003526:	e7ce      	b.n	80034c6 <dir_register+0xa>
		} while (res == FR_OK);
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003528:	2c04      	cmp	r4, #4
 800352a:	bf08      	it	eq
 800352c:	2407      	moveq	r4, #7
			dp->fs->wflag = 1;
		}
	}

	return res;
}
 800352e:	4620      	mov	r0, r4
 8003530:	bd38      	pop	{r3, r4, r5, pc}

08003532 <remove_chain>:
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003532:	2901      	cmp	r1, #1
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8003534:	b570      	push	{r4, r5, r6, lr}
 8003536:	4604      	mov	r4, r0
 8003538:	460d      	mov	r5, r1
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800353a:	d801      	bhi.n	8003540 <remove_chain+0xe>
		res = FR_INT_ERR;
 800353c:	2002      	movs	r0, #2
 800353e:	bd70      	pop	{r4, r5, r6, pc}
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003540:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003544:	4299      	cmp	r1, r3
 8003546:	d2f9      	bcs.n	800353c <remove_chain+0xa>
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003548:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800354c:	429d      	cmp	r5, r3
 800354e:	d205      	bcs.n	800355c <remove_chain+0x2a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003550:	4629      	mov	r1, r5
 8003552:	4620      	mov	r0, r4
 8003554:	f7ff fccc 	bl	8002ef0 <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8003558:	4606      	mov	r6, r0
 800355a:	b908      	cbnz	r0, 8003560 <remove_chain+0x2e>
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
 800355c:	2000      	movs	r0, #0
 800355e:	bd70      	pop	{r4, r5, r6, pc}
	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003560:	2801      	cmp	r0, #1
 8003562:	d0eb      	beq.n	800353c <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003564:	1c41      	adds	r1, r0, #1
 8003566:	d014      	beq.n	8003592 <remove_chain+0x60>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003568:	2200      	movs	r2, #0
 800356a:	4629      	mov	r1, r5
 800356c:	4620      	mov	r0, r4
 800356e:	f7ff fd6e 	bl	800304e <put_fat>
			if (res != FR_OK) break;
 8003572:	b978      	cbnz	r0, 8003594 <remove_chain+0x62>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003574:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	d008      	beq.n	800358e <remove_chain+0x5c>
				fs->free_clust++;
 800357c:	3301      	adds	r3, #1
 800357e:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
				fs->fsi_flag |= 1;
 8003582:	f894 3205 	ldrb.w	r3, [r4, #517]	; 0x205
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	f884 3205 	strb.w	r3, [r4, #517]	; 0x205
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800358e:	4635      	mov	r5, r6
 8003590:	e7da      	b.n	8003548 <remove_chain+0x16>
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003592:	2001      	movs	r0, #1
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
}
 8003594:	bd70      	pop	{r4, r5, r6, pc}
	...

08003598 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003598:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800359a:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800359c:	a804      	add	r0, sp, #16
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800359e:	9100      	str	r1, [sp, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80035a0:	f840 1d04 	str.w	r1, [r0, #-4]!
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80035a4:	4616      	mov	r6, r2
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 80035a6:	f7ff fa2d 	bl	8002a04 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80035aa:	1e05      	subs	r5, r0, #0
 80035ac:	db24      	blt.n	80035f8 <f_mount+0x60>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80035ae:	4b15      	ldr	r3, [pc, #84]	; (8003604 <f_mount+0x6c>)
 80035b0:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]
 80035b4:	4619      	mov	r1, r3

	if (cfs) {
 80035b6:	b17c      	cbz	r4, 80035d8 <f_mount+0x40>
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 80035b8:	4b13      	ldr	r3, [pc, #76]	; (8003608 <f_mount+0x70>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4294      	cmp	r4, r2
 80035be:	bf04      	itt	eq
 80035c0:	2200      	moveq	r2, #0
 80035c2:	601a      	streq	r2, [r3, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	429c      	cmp	r4, r3
 80035c8:	bf08      	it	eq
 80035ca:	4a0f      	ldreq	r2, [pc, #60]	; (8003608 <f_mount+0x70>)
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	bf08      	it	eq
 80035d2:	60d3      	streq	r3, [r2, #12]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80035d4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	}

	if (fs) {
 80035d8:	9801      	ldr	r0, [sp, #4]
 80035da:	b110      	cbz	r0, 80035e2 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80035dc:	2300      	movs	r3, #0
 80035de:	f880 3200 	strb.w	r3, [r0, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80035e2:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80035e6:	b150      	cbz	r0, 80035fe <f_mount+0x66>
 80035e8:	2e01      	cmp	r6, #1
 80035ea:	d107      	bne.n	80035fc <f_mount+0x64>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80035ec:	2200      	movs	r2, #0
 80035ee:	4669      	mov	r1, sp
 80035f0:	a801      	add	r0, sp, #4
 80035f2:	f7ff fb19 	bl	8002c28 <find_volume>
	LEAVE_FF(fs, res);
 80035f6:	e002      	b.n	80035fe <f_mount+0x66>
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
	if (vol < 0) return FR_INVALID_DRIVE;
 80035f8:	200b      	movs	r0, #11
 80035fa:	e000      	b.n	80035fe <f_mount+0x66>
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80035fc:	2000      	movs	r0, #0

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 80035fe:	b004      	add	sp, #16
 8003600:	bd70      	pop	{r4, r5, r6, pc}
 8003602:	bf00      	nop
 8003604:	20000048 	.word	0x20000048
 8003608:	20000030 	.word	0x20000030

0800360c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800360c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003610:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8003614:	4617      	mov	r7, r2
 8003616:	9101      	str	r1, [sp, #4]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8003618:	4606      	mov	r6, r0
 800361a:	2800      	cmp	r0, #0
 800361c:	f000 80a6 	beq.w	800376c <f_open+0x160>
	fp->fs = 0;			/* Clear file object */
 8003620:	2300      	movs	r3, #0
 8003622:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8003626:	f002 021e 	and.w	r2, r2, #30
 800362a:	a901      	add	r1, sp, #4
 800362c:	a886      	add	r0, sp, #536	; 0x218
 800362e:	f7ff fafb 	bl	8002c28 <find_volume>
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8003632:	2800      	cmp	r0, #0
 8003634:	f040 80ad 	bne.w	8003792 <f_open+0x186>
		INIT_BUF(dj);
 8003638:	ab03      	add	r3, sp, #12
		res = follow_path(&dj, path);	/* Follow the file path */
 800363a:	9901      	ldr	r1, [sp, #4]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
		INIT_BUF(dj);
 800363c:	938c      	str	r3, [sp, #560]	; 0x230
		res = follow_path(&dj, path);	/* Follow the file path */
 800363e:	a806      	add	r0, sp, #24
 8003640:	f7ff fe66 	bl	8003310 <follow_path>
	if (!fp) return FR_INVALID_OBJECT;
	fp->fs = 0;			/* Clear file object */

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8003644:	f007 041f 	and.w	r4, r7, #31
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
		INIT_BUF(dj);
		res = follow_path(&dj, path);	/* Follow the file path */
		dir = dj.dir;
 8003648:	9d8b      	ldr	r5, [sp, #556]	; 0x22c
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800364a:	b950      	cbnz	r0, 8003662 <f_open+0x56>
			if (!dir)	/* Default directory itself */
 800364c:	b145      	cbz	r5, 8003660 <f_open+0x54>
				res = FR_INVALID_NAME;
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800364e:	f014 0f1e 	tst.w	r4, #30
 8003652:	bf14      	ite	ne
 8003654:	2101      	movne	r1, #1
 8003656:	2100      	moveq	r1, #0
 8003658:	a806      	add	r0, sp, #24
 800365a:	f7ff f91f 	bl	800289c <chk_lock>
 800365e:	e000      	b.n	8003662 <f_open+0x56>
		res = follow_path(&dj, path);	/* Follow the file path */
		dir = dj.dir;
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
			if (!dir)	/* Default directory itself */
				res = FR_INVALID_NAME;
 8003660:	2006      	movs	r0, #6
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003662:	f017 0f1c 	tst.w	r7, #28
 8003666:	d044      	beq.n	80036f2 <f_open+0xe6>
			if (res != FR_OK) {					/* No file, create new */
 8003668:	b158      	cbz	r0, 8003682 <f_open+0x76>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800366a:	2804      	cmp	r0, #4
 800366c:	f040 8091 	bne.w	8003792 <f_open+0x186>
static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003670:	4b4a      	ldr	r3, [pc, #296]	; (800379c <f_open+0x190>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2a00      	cmp	r2, #0
 8003676:	d07b      	beq.n	8003770 <f_open+0x164>
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	f040 8088 	bne.w	8003790 <f_open+0x184>
 8003680:	e076      	b.n	8003770 <f_open+0x164>
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
				dir = dj.dir;					/* New entry */
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8003682:	7aeb      	ldrb	r3, [r5, #11]
 8003684:	f013 0f11 	tst.w	r3, #17
 8003688:	d17e      	bne.n	8003788 <f_open+0x17c>
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800368a:	077f      	lsls	r7, r7, #29
 800368c:	d478      	bmi.n	8003780 <f_open+0x174>
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800368e:	0720      	lsls	r0, r4, #28
 8003690:	d53c      	bpl.n	800370c <f_open+0x100>
				dw = GET_FATTIME();				/* Created time */
 8003692:	f001 f87d 	bl	8004790 <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
 8003696:	1203      	asrs	r3, r0, #8
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8003698:	2700      	movs	r7, #0
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
				dw = GET_FATTIME();				/* Created time */
				ST_DWORD(dir + DIR_CrtTime, dw);
 800369a:	73a8      	strb	r0, [r5, #14]
 800369c:	73eb      	strb	r3, [r5, #15]
 800369e:	0c03      	lsrs	r3, r0, #16
 80036a0:	0e00      	lsrs	r0, r0, #24
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80036a2:	72ef      	strb	r7, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80036a4:	772f      	strb	r7, [r5, #28]
 80036a6:	776f      	strb	r7, [r5, #29]
 80036a8:	77af      	strb	r7, [r5, #30]
 80036aa:	77ef      	strb	r7, [r5, #31]
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
				dw = GET_FATTIME();				/* Created time */
				ST_DWORD(dir + DIR_CrtTime, dw);
 80036ac:	742b      	strb	r3, [r5, #16]
 80036ae:	7468      	strb	r0, [r5, #17]
 80036b0:	9b86      	ldr	r3, [sp, #536]	; 0x218
				dir[DIR_Attr] = 0;				/* Reset attribute */
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 80036b2:	4629      	mov	r1, r5
 80036b4:	f893 0200 	ldrb.w	r0, [r3, #512]	; 0x200
 80036b8:	f7ff f9d3 	bl	8002a62 <ld_clust.isra.0>
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir + DIR_FstClusLO, cl);
 80036bc:	76af      	strb	r7, [r5, #26]
 80036be:	76ef      	strb	r7, [r5, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80036c0:	752f      	strb	r7, [r5, #20]
 80036c2:	756f      	strb	r7, [r5, #21]
				ST_DWORD(dir + DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;				/* Reset attribute */
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 80036c4:	9b86      	ldr	r3, [sp, #536]	; 0x218
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80036cc:	4607      	mov	r7, r0
 80036ce:	b1d8      	cbz	r0, 8003708 <f_open+0xfc>
					dw = dj.fs->winsect;
					res = remove_chain(dj.fs, cl);
 80036d0:	4601      	mov	r1, r0
 80036d2:	4618      	mov	r0, r3
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
				if (cl) {						/* Remove the cluster chain if exist */
					dw = dj.fs->winsect;
 80036d4:	f8d3 822c 	ldr.w	r8, [r3, #556]	; 0x22c
					res = remove_chain(dj.fs, cl);
 80036d8:	f7ff ff2b 	bl	8003532 <remove_chain>
					if (res == FR_OK) {
 80036dc:	2800      	cmp	r0, #0
 80036de:	d158      	bne.n	8003792 <f_open+0x186>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80036e0:	9886      	ldr	r0, [sp, #536]	; 0x218
 80036e2:	3f01      	subs	r7, #1
 80036e4:	f8c0 720c 	str.w	r7, [r0, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80036e8:	4641      	mov	r1, r8
 80036ea:	f7ff fa53 	bl	8002b94 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 80036ee:	b148      	cbz	r0, 8003704 <f_open+0xf8>
 80036f0:	e04f      	b.n	8003792 <f_open+0x186>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80036f2:	2800      	cmp	r0, #0
 80036f4:	d14d      	bne.n	8003792 <f_open+0x186>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80036f6:	7aeb      	ldrb	r3, [r5, #11]
 80036f8:	06da      	lsls	r2, r3, #27
 80036fa:	d443      	bmi.n	8003784 <f_open+0x178>
					res = FR_NO_FILE;
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80036fc:	07b8      	lsls	r0, r7, #30
 80036fe:	d501      	bpl.n	8003704 <f_open+0xf8>
 8003700:	07da      	lsls	r2, r3, #31
 8003702:	d441      	bmi.n	8003788 <f_open+0x17c>
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003704:	0723      	lsls	r3, r4, #28
 8003706:	d501      	bpl.n	800370c <f_open+0x100>
				mode |= FA__WRITTEN;
 8003708:	f044 0420 	orr.w	r4, r4, #32
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800370c:	9b86      	ldr	r3, [sp, #536]	; 0x218
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800370e:	f014 0ffe 	tst.w	r4, #254	; 0xfe
			}
		}
		if (res == FR_OK) {
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003712:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8003716:	f8c6 321c 	str.w	r3, [r6, #540]	; 0x21c
			fp->dir_ptr = dir;
 800371a:	f8c6 5220 	str.w	r5, [r6, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800371e:	bf14      	ite	ne
 8003720:	2101      	movne	r1, #1
 8003722:	2100      	moveq	r1, #0
 8003724:	a806      	add	r0, sp, #24
 8003726:	f7ff f8f1 	bl	800290c <inc_lock>
 800372a:	f8c6 0228 	str.w	r0, [r6, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800372e:	b368      	cbz	r0, 800378c <f_open+0x180>
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
 8003730:	f886 4206 	strb.w	r4, [r6, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003734:	9f86      	ldr	r7, [sp, #536]	; 0x218
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
			fp->err = 0;						/* Clear error flag */
 8003736:	2400      	movs	r4, #0
 8003738:	f886 4207 	strb.w	r4, [r6, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800373c:	f897 0200 	ldrb.w	r0, [r7, #512]	; 0x200
 8003740:	4629      	mov	r1, r5
 8003742:	f7ff f98e 	bl	8002a62 <ld_clust.isra.0>
 8003746:	f8c6 0210 	str.w	r0, [r6, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800374a:	69eb      	ldr	r3, [r5, #28]
 800374c:	f8c6 320c 	str.w	r3, [r6, #524]	; 0x20c
			fp->dsect = 0;
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
			fp->id = fp->fs->id;
 8003750:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
			fp->err = 0;						/* Clear error flag */
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
			fp->fptr = 0;						/* File pointer */
 8003754:	f8c6 4208 	str.w	r4, [r6, #520]	; 0x208
			fp->dsect = 0;
 8003758:	f8c6 4218 	str.w	r4, [r6, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800375c:	f8c6 4224 	str.w	r4, [r6, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8003760:	f8c6 7200 	str.w	r7, [r6, #512]	; 0x200
			fp->id = fp->fs->id;
 8003764:	f8a6 3204 	strh.w	r3, [r6, #516]	; 0x204
 8003768:	4620      	mov	r0, r4
 800376a:	e012      	b.n	8003792 <f_open+0x186>
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800376c:	2009      	movs	r0, #9
 800376e:	e010      	b.n	8003792 <f_open+0x186>
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
			if (res != FR_OK) {					/* No file, create new */
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003770:	a806      	add	r0, sp, #24
 8003772:	f7ff fea3 	bl	80034bc <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003776:	b960      	cbnz	r0, 8003792 <f_open+0x186>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003778:	f044 0408 	orr.w	r4, r4, #8
				dir = dj.dir;					/* New entry */
 800377c:	9d8b      	ldr	r5, [sp, #556]	; 0x22c
 800377e:	e786      	b.n	800368e <f_open+0x82>
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
 8003780:	2008      	movs	r0, #8
 8003782:	e006      	b.n	8003792 <f_open+0x186>
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
					res = FR_NO_FILE;
 8003784:	2004      	movs	r0, #4
 8003786:	e004      	b.n	8003792 <f_open+0x186>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
 8003788:	2007      	movs	r0, #7
 800378a:	e002      	b.n	8003792 <f_open+0x186>
				mode |= FA__WRITTEN;
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			if (!fp->lockid) res = FR_INT_ERR;
 800378c:	2002      	movs	r0, #2
 800378e:	e000      	b.n	8003792 <f_open+0x186>
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
			if (res != FR_OK) {					/* No file, create new */
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003790:	2012      	movs	r0, #18
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8003792:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 8003796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800379a:	bf00      	nop
 800379c:	20000030 	.word	0x20000030

080037a0 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 80037a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037a4:	4698      	mov	r8, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 80037a6:	2300      	movs	r3, #0
 80037a8:	f8c8 3000 	str.w	r3, [r8]
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 80037ac:	4605      	mov	r5, r0
 80037ae:	460f      	mov	r7, r1
 80037b0:	4614      	mov	r4, r2
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */

	res = validate(fp);							/* Check validity */
 80037b2:	f7ff f93f 	bl	8002a34 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80037b6:	2800      	cmp	r0, #0
 80037b8:	f040 80b5 	bne.w	8003926 <f_read+0x186>
	if (fp->err)								/* Check error */
 80037bc:	f895 0207 	ldrb.w	r0, [r5, #519]	; 0x207
 80037c0:	2800      	cmp	r0, #0
 80037c2:	f040 80b0 	bne.w	8003926 <f_read+0x186>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 80037c6:	f895 3206 	ldrb.w	r3, [r5, #518]	; 0x206
 80037ca:	07d8      	lsls	r0, r3, #31
 80037cc:	f140 80aa 	bpl.w	8003924 <f_read+0x184>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 80037d0:	f8d5 320c 	ldr.w	r3, [r5, #524]	; 0x20c
 80037d4:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 80037d8:	1a18      	subs	r0, r3, r0
 80037da:	4284      	cmp	r4, r0
 80037dc:	bf28      	it	cs
 80037de:	4604      	movcs	r4, r0
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 80037e0:	2c00      	cmp	r4, #0
 80037e2:	f000 809c 	beq.w	800391e <f_read+0x17e>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80037e6:	f8d5 1208 	ldr.w	r1, [r5, #520]	; 0x208
 80037ea:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d17a      	bne.n	80038e8 <f_read+0x148>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80037f2:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80037f6:	f890 9202 	ldrb.w	r9, [r0, #514]	; 0x202
 80037fa:	f109 39ff 	add.w	r9, r9, #4294967295
 80037fe:	ea09 2951 	and.w	r9, r9, r1, lsr #9
			if (!csect) {						/* On the cluster boundary? */
 8003802:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
 8003806:	d11b      	bne.n	8003840 <f_read+0xa0>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8003808:	b911      	cbnz	r1, 8003810 <f_read+0x70>
					clst = fp->sclust;			/* Follow from the origin */
 800380a:	f8d5 0210 	ldr.w	r0, [r5, #528]	; 0x210
 800380e:	e00a      	b.n	8003826 <f_read+0x86>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8003810:	f8d5 3224 	ldr.w	r3, [r5, #548]	; 0x224
 8003814:	b11b      	cbz	r3, 800381e <f_read+0x7e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003816:	4628      	mov	r0, r5
 8003818:	f7ff f8e0 	bl	80029dc <clmt_clust>
 800381c:	e003      	b.n	8003826 <f_read+0x86>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800381e:	f8d5 1214 	ldr.w	r1, [r5, #532]	; 0x214
 8003822:	f7ff fb65 	bl	8002ef0 <get_fat>
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8003826:	2801      	cmp	r0, #1
 8003828:	d801      	bhi.n	800382e <f_read+0x8e>
 800382a:	2002      	movs	r0, #2
 800382c:	e002      	b.n	8003834 <f_read+0x94>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800382e:	1c41      	adds	r1, r0, #1
 8003830:	d104      	bne.n	800383c <f_read+0x9c>
 8003832:	2001      	movs	r0, #1
 8003834:	f885 0207 	strb.w	r0, [r5, #519]	; 0x207
 8003838:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				fp->clust = clst;				/* Update current cluster */
 800383c:	f8c5 0214 	str.w	r0, [r5, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8003840:	f8d5 b200 	ldr.w	fp, [r5, #512]	; 0x200
 8003844:	f8d5 1214 	ldr.w	r1, [r5, #532]	; 0x214
 8003848:	4658      	mov	r0, fp
 800384a:	f7ff fb43 	bl	8002ed4 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800384e:	2800      	cmp	r0, #0
 8003850:	d0eb      	beq.n	800382a <f_read+0x8a>
			sect += csect;
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003852:	0a66      	lsrs	r6, r4, #9
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
				fp->clust = clst;				/* Update current cluster */
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
			sect += csect;
 8003854:	eb00 0a09 	add.w	sl, r0, r9
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003858:	d023      	beq.n	80038a2 <f_read+0x102>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800385a:	f89b 3202 	ldrb.w	r3, [fp, #514]	; 0x202
					cc = fp->fs->csize - csect;
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800385e:	f89b 0201 	ldrb.w	r0, [fp, #513]	; 0x201
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
			sect += csect;
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003862:	eb09 0206 	add.w	r2, r9, r6
 8003866:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 8003868:	bf88      	it	hi
 800386a:	ebc9 0603 	rsbhi	r6, r9, r3
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800386e:	4633      	mov	r3, r6
 8003870:	4652      	mov	r2, sl
 8003872:	4639      	mov	r1, r7
 8003874:	f7fe ff6c 	bl	8002750 <disk_read>
 8003878:	2800      	cmp	r0, #0
 800387a:	d1da      	bne.n	8003832 <f_read+0x92>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800387c:	f895 3206 	ldrb.w	r3, [r5, #518]	; 0x206
 8003880:	065a      	lsls	r2, r3, #25
 8003882:	d50c      	bpl.n	800389e <f_read+0xfe>
 8003884:	f8d5 0218 	ldr.w	r0, [r5, #536]	; 0x218
 8003888:	ebca 0000 	rsb	r0, sl, r0
 800388c:	4286      	cmp	r6, r0
 800388e:	d906      	bls.n	800389e <f_read+0xfe>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8003890:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003894:	4629      	mov	r1, r5
 8003896:	eb07 2040 	add.w	r0, r7, r0, lsl #9
 800389a:	f7fe ffed 	bl	8002878 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800389e:	0276      	lsls	r6, r6, #9
 80038a0:	e030      	b.n	8003904 <f_read+0x164>
				continue;
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 80038a2:	f8d5 2218 	ldr.w	r2, [r5, #536]	; 0x218
 80038a6:	4592      	cmp	sl, r2
 80038a8:	d01c      	beq.n	80038e4 <f_read+0x144>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80038aa:	f895 3206 	ldrb.w	r3, [r5, #518]	; 0x206
 80038ae:	065b      	lsls	r3, r3, #25
 80038b0:	d50d      	bpl.n	80038ce <f_read+0x12e>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80038b2:	2301      	movs	r3, #1
 80038b4:	4629      	mov	r1, r5
 80038b6:	f89b 0201 	ldrb.w	r0, [fp, #513]	; 0x201
 80038ba:	f7fe ff57 	bl	800276c <disk_write>
 80038be:	2800      	cmp	r0, #0
 80038c0:	d1b7      	bne.n	8003832 <f_read+0x92>
						ABORT(fp->fs, FR_DISK_ERR);
					fp->flag &= ~FA__DIRTY;
 80038c2:	f895 3206 	ldrb.w	r3, [r5, #518]	; 0x206
 80038c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038ca:	f885 3206 	strb.w	r3, [r5, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 80038ce:	f8d5 0200 	ldr.w	r0, [r5, #512]	; 0x200
 80038d2:	2301      	movs	r3, #1
 80038d4:	4652      	mov	r2, sl
 80038d6:	4629      	mov	r1, r5
 80038d8:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 80038dc:	f7fe ff38 	bl	8002750 <disk_read>
 80038e0:	2800      	cmp	r0, #0
 80038e2:	d1a6      	bne.n	8003832 <f_read+0x92>
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 80038e4:	f8c5 a218 	str.w	sl, [r5, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 80038e8:	f8d5 1208 	ldr.w	r1, [r5, #520]	; 0x208
 80038ec:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80038f0:	f5c1 7600 	rsb	r6, r1, #512	; 0x200
 80038f4:	42a6      	cmp	r6, r4
 80038f6:	bf28      	it	cs
 80038f8:	4626      	movcs	r6, r4
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 80038fa:	4632      	mov	r2, r6
 80038fc:	4429      	add	r1, r5
 80038fe:	4638      	mov	r0, r7
 8003900:	f7fe ffba 	bl	8002878 <mem_cpy>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003904:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
 8003908:	4433      	add	r3, r6
 800390a:	f8c5 3208 	str.w	r3, [r5, #520]	; 0x208
 800390e:	f8d8 3000 	ldr.w	r3, [r8]
 8003912:	4433      	add	r3, r6
 8003914:	4437      	add	r7, r6
 8003916:	f8c8 3000 	str.w	r3, [r8]
 800391a:	1ba4      	subs	r4, r4, r6
 800391c:	e760      	b.n	80037e0 <f_read+0x40>
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800391e:	4620      	mov	r0, r4
 8003920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	res = validate(fp);							/* Check validity */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->err)								/* Check error */
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
 8003924:	2007      	movs	r0, #7
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 8003926:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800392a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800392a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800392e:	4698      	mov	r8, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8003930:	2300      	movs	r3, #0
 8003932:	f8c8 3000 	str.w	r3, [r8]
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003936:	4604      	mov	r4, r0
 8003938:	460f      	mov	r7, r1
 800393a:	4616      	mov	r6, r2
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */

	res = validate(fp);						/* Check validity */
 800393c:	f7ff f87a 	bl	8002a34 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003940:	2800      	cmp	r0, #0
 8003942:	f040 80dd 	bne.w	8003b00 <f_write+0x1d6>
	if (fp->err)							/* Check error */
 8003946:	f894 0207 	ldrb.w	r0, [r4, #519]	; 0x207
 800394a:	2800      	cmp	r0, #0
 800394c:	f040 80d8 	bne.w	8003b00 <f_write+0x1d6>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8003950:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003954:	0799      	lsls	r1, r3, #30
 8003956:	f140 80d2 	bpl.w	8003afe <f_write+0x1d4>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800395a:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 800395e:	42de      	cmn	r6, r3
 8003960:	d35d      	bcc.n	8003a1e <f_write+0xf4>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003962:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8003966:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 800396a:	4293      	cmp	r3, r2
 800396c:	f240 80be 	bls.w	8003aec <f_write+0x1c2>
 8003970:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
 8003974:	e0ba      	b.n	8003aec <f_write+0x1c2>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8003976:	f8d4 1208 	ldr.w	r1, [r4, #520]	; 0x208
 800397a:	f3c1 0308 	ubfx	r3, r1, #0, #9
 800397e:	2b00      	cmp	r3, #0
 8003980:	f040 809f 	bne.w	8003ac2 <f_write+0x198>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8003984:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003988:	f890 9202 	ldrb.w	r9, [r0, #514]	; 0x202
 800398c:	f109 39ff 	add.w	r9, r9, #4294967295
 8003990:	ea09 2951 	and.w	r9, r9, r1, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 8003994:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
 8003998:	d044      	beq.n	8003a24 <f_write+0xfa>
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800399a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 800399e:	065b      	lsls	r3, r3, #25
 80039a0:	d467      	bmi.n	8003a72 <f_write+0x148>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80039a2:	f8d4 b200 	ldr.w	fp, [r4, #512]	; 0x200
 80039a6:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 80039aa:	4658      	mov	r0, fp
 80039ac:	f7ff fa92 	bl	8002ed4 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d04c      	beq.n	8003a4e <f_write+0x124>
			sect += csect;
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
 80039b4:	0a75      	lsrs	r5, r6, #9
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
			sect += csect;
 80039b6:	eb00 0a09 	add.w	sl, r0, r9
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
 80039ba:	d06d      	beq.n	8003a98 <f_write+0x16e>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80039bc:	f89b 3202 	ldrb.w	r3, [fp, #514]	; 0x202
					cc = fp->fs->csize - csect;
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80039c0:	f89b 0201 	ldrb.w	r0, [fp, #513]	; 0x201
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
			sect += csect;
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80039c4:	eb09 0205 	add.w	r2, r9, r5
 80039c8:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
 80039ca:	bf88      	it	hi
 80039cc:	ebc9 0503 	rsbhi	r5, r9, r3
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80039d0:	462b      	mov	r3, r5
 80039d2:	4652      	mov	r2, sl
 80039d4:	4639      	mov	r1, r7
 80039d6:	f7fe fec9 	bl	800276c <disk_write>
 80039da:	2800      	cmp	r0, #0
 80039dc:	d13b      	bne.n	8003a56 <f_write+0x12c>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80039de:	f8d4 1218 	ldr.w	r1, [r4, #536]	; 0x218
 80039e2:	ebca 0101 	rsb	r1, sl, r1
 80039e6:	428d      	cmp	r5, r1
 80039e8:	d90c      	bls.n	8003a04 <f_write+0xda>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80039ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039ee:	eb07 2141 	add.w	r1, r7, r1, lsl #9
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7fe ff40 	bl	8002878 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80039f8:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 80039fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a00:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8003a04:	026d      	lsls	r5, r5, #9
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8003a06:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8003a0a:	442b      	add	r3, r5
 8003a0c:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
 8003a10:	f8d8 3000 	ldr.w	r3, [r8]
 8003a14:	442b      	add	r3, r5
 8003a16:	442f      	add	r7, r5
 8003a18:	f8c8 3000 	str.w	r3, [r8]
 8003a1c:	1b76      	subs	r6, r6, r5
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
 8003a1e:	2e00      	cmp	r6, #0
 8003a20:	d1a9      	bne.n	8003976 <f_write+0x4c>
 8003a22:	e79e      	b.n	8003962 <f_write+0x38>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
			if (!csect) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003a24:	b919      	cbnz	r1, 8003a2e <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 8003a26:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
					if (clst == 0)			/* When no cluster is allocated, */
 8003a2a:	b971      	cbnz	r1, 8003a4a <f_write+0x120>
 8003a2c:	e008      	b.n	8003a40 <f_write+0x116>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8003a2e:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 8003a32:	b11b      	cbz	r3, 8003a3c <f_write+0x112>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003a34:	4620      	mov	r0, r4
 8003a36:	f7fe ffd1 	bl	80029dc <clmt_clust>
 8003a3a:	e003      	b.n	8003a44 <f_write+0x11a>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003a3c:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 8003a40:	f7ff fb7b 	bl	800313a <create_chain>
 8003a44:	4601      	mov	r1, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003a46:	2800      	cmp	r0, #0
 8003a48:	d08b      	beq.n	8003962 <f_write+0x38>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003a4a:	2901      	cmp	r1, #1
 8003a4c:	d101      	bne.n	8003a52 <f_write+0x128>
 8003a4e:	2002      	movs	r0, #2
 8003a50:	e002      	b.n	8003a58 <f_write+0x12e>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003a52:	1c4a      	adds	r2, r1, #1
 8003a54:	d104      	bne.n	8003a60 <f_write+0x136>
 8003a56:	2001      	movs	r0, #1
 8003a58:	f884 0207 	strb.w	r0, [r4, #519]	; 0x207
 8003a5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				fp->clust = clst;			/* Update current cluster */
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003a60:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
				fp->clust = clst;			/* Update current cluster */
 8003a64:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d196      	bne.n	800399a <f_write+0x70>
 8003a6c:	f8c4 1210 	str.w	r1, [r4, #528]	; 0x210
 8003a70:	e793      	b.n	800399a <f_write+0x70>
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003a72:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003a76:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8003a7a:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003a7e:	2301      	movs	r3, #1
 8003a80:	4621      	mov	r1, r4
 8003a82:	f7fe fe73 	bl	800276c <disk_write>
 8003a86:	2800      	cmp	r0, #0
 8003a88:	d1e5      	bne.n	8003a56 <f_write+0x12c>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8003a8a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a92:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 8003a96:	e784      	b.n	80039a2 <f_write+0x78>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8003a98:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003a9c:	459a      	cmp	sl, r3
 8003a9e:	d00e      	beq.n	8003abe <f_write+0x194>
				if (fp->fptr < fp->fsize &&
 8003aa0:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 8003aa4:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d208      	bcs.n	8003abe <f_write+0x194>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8003aac:	2301      	movs	r3, #1
 8003aae:	4652      	mov	r2, sl
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	f89b 0201 	ldrb.w	r0, [fp, #513]	; 0x201
 8003ab6:	f7fe fe4b 	bl	8002750 <disk_read>
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
				if (fp->fptr < fp->fsize &&
 8003aba:	2800      	cmp	r0, #0
 8003abc:	d1cb      	bne.n	8003a56 <f_write+0x12c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 8003abe:	f8c4 a218 	str.w	sl, [r4, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003ac2:	f8d4 0208 	ldr.w	r0, [r4, #520]	; 0x208
 8003ac6:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8003aca:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
 8003ace:	42b5      	cmp	r5, r6
 8003ad0:	bf28      	it	cs
 8003ad2:	4635      	movcs	r5, r6
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8003ad4:	462a      	mov	r2, r5
 8003ad6:	4639      	mov	r1, r7
 8003ad8:	4420      	add	r0, r4
 8003ada:	f7fe fecd 	bl	8002878 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8003ade:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ae6:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
 8003aea:	e78c      	b.n	8003a06 <f_write+0xdc>
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8003aec:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003af0:	f043 0320 	orr.w	r3, r3, #32
 8003af4:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8003af8:	2000      	movs	r0, #0
 8003afa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	res = validate(fp);						/* Check validity */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->err)							/* Check error */
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
 8003afe:	2007      	movs	r0, #7

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
	fp->flag |= FA__WRITTEN;						/* Set file change flag */

	LEAVE_FF(fp->fs, FR_OK);
}
 8003b00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003b04 <putc_bfd>:
{
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8003b04:	290a      	cmp	r1, #10
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8003b06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b08:	4604      	mov	r4, r0
 8003b0a:	460e      	mov	r6, r1
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8003b0c:	d102      	bne.n	8003b14 <putc_bfd+0x10>
		putc_bfd(pb, '\r');
 8003b0e:	210d      	movs	r1, #13
 8003b10:	f7ff fff8 	bl	8003b04 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8003b14:	6863      	ldr	r3, [r4, #4]
	if (i < 0) return;
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	db14      	blt.n	8003b44 <putc_bfd+0x40>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8003b1a:	1c5d      	adds	r5, r3, #1
 8003b1c:	4423      	add	r3, r4
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8003b1e:	2d3c      	cmp	r5, #60	; 0x3c
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8003b20:	731e      	strb	r6, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8003b22:	dd0b      	ble.n	8003b3c <putc_bfd+0x38>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8003b24:	ab01      	add	r3, sp, #4
 8003b26:	462a      	mov	r2, r5
 8003b28:	f104 010c 	add.w	r1, r4, #12
 8003b2c:	6820      	ldr	r0, [r4, #0]
 8003b2e:	f7ff fefc 	bl	800392a <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8003b32:	9b01      	ldr	r3, [sp, #4]
 8003b34:	1b5d      	subs	r5, r3, r5
 8003b36:	bf18      	it	ne
 8003b38:	f04f 35ff 	movne.w	r5, #4294967295
	}
	pb->idx = i;
	pb->nchr++;
 8003b3c:	68a3      	ldr	r3, [r4, #8]

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
		i = (bw == (UINT)i) ? 0 : -1;
	}
	pb->idx = i;
 8003b3e:	6065      	str	r5, [r4, #4]
	pb->nchr++;
 8003b40:	3301      	adds	r3, #1
 8003b42:	60a3      	str	r3, [r4, #8]
}
 8003b44:	b002      	add	sp, #8
 8003b46:	bd70      	pop	{r4, r5, r6, pc}

08003b48 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8003b4c:	f7fe ff72 	bl	8002a34 <validate>
	if (res == FR_OK) {
 8003b50:	2800      	cmp	r0, #0
 8003b52:	d15d      	bne.n	8003c10 <f_sync+0xc8>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8003b54:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003b58:	f003 0220 	and.w	r2, r3, #32
 8003b5c:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8003b60:	2a00      	cmp	r2, #0
 8003b62:	d055      	beq.n	8003c10 <f_sync+0xc8>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8003b64:	065b      	lsls	r3, r3, #25
 8003b66:	d511      	bpl.n	8003b8c <f_sync+0x44>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003b68:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003b6c:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8003b70:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003b74:	2301      	movs	r3, #1
 8003b76:	4621      	mov	r1, r4
 8003b78:	f7fe fdf8 	bl	800276c <disk_write>
 8003b7c:	2800      	cmp	r0, #0
 8003b7e:	d145      	bne.n	8003c0c <f_sync+0xc4>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8003b80:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b88:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8003b8c:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 8003b90:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003b94:	f7fe fffe 	bl	8002b94 <move_window>
			if (res == FR_OK) {
 8003b98:	4606      	mov	r6, r0
 8003b9a:	bbc8      	cbnz	r0, 8003c10 <f_sync+0xc8>
				dir = fp->dir_ptr;
 8003b9c:	f8d4 5220 	ldr.w	r5, [r4, #544]	; 0x220
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8003ba0:	7aeb      	ldrb	r3, [r5, #11]
 8003ba2:	f043 0320 	orr.w	r3, r3, #32
 8003ba6:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8003ba8:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8003bac:	772b      	strb	r3, [r5, #28]
 8003bae:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8003bb2:	121b      	asrs	r3, r3, #8
 8003bb4:	776b      	strb	r3, [r5, #29]
 8003bb6:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003bba:	77ab      	strb	r3, [r5, #30]
 8003bbc:	f894 320f 	ldrb.w	r3, [r4, #527]	; 0x20f
 8003bc0:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8003bc2:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003bc6:	76ab      	strb	r3, [r5, #26]
 8003bc8:	121a      	asrs	r2, r3, #8
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003bca:	0c1b      	lsrs	r3, r3, #16
 8003bcc:	752b      	strb	r3, [r5, #20]
 8003bce:	121b      	asrs	r3, r3, #8
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003bd0:	76ea      	strb	r2, [r5, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003bd2:	756b      	strb	r3, [r5, #21]
			if (res == FR_OK) {
				dir = fp->dir_ptr;
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
				st_clust(dir, fp->sclust);					/* Update start cluster */
				tm = GET_FATTIME();							/* Update updated time */
 8003bd4:	f000 fddc 	bl	8004790 <get_fattime>
				ST_DWORD(dir + DIR_WrtTime, tm);
 8003bd8:	1203      	asrs	r3, r0, #8
 8003bda:	75a8      	strb	r0, [r5, #22]
 8003bdc:	75eb      	strb	r3, [r5, #23]
 8003bde:	0c03      	lsrs	r3, r0, #16
 8003be0:	0e00      	lsrs	r0, r0, #24
 8003be2:	762b      	strb	r3, [r5, #24]
 8003be4:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8003be6:	74ae      	strb	r6, [r5, #18]
 8003be8:	74ee      	strb	r6, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8003bea:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003bee:	f023 0320 	bic.w	r3, r3, #32
 8003bf2:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
				fp->fs->wflag = 1;
 8003bf6:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8003c00:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8003c04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				tm = GET_FATTIME();							/* Update updated time */
				ST_DWORD(dir + DIR_WrtTime, tm);
				ST_WORD(dir + DIR_LstAccDate, 0);
				fp->flag &= ~FA__WRITTEN;
				fp->fs->wflag = 1;
				res = sync_fs(fp->fs);
 8003c08:	f7fe bf69 	b.w	8002ade <sync_fs>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8003c10:	bd70      	pop	{r4, r5, r6, pc}

08003c12 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003c12:	b510      	push	{r4, lr}
 8003c14:	4604      	mov	r4, r0
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003c16:	f7ff ff97 	bl	8003b48 <f_sync>
	if (res == FR_OK)
 8003c1a:	b950      	cbnz	r0, 8003c32 <f_close+0x20>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f7fe ff09 	bl	8002a34 <validate>
		if (res == FR_OK) {
 8003c22:	b930      	cbnz	r0, 8003c32 <f_close+0x20>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8003c24:	f8d4 0228 	ldr.w	r0, [r4, #552]	; 0x228
 8003c28:	f7fe febc 	bl	80029a4 <dec_lock>
			if (res == FR_OK)
 8003c2c:	b908      	cbnz	r0, 8003c32 <f_close+0x20>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8003c2e:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8003c32:	bd10      	pop	{r4, pc}

08003c34 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8003c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c38:	4604      	mov	r4, r0
 8003c3a:	460d      	mov	r5, r1
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8003c3c:	f7fe fefa 	bl	8002a34 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003c40:	2800      	cmp	r0, #0
 8003c42:	f040 8145 	bne.w	8003ed0 <f_lseek+0x29c>
	if (fp->err)						/* Check error */
 8003c46:	f894 0207 	ldrb.w	r0, [r4, #519]	; 0x207
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	f040 8140 	bne.w	8003ed0 <f_lseek+0x29c>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8003c50:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 8089 	beq.w	8003d6c <f_lseek+0x138>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8003c5a:	1c6a      	adds	r2, r5, #1
 8003c5c:	d13c      	bne.n	8003cd8 <f_lseek+0xa4>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
 8003c5e:	f8d4 6210 	ldr.w	r6, [r4, #528]	; 0x210

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8003c62:	f8d3 a000 	ldr.w	sl, [r3]
 8003c66:	f103 0904 	add.w	r9, r3, #4
 8003c6a:	2502      	movs	r5, #2
			cl = fp->sclust;			/* Top of the chain */
			if (cl) {
 8003c6c:	b34e      	cbz	r6, 8003cc2 <f_lseek+0x8e>
 8003c6e:	4637      	mov	r7, r6
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8003c70:	f04f 0800 	mov.w	r8, #0
					do {
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
 8003c74:	4639      	mov	r1, r7
 8003c76:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003c7a:	f7ff f939 	bl	8002ef0 <get_fat>
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8003c7e:	2801      	cmp	r0, #1
			if (cl) {
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
					do {
						pcl = cl; ncl++;
 8003c80:	f108 0801 	add.w	r8, r8, #1
						cl = get_fat(fp->fs, cl);
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8003c84:	d801      	bhi.n	8003c8a <f_lseek+0x56>
 8003c86:	2002      	movs	r0, #2
 8003c88:	e002      	b.n	8003c90 <f_lseek+0x5c>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003c8a:	1c43      	adds	r3, r0, #1
 8003c8c:	d104      	bne.n	8003c98 <f_lseek+0x64>
 8003c8e:	2001      	movs	r0, #1
 8003c90:	f884 0207 	strb.w	r0, [r4, #519]	; 0x207
 8003c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					} while (cl == pcl + 1);
 8003c98:	1c7b      	adds	r3, r7, #1
 8003c9a:	4298      	cmp	r0, r3
 8003c9c:	4607      	mov	r7, r0
 8003c9e:	d0e9      	beq.n	8003c74 <f_lseek+0x40>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
			if (cl) {
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8003ca0:	3502      	adds	r5, #2
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					} while (cl == pcl + 1);
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8003ca2:	45aa      	cmp	sl, r5
						*tbl++ = ncl; *tbl++ = tcl;
 8003ca4:	bf21      	itttt	cs
 8003ca6:	464b      	movcs	r3, r9
 8003ca8:	f843 8b08 	strcs.w	r8, [r3], #8
 8003cac:	f8c9 6004 	strcs.w	r6, [r9, #4]
 8003cb0:	4699      	movcs	r9, r3
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 8003cb2:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8003cb6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003cba:	4298      	cmp	r0, r3
 8003cbc:	d201      	bcs.n	8003cc2 <f_lseek+0x8e>
 8003cbe:	4606      	mov	r6, r0
 8003cc0:	e7d5      	b.n	8003c6e <f_lseek+0x3a>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8003cc2:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
			if (ulen <= tlen)
 8003cc6:	4555      	cmp	r5, sl
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
						*tbl++ = ncl; *tbl++ = tcl;
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8003cc8:	601d      	str	r5, [r3, #0]
			if (ulen <= tlen)
 8003cca:	f200 8100 	bhi.w	8003ece <f_lseek+0x29a>
				*tbl = 0;		/* Terminate table */
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f8c9 0000 	str.w	r0, [r9]
 8003cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8003cd8:	f8d4 020c 	ldr.w	r0, [r4, #524]	; 0x20c
 8003cdc:	4285      	cmp	r5, r0
 8003cde:	bf28      	it	cs
 8003ce0:	4605      	movcs	r5, r0
				ofs = fp->fsize;
			fp->fptr = ofs;				/* Set file pointer */
 8003ce2:	f8c4 5208 	str.w	r5, [r4, #520]	; 0x208
			if (ofs) {
 8003ce6:	2d00      	cmp	r5, #0
 8003ce8:	f000 80ee 	beq.w	8003ec8 <f_lseek+0x294>
				fp->clust = clmt_clust(fp, ofs - 1);
 8003cec:	1e6f      	subs	r7, r5, #1
 8003cee:	4639      	mov	r1, r7
 8003cf0:	4620      	mov	r0, r4
 8003cf2:	f7fe fe73 	bl	80029dc <clmt_clust>
				dsc = clust2sect(fp->fs, fp->clust);
 8003cf6:	f8d4 6200 	ldr.w	r6, [r4, #512]	; 0x200
		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
				ofs = fp->fsize;
			fp->fptr = ofs;				/* Set file pointer */
			if (ofs) {
				fp->clust = clmt_clust(fp, ofs - 1);
 8003cfa:	f8c4 0214 	str.w	r0, [r4, #532]	; 0x214
 8003cfe:	4601      	mov	r1, r0
				dsc = clust2sect(fp->fs, fp->clust);
 8003d00:	4630      	mov	r0, r6
 8003d02:	f7ff f8e7 	bl	8002ed4 <clust2sect>
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 8003d06:	2800      	cmp	r0, #0
 8003d08:	d0bd      	beq.n	8003c86 <f_lseek+0x52>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8003d0a:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8003d0e:	2d00      	cmp	r5, #0
 8003d10:	f000 80da 	beq.w	8003ec8 <f_lseek+0x294>
			fp->fptr = ofs;				/* Set file pointer */
			if (ofs) {
				fp->clust = clmt_clust(fp, ofs - 1);
				dsc = clust2sect(fp->fs, fp->clust);
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8003d14:	f896 1202 	ldrb.w	r1, [r6, #514]	; 0x202
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8003d18:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
			fp->fptr = ofs;				/* Set file pointer */
			if (ofs) {
				fp->clust = clmt_clust(fp, ofs - 1);
				dsc = clust2sect(fp->fs, fp->clust);
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8003d1c:	3901      	subs	r1, #1
 8003d1e:	ea01 2157 	and.w	r1, r1, r7, lsr #9
 8003d22:	180d      	adds	r5, r1, r0
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8003d24:	4295      	cmp	r5, r2
 8003d26:	f000 80cf 	beq.w	8003ec8 <f_lseek+0x294>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003d2a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003d2e:	0659      	lsls	r1, r3, #25
 8003d30:	d50d      	bpl.n	8003d4e <f_lseek+0x11a>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003d32:	2301      	movs	r3, #1
 8003d34:	4621      	mov	r1, r4
 8003d36:	f896 0201 	ldrb.w	r0, [r6, #513]	; 0x201
 8003d3a:	f7fe fd17 	bl	800276c <disk_write>
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	d1a5      	bne.n	8003c8e <f_lseek+0x5a>
							ABORT(fp->fs, FR_DISK_ERR);
						fp->flag &= ~FA__DIRTY;
 8003d42:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d4a:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 8003d4e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003d52:	2301      	movs	r3, #1
 8003d54:	462a      	mov	r2, r5
 8003d56:	4621      	mov	r1, r4
 8003d58:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003d5c:	f7fe fcf8 	bl	8002750 <disk_read>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d194      	bne.n	8003c8e <f_lseek+0x5a>
						ABORT(fp->fs, FR_DISK_ERR);
#endif
					fp->dsect = dsc;
 8003d64:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
 8003d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8003d6c:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8003d70:	429d      	cmp	r5, r3
 8003d72:	d905      	bls.n	8003d80 <f_lseek+0x14c>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8003d74:	f894 2206 	ldrb.w	r2, [r4, #518]	; 0x206
 8003d78:	f012 0f02 	tst.w	r2, #2
 8003d7c:	bf08      	it	eq
 8003d7e:	461d      	moveq	r5, r3
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8003d80:	2200      	movs	r2, #0
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
 8003d82:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
		fp->fptr = nsect = 0;
 8003d86:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
		if (ofs) {
 8003d8a:	2d00      	cmp	r5, #0
 8003d8c:	f000 808e 	beq.w	8003eac <f_lseek+0x278>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8003d90:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003d94:	f890 6202 	ldrb.w	r6, [r0, #514]	; 0x202
 8003d98:	0276      	lsls	r6, r6, #9
			if (ifptr > 0 &&
 8003d9a:	b17b      	cbz	r3, 8003dbc <f_lseek+0x188>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8003d9c:	3b01      	subs	r3, #1

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
		if (ofs) {
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
			if (ifptr > 0 &&
 8003d9e:	1e6a      	subs	r2, r5, #1
 8003da0:	fbb3 f1f6 	udiv	r1, r3, r6
 8003da4:	fbb2 f2f6 	udiv	r2, r2, r6
 8003da8:	428a      	cmp	r2, r1
 8003daa:	d307      	bcc.n	8003dbc <f_lseek+0x188>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8003dac:	4272      	negs	r2, r6
 8003dae:	4013      	ands	r3, r2
 8003db0:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				ofs -= fp->fptr;
 8003db4:	1aed      	subs	r5, r5, r3
				clst = fp->clust;
 8003db6:	f8d4 1214 	ldr.w	r1, [r4, #532]	; 0x214
 8003dba:	e00f      	b.n	8003ddc <f_lseek+0x1a8>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8003dbc:	f8d4 1210 	ldr.w	r1, [r4, #528]	; 0x210
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003dc0:	b951      	cbnz	r1, 8003dd8 <f_lseek+0x1a4>
					clst = create_chain(fp->fs, 0);
 8003dc2:	f7ff f9ba 	bl	800313a <create_chain>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003dc6:	2801      	cmp	r0, #1
				clst = fp->clust;
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
					clst = create_chain(fp->fs, 0);
 8003dc8:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003dca:	f43f af5c 	beq.w	8003c86 <f_lseek+0x52>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003dce:	1c43      	adds	r3, r0, #1
 8003dd0:	f43f af5d 	beq.w	8003c8e <f_lseek+0x5a>
					fp->sclust = clst;
 8003dd4:	f8c4 0210 	str.w	r0, [r4, #528]	; 0x210
				}
#endif
				fp->clust = clst;
 8003dd8:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
			}
			if (clst != 0) {
 8003ddc:	bb01      	cbnz	r1, 8003e20 <f_lseek+0x1ec>
			 && !(fp->flag & FA_WRITE)
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8003dde:	2500      	movs	r5, #0
 8003de0:	e038      	b.n	8003e54 <f_lseek+0x220>
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8003de2:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8003de6:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8003dea:	079f      	lsls	r7, r3, #30
 8003dec:	d51b      	bpl.n	8003e26 <f_lseek+0x1f2>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8003dee:	f7ff f9a4 	bl	800313a <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 8003df2:	4601      	mov	r1, r0
 8003df4:	b1d8      	cbz	r0, 8003e2e <f_lseek+0x1fa>
							ofs = bcs; break;
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003df6:	1c4a      	adds	r2, r1, #1
 8003df8:	f43f af49 	beq.w	8003c8e <f_lseek+0x5a>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8003dfc:	2901      	cmp	r1, #1
 8003dfe:	f67f af42 	bls.w	8003c86 <f_lseek+0x52>
 8003e02:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 8003e06:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003e0a:	4299      	cmp	r1, r3
 8003e0c:	f4bf af3b 	bcs.w	8003c86 <f_lseek+0x52>
					fp->clust = clst;
					fp->fptr += bcs;
 8003e10:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
					fp->clust = clst;
 8003e14:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
					fp->fptr += bcs;
 8003e18:	4433      	add	r3, r6
 8003e1a:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
					ofs -= bcs;
 8003e1e:	1bad      	subs	r5, r5, r6
				}
#endif
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
 8003e20:	42b5      	cmp	r5, r6
 8003e22:	d8de      	bhi.n	8003de2 <f_lseek+0x1ae>
 8003e24:	e004      	b.n	8003e30 <f_lseek+0x1fc>
						if (clst == 0) {				/* When disk gets full, clip file size */
							ofs = bcs; break;
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8003e26:	f7ff f863 	bl	8002ef0 <get_fat>
 8003e2a:	4601      	mov	r1, r0
 8003e2c:	e7e3      	b.n	8003df6 <f_lseek+0x1c2>
 8003e2e:	4635      	mov	r5, r6
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
					fp->clust = clst;
					fp->fptr += bcs;
					ofs -= bcs;
				}
				fp->fptr += ofs;
 8003e30:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8003e34:	442b      	add	r3, r5
 8003e36:	f8c4 3208 	str.w	r3, [r4, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 8003e3a:	f3c5 0308 	ubfx	r3, r5, #0, #9
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0cd      	beq.n	8003dde <f_lseek+0x1aa>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8003e42:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003e46:	f7ff f845 	bl	8002ed4 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	f43f af1b 	beq.w	8003c86 <f_lseek+0x52>
					nsect += ofs / SS(fp->fs);
 8003e50:	eb00 2555 	add.w	r5, r0, r5, lsr #9
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8003e54:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8003e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5c:	b333      	cbz	r3, 8003eac <f_lseek+0x278>
 8003e5e:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 8003e62:	4295      	cmp	r5, r2
 8003e64:	d022      	beq.n	8003eac <f_lseek+0x278>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8003e66:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003e6a:	065b      	lsls	r3, r3, #25
 8003e6c:	d510      	bpl.n	8003e90 <f_lseek+0x25c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003e6e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003e72:	2301      	movs	r3, #1
 8003e74:	4621      	mov	r1, r4
 8003e76:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003e7a:	f7fe fc77 	bl	800276c <disk_write>
 8003e7e:	2800      	cmp	r0, #0
 8003e80:	f47f af05 	bne.w	8003c8e <f_lseek+0x5a>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8003e84:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8003e88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e8c:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 8003e90:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
 8003e94:	2301      	movs	r3, #1
 8003e96:	462a      	mov	r2, r5
 8003e98:	4621      	mov	r1, r4
 8003e9a:	f890 0201 	ldrb.w	r0, [r0, #513]	; 0x201
 8003e9e:	f7fe fc57 	bl	8002750 <disk_read>
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	f47f aef3 	bne.w	8003c8e <f_lseek+0x5a>
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
 8003ea8:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8003eac:	f8d4 3208 	ldr.w	r3, [r4, #520]	; 0x208
 8003eb0:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8003eb4:	4293      	cmp	r3, r2
			fp->fsize = fp->fptr;
 8003eb6:	bf81      	itttt	hi
 8003eb8:	f8c4 320c 	strhi.w	r3, [r4, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 8003ebc:	f894 3206 	ldrbhi.w	r3, [r4, #518]	; 0x206
 8003ec0:	f043 0320 	orrhi.w	r3, r3, #32
 8003ec4:	f884 3206 	strbhi.w	r3, [r4, #518]	; 0x206
 8003ec8:	2000      	movs	r0, #0
 8003eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			}
			*fp->cltbl = ulen;	/* Number of items used */
			if (ulen <= tlen)
				*tbl = 0;		/* Terminate table */
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003ece:	2011      	movs	r0, #17
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 8003ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003ed4 <f_mkfs>:
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 8003ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ed8:	b087      	sub	sp, #28
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8003eda:	2901      	cmp	r1, #1
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 8003edc:	9003      	str	r0, [sp, #12]
 8003ede:	468a      	mov	sl, r1
 8003ee0:	4616      	mov	r6, r2
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 8003ee2:	f200 8281 	bhi.w	80043e8 <f_mkfs+0x514>
	vol = get_ldnumber(&path);
 8003ee6:	a803      	add	r0, sp, #12
 8003ee8:	f7fe fd8c 	bl	8002a04 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003eec:	2800      	cmp	r0, #0
 8003eee:	f2c0 827d 	blt.w	80043ec <f_mkfs+0x518>
	fs = FatFs[vol];
 8003ef2:	4bc5      	ldr	r3, [pc, #788]	; (8004208 <f_mkfs+0x334>)
 8003ef4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
	if (!fs) return FR_NOT_ENABLED;
 8003ef8:	2c00      	cmp	r4, #0
 8003efa:	f000 8279 	beq.w	80043f0 <f_mkfs+0x51c>
	fs->fs_type = 0;
 8003efe:	2300      	movs	r3, #0
	pdrv = LD2PD(vol);	/* Physical drive */
 8003f00:	b2c7      	uxtb	r7, r0
	if (sfd > 1) return FR_INVALID_PARAMETER;
	vol = get_ldnumber(&path);
	if (vol < 0) return FR_INVALID_DRIVE;
	fs = FatFs[vol];
	if (!fs) return FR_NOT_ENABLED;
	fs->fs_type = 0;
 8003f02:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
	pdrv = LD2PD(vol);	/* Physical drive */
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/

	/* Get disk statics */
	stat = disk_initialize(pdrv);
 8003f06:	4638      	mov	r0, r7
 8003f08:	f7fe fc12 	bl	8002730 <disk_initialize>
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8003f0c:	07c2      	lsls	r2, r0, #31
 8003f0e:	f100 8271 	bmi.w	80043f4 <f_mkfs+0x520>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8003f12:	0743      	lsls	r3, r0, #29
 8003f14:	f100 8270 	bmi.w	80043f8 <f_mkfs+0x524>
		if (!tbl[4]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = LD_DWORD(tbl + 8);	/* Volume start sector */
		n_vol = LD_DWORD(tbl + 12);	/* Volume size */
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 8003f18:	aa05      	add	r2, sp, #20
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	4638      	mov	r0, r7
 8003f1e:	f7fe fc33 	bl	8002788 <disk_ioctl>
 8003f22:	b108      	cbz	r0, 8003f28 <f_mkfs+0x54>
			return FR_DISK_ERR;
 8003f24:	2001      	movs	r0, #1
 8003f26:	e282      	b.n	800442e <f_mkfs+0x55a>
		if (!tbl[4]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = LD_DWORD(tbl + 8);	/* Volume start sector */
		n_vol = LD_DWORD(tbl + 12);	/* Volume size */
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 8003f28:	9a05      	ldr	r2, [sp, #20]
 8003f2a:	2a7f      	cmp	r2, #127	; 0x7f
 8003f2c:	d9fa      	bls.n	8003f24 <f_mkfs+0x50>
			return FR_DISK_ERR;
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
 8003f2e:	f1ba 0f00 	cmp.w	sl, #0
 8003f32:	bf14      	ite	ne
 8003f34:	f04f 0900 	movne.w	r9, #0
 8003f38:	f04f 093f 	moveq.w	r9, #63	; 0x3f
		n_vol -= b_vol;				/* Volume size */
	}

	if (au & (au - 1)) au = 0;
 8003f3c:	1e73      	subs	r3, r6, #1
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
			return FR_DISK_ERR;
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
		n_vol -= b_vol;				/* Volume size */
 8003f3e:	ebc9 0202 	rsb	r2, r9, r2
	}

	if (au & (au - 1)) au = 0;
 8003f42:	4233      	tst	r3, r6
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
			return FR_DISK_ERR;
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
		n_vol -= b_vol;				/* Volume size */
 8003f44:	9205      	str	r2, [sp, #20]
	}

	if (au & (au - 1)) au = 0;
 8003f46:	d102      	bne.n	8003f4e <f_mkfs+0x7a>
	if (!au) {						/* AU auto selection */
 8003f48:	2e00      	cmp	r6, #0
 8003f4a:	f040 8257 	bne.w	80043fc <f_mkfs+0x528>
		vs = n_vol / (2000 / (SS(fs) / 512));
		for (i = 0; vs < vst[i]; i++) ;
 8003f4e:	4daf      	ldr	r5, [pc, #700]	; (800420c <f_mkfs+0x338>)
 8003f50:	2300      	movs	r3, #0
		n_vol -= b_vol;				/* Volume size */
	}

	if (au & (au - 1)) au = 0;
	if (!au) {						/* AU auto selection */
		vs = n_vol / (2000 / (SS(fs) / 512));
 8003f52:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003f56:	fbb2 f1f1 	udiv	r1, r2, r1
		for (i = 0; vs < vst[i]; i++) ;
 8003f5a:	f835 0013 	ldrh.w	r0, [r5, r3, lsl #1]
 8003f5e:	4281      	cmp	r1, r0
 8003f60:	d201      	bcs.n	8003f66 <f_mkfs+0x92>
 8003f62:	3301      	adds	r3, #1
 8003f64:	e7f9      	b.n	8003f5a <f_mkfs+0x86>
		au = cst[i];
 8003f66:	49aa      	ldr	r1, [pc, #680]	; (8004210 <f_mkfs+0x33c>)
 8003f68:	f831 6013 	ldrh.w	r6, [r1, r3, lsl #1]
	}
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 8003f6c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003f70:	d301      	bcc.n	8003f76 <f_mkfs+0xa2>
 8003f72:	0a76      	lsrs	r6, r6, #9
 8003f74:	e000      	b.n	8003f78 <f_mkfs+0xa4>
	if (!au) au = 1;
 8003f76:	b11e      	cbz	r6, 8003f80 <f_mkfs+0xac>
	if (au > 128) au = 128;
 8003f78:	2e81      	cmp	r6, #129	; 0x81
 8003f7a:	bf28      	it	cs
 8003f7c:	2680      	movcs	r6, #128	; 0x80
 8003f7e:	e000      	b.n	8003f82 <f_mkfs+0xae>
		vs = n_vol / (2000 / (SS(fs) / 512));
		for (i = 0; vs < vst[i]; i++) ;
		au = cst[i];
	}
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
	if (!au) au = 1;
 8003f80:	2601      	movs	r6, #1
	if (au > 128) au = 128;

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
	fmt = FS_FAT12;
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 8003f82:	f640 73f5 	movw	r3, #4085	; 0xff5
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
	if (!au) au = 1;
	if (au > 128) au = 128;

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
 8003f86:	fbb2 f5f6 	udiv	r5, r2, r6
	fmt = FS_FAT12;
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 8003f8a:	429d      	cmp	r5, r3
 8003f8c:	f240 823b 	bls.w	8004406 <f_mkfs+0x532>
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 8003f90:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8003f94:	429d      	cmp	r5, r3
 8003f96:	f240 8245 	bls.w	8004424 <f_mkfs+0x550>

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 8003f9a:	00ad      	lsls	r5, r5, #2
 8003f9c:	f205 2507 	addw	r5, r5, #519	; 0x207
		n_rsv = 32;
		n_dir = 0;
 8003fa0:	2300      	movs	r3, #0
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 8003fa2:	0a6d      	lsrs	r5, r5, #9

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
	fmt = FS_FAT12;
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 8003fa4:	f04f 0803 	mov.w	r8, #3

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
		n_dir = 0;
 8003fa8:	9301      	str	r3, [sp, #4]
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
 8003faa:	f04f 0b20 	mov.w	fp, #32
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
		n_rsv = 1;
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
	}
	b_fat = b_vol + n_rsv;				/* FAT area start sector */
 8003fae:	eb0b 0309 	add.w	r3, fp, r9
 8003fb2:	9300      	str	r3, [sp, #0]
	b_dir = b_fat + n_fat * N_FATS;		/* Directory area start sector */
	b_data = b_dir + n_dir;				/* Data area start sector */
 8003fb4:	9b01      	ldr	r3, [sp, #4]
 8003fb6:	9900      	ldr	r1, [sp, #0]
 8003fb8:	18eb      	adds	r3, r5, r3
 8003fba:	440b      	add	r3, r1
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8003fbc:	ebc9 0106 	rsb	r1, r9, r6
 8003fc0:	4419      	add	r1, r3
 8003fc2:	428a      	cmp	r2, r1
 8003fc4:	d201      	bcs.n	8003fca <f_mkfs+0xf6>
 8003fc6:	200e      	movs	r0, #14
 8003fc8:	e231      	b.n	800442e <f_mkfs+0x55a>

	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
 8003fca:	aa04      	add	r2, sp, #16
 8003fcc:	2103      	movs	r1, #3
 8003fce:	4638      	mov	r0, r7
 8003fd0:	9302      	str	r3, [sp, #8]
 8003fd2:	f7fe fbd9 	bl	8002788 <disk_ioctl>
 8003fd6:	9b02      	ldr	r3, [sp, #8]
 8003fd8:	b920      	cbnz	r0, 8003fe4 <f_mkfs+0x110>
 8003fda:	9a04      	ldr	r2, [sp, #16]
 8003fdc:	3a01      	subs	r2, #1
 8003fde:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003fe2:	d301      	bcc.n	8003fe8 <f_mkfs+0x114>
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	9204      	str	r2, [sp, #16]
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 8003fe8:	9a04      	ldr	r2, [sp, #16]
	n = (n - b_data) / N_FATS;
 8003fea:	1e51      	subs	r1, r2, #1
 8003fec:	4419      	add	r1, r3
 8003fee:	4252      	negs	r2, r2
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
 8003ff0:	f1b8 0f03 	cmp.w	r8, #3
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */

	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
	n = (n - b_data) / N_FATS;
 8003ff4:	ea02 0201 	and.w	r2, r2, r1
 8003ff8:	eba2 0303 	sub.w	r3, r2, r3
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
		n_rsv += n;
		b_fat += n;
 8003ffc:	bf08      	it	eq
 8003ffe:	9a00      	ldreq	r2, [sp, #0]
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */

	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
	n = (n - b_data) / N_FATS;
 8004000:	9304      	str	r3, [sp, #16]
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
		n_rsv += n;
		b_fat += n;
 8004002:	bf02      	ittt	eq
 8004004:	18d2      	addeq	r2, r2, r3
	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
	n = (n - b_data) / N_FATS;
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
		n_rsv += n;
 8004006:	449b      	addeq	fp, r3
		b_fat += n;
 8004008:	4613      	moveq	r3, r2
	} else {					/* FAT12/16: Expand FAT size */
		n_fat += n;
	}

	/* Determine number of clusters and final check of validity of the FAT sub-type */
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 800400a:	9a05      	ldr	r2, [sp, #20]
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
	n = (n - b_data) / N_FATS;
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
		n_rsv += n;
		b_fat += n;
 800400c:	bf0c      	ite	eq
 800400e:	9300      	streq	r3, [sp, #0]
	} else {					/* FAT12/16: Expand FAT size */
		n_fat += n;
 8004010:	18ed      	addne	r5, r5, r3
	}

	/* Determine number of clusters and final check of validity of the FAT sub-type */
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 8004012:	9901      	ldr	r1, [sp, #4]
 8004014:	ebcb 0302 	rsb	r3, fp, r2
 8004018:	1b5b      	subs	r3, r3, r5
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 800401a:	f1b8 0f02 	cmp.w	r8, #2
	} else {					/* FAT12/16: Expand FAT size */
		n_fat += n;
	}

	/* Determine number of clusters and final check of validity of the FAT sub-type */
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 800401e:	eba3 0301 	sub.w	r3, r3, r1
 8004022:	fbb3 f3f6 	udiv	r3, r3, r6
 8004026:	9302      	str	r3, [sp, #8]
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 8004028:	d105      	bne.n	8004036 <f_mkfs+0x162>
 800402a:	9902      	ldr	r1, [sp, #8]
 800402c:	f640 73f5 	movw	r3, #4085	; 0xff5
 8004030:	4299      	cmp	r1, r3
 8004032:	d9c8      	bls.n	8003fc6 <f_mkfs+0xf2>
 8004034:	e012      	b.n	800405c <f_mkfs+0x188>
		|| (fmt == FS_FAT32 && n_clst < MIN_FAT32))
 8004036:	f1b8 0f03 	cmp.w	r8, #3
 800403a:	d106      	bne.n	800404a <f_mkfs+0x176>
 800403c:	9a02      	ldr	r2, [sp, #8]
 800403e:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8004042:	429a      	cmp	r2, r3
 8004044:	d9bf      	bls.n	8003fc6 <f_mkfs+0xf2>
		return FR_MKFS_ABORTED;

	/* Determine system ID in the partition table */
	if (fmt == FS_FAT32) {
		sys = 0x0C;		/* FAT32X */
 8004046:	230c      	movs	r3, #12
 8004048:	e00d      	b.n	8004066 <f_mkfs+0x192>
	} else {
		if (fmt == FS_FAT12 && n_vol < 0x10000) {
 800404a:	f1b8 0f01 	cmp.w	r8, #1
 800404e:	d105      	bne.n	800405c <f_mkfs+0x188>
			sys = 0x01;	/* FAT12(<65536) */
 8004050:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004054:	bf2c      	ite	cs
 8004056:	2306      	movcs	r3, #6
 8004058:	2301      	movcc	r3, #1
 800405a:	e004      	b.n	8004066 <f_mkfs+0x192>
		} else {
			sys = (n_vol < 0x10000) ? 0x04 : 0x06;	/* FAT16(<65536) : FAT12/16(>=65536) */
 800405c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8004060:	bf2c      	ite	cs
 8004062:	2306      	movcs	r3, #6
 8004064:	2304      	movcc	r3, #4
		tbl[4] = sys;
		if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to teh MBR */
			return FR_DISK_ERR;
		md = 0xF8;
	} else {
		if (sfd) {	/* No partition table (SFD) */
 8004066:	f1ba 0f00 	cmp.w	sl, #0
 800406a:	d146      	bne.n	80040fa <f_mkfs+0x226>
			md = 0xF0;
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
 800406c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004070:	4651      	mov	r1, sl
 8004072:	4620      	mov	r0, r4
 8004074:	f7fe fc0a 	bl	800288c <mem_set>
			tbl[1] = 1;						/* Partition start head */
			tbl[2] = 1;						/* Partition start sector */
			tbl[3] = 0;						/* Partition start cylinder */
			tbl[4] = sys;					/* System type */
			tbl[5] = 254;					/* Partition end head */
			n = (b_vol + n_vol) / 63 / 255;
 8004078:	9a05      	ldr	r2, [sp, #20]
			mem_set(fs->win.d8, 0, SS(fs));
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
			tbl[1] = 1;						/* Partition start head */
			tbl[2] = 1;						/* Partition start sector */
			tbl[3] = 0;						/* Partition start cylinder */
			tbl[4] = sys;					/* System type */
 800407a:	f884 31c2 	strb.w	r3, [r4, #450]	; 0x1c2
			tbl[5] = 254;					/* Partition end head */
 800407e:	23fe      	movs	r3, #254	; 0xfe
			n = (b_vol + n_vol) / 63 / 255;
 8004080:	eb09 0102 	add.w	r1, r9, r2
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
			tbl[1] = 1;						/* Partition start head */
			tbl[2] = 1;						/* Partition start sector */
			tbl[3] = 0;						/* Partition start cylinder */
			tbl[4] = sys;					/* System type */
			tbl[5] = 254;					/* Partition end head */
 8004084:	f884 31c3 	strb.w	r3, [r4, #451]	; 0x1c3
			n = (b_vol + n_vol) / 63 / 255;
 8004088:	f643 63c1 	movw	r3, #16065	; 0x3ec1
 800408c:	fbb1 f1f3 	udiv	r1, r1, r3
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
 8004090:	088b      	lsrs	r3, r1, #2
 8004092:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8004096:	f884 31c4 	strb.w	r3, [r4, #452]	; 0x1c4
			tbl[7] = (BYTE)n;				/* End cylinder */
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 800409a:	233f      	movs	r3, #63	; 0x3f
 800409c:	f884 31c6 	strb.w	r3, [r4, #454]	; 0x1c6
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80040a0:	1213      	asrs	r3, r2, #8
 80040a2:	f884 31cb 	strb.w	r3, [r4, #459]	; 0x1cb
 80040a6:	0c13      	lsrs	r3, r2, #16
 80040a8:	f884 31cc 	strb.w	r3, [r4, #460]	; 0x1cc
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 80040ac:	2355      	movs	r3, #85	; 0x55
		if (sfd) {	/* No partition table (SFD) */
			md = 0xF0;
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
			tbl[1] = 1;						/* Partition start head */
 80040ae:	2001      	movs	r0, #1
			tbl[5] = 254;					/* Partition end head */
			n = (b_vol + n_vol) / 63 / 255;
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
			tbl[7] = (BYTE)n;				/* End cylinder */
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80040b0:	f884 21ca 	strb.w	r2, [r4, #458]	; 0x1ca
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 80040b4:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
			tbl[5] = 254;					/* Partition end head */
			n = (b_vol + n_vol) / 63 / 255;
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
			tbl[7] = (BYTE)n;				/* End cylinder */
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80040b8:	0e12      	lsrs	r2, r2, #24
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 80040ba:	23aa      	movs	r3, #170	; 0xaa
		if (sfd) {	/* No partition table (SFD) */
			md = 0xF0;
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
			tbl[1] = 1;						/* Partition start head */
 80040bc:	f884 01bf 	strb.w	r0, [r4, #447]	; 0x1bf
			tbl[2] = 1;						/* Partition start sector */
 80040c0:	f884 01c0 	strb.w	r0, [r4, #448]	; 0x1c0
			tbl[3] = 0;						/* Partition start cylinder */
			tbl[4] = sys;					/* System type */
			tbl[5] = 254;					/* Partition end head */
			n = (b_vol + n_vol) / 63 / 255;
 80040c4:	9104      	str	r1, [sp, #16]
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
			tbl[7] = (BYTE)n;				/* End cylinder */
 80040c6:	f884 11c5 	strb.w	r1, [r4, #453]	; 0x1c5
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 80040ca:	f884 21cd 	strb.w	r2, [r4, #461]	; 0x1cd
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 80040ce:	f884 31ff 	strb.w	r3, [r4, #511]	; 0x1ff
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
			tbl[1] = 1;						/* Partition start head */
			tbl[2] = 1;						/* Partition start sector */
			tbl[3] = 0;						/* Partition start cylinder */
 80040d2:	f884 a1c1 	strb.w	sl, [r4, #449]	; 0x1c1
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
			tbl[7] = (BYTE)n;				/* End cylinder */
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
			if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to the MBR */
 80040d6:	4603      	mov	r3, r0
			tbl[4] = sys;					/* System type */
			tbl[5] = 254;					/* Partition end head */
			n = (b_vol + n_vol) / 63 / 255;
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
			tbl[7] = (BYTE)n;				/* End cylinder */
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 80040d8:	f884 a1c7 	strb.w	sl, [r4, #455]	; 0x1c7
 80040dc:	f884 a1c8 	strb.w	sl, [r4, #456]	; 0x1c8
 80040e0:	f884 a1c9 	strb.w	sl, [r4, #457]	; 0x1c9
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
			if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to the MBR */
 80040e4:	4652      	mov	r2, sl
 80040e6:	4621      	mov	r1, r4
 80040e8:	4638      	mov	r0, r7
 80040ea:	f7fe fb3f 	bl	800276c <disk_write>
 80040ee:	2800      	cmp	r0, #0
 80040f0:	f47f af18 	bne.w	8003f24 <f_mkfs+0x50>
				return FR_DISK_ERR;
			md = 0xF8;
 80040f4:	f04f 0af8 	mov.w	sl, #248	; 0xf8
 80040f8:	e001      	b.n	80040fe <f_mkfs+0x22a>
		if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to teh MBR */
			return FR_DISK_ERR;
		md = 0xF8;
	} else {
		if (sfd) {	/* No partition table (SFD) */
			md = 0xF0;
 80040fa:	f04f 0af0 	mov.w	sl, #240	; 0xf0
		}
	}

	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
	mem_set(tbl, 0, SS(fs));
 80040fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004102:	2100      	movs	r1, #0
 8004104:	4620      	mov	r0, r4
 8004106:	f7fe fbc1 	bl	800288c <mem_set>
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
 800410a:	220b      	movs	r2, #11
 800410c:	4941      	ldr	r1, [pc, #260]	; (8004214 <f_mkfs+0x340>)
 800410e:	4620      	mov	r0, r4
 8004110:	f7fe fbb2 	bl	8002878 <mem_cpy>
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
 8004114:	2300      	movs	r3, #0
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
 8004116:	f1b8 0f03 	cmp.w	r8, #3
	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
 800411a:	72e3      	strb	r3, [r4, #11]
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
 800411c:	7463      	strb	r3, [r4, #17]
 800411e:	bf18      	it	ne
 8004120:	2302      	movne	r3, #2
	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
 8004122:	2202      	movs	r2, #2
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
 8004124:	74a3      	strb	r3, [r4, #18]
	if (n_vol < 0x10000) {					/* Number of total sectors */
 8004126:	9b05      	ldr	r3, [sp, #20]
	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
 8004128:	7322      	strb	r2, [r4, #12]
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 800412a:	2201      	movs	r2, #1
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
	if (n_vol < 0x10000) {					/* Number of total sectors */
 800412c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 8004130:	7422      	strb	r2, [r4, #16]
 8004132:	ea4f 2223 	mov.w	r2, r3, asr #8
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
	if (n_vol < 0x10000) {					/* Number of total sectors */
		ST_WORD(tbl + BPB_TotSec16, n_vol);
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 8004136:	bf21      	itttt	cs
 8004138:	f884 3020 	strbcs.w	r3, [r4, #32]
 800413c:	f884 2021 	strbcs.w	r2, [r4, #33]	; 0x21
 8004140:	0c1a      	lsrcs	r2, r3, #16
 8004142:	0e1b      	lsrcs	r3, r3, #24
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
	if (n_vol < 0x10000) {					/* Number of total sectors */
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 8004144:	bf34      	ite	cc
 8004146:	74e3      	strbcc	r3, [r4, #19]
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 8004148:	f884 3023 	strbcs.w	r3, [r4, #35]	; 0x23
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 800414c:	f884 b00e 	strb.w	fp, [r4, #14]
		ST_WORD(tbl + BPB_TotSec16, n_vol);
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 8004150:	f04f 033f 	mov.w	r3, #63	; 0x3f
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 8004154:	ea4f 2b2b 	mov.w	fp, fp, asr #8
 8004158:	f884 b00f 	strb.w	fp, [r4, #15]
		ST_WORD(tbl + BPB_TotSec16, n_vol);
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 800415c:	7623      	strb	r3, [r4, #24]
 800415e:	f04f 0b00 	mov.w	fp, #0
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 8004162:	f04f 03ff 	mov.w	r3, #255	; 0xff
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
	ST_WORD(tbl + BPB_RootEntCnt, i);
	if (n_vol < 0x10000) {					/* Number of total sectors */
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 8004166:	bf34      	ite	cc
 8004168:	7522      	strbcc	r2, [r4, #20]
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 800416a:	f884 2022 	strbcs.w	r2, [r4, #34]	; 0x22
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 800416e:	76a3      	strb	r3, [r4, #26]
	tbl = fs->win.d8;							/* Clear sector */
	mem_set(tbl, 0, SS(fs));
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
	i = SS(fs);								/* Sector size */
	ST_WORD(tbl + BPB_BytsPerSec, i);
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 8004170:	7366      	strb	r6, [r4, #13]
	if (n_vol < 0x10000) {					/* Number of total sectors */
		ST_WORD(tbl + BPB_TotSec16, n_vol);
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
 8004172:	f884 a015 	strb.w	sl, [r4, #21]
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 8004176:	f884 b019 	strb.w	fp, [r4, #25]
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 800417a:	f884 b01b 	strb.w	fp, [r4, #27]
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
 800417e:	f884 901c 	strb.w	r9, [r4, #28]
 8004182:	f884 b01d 	strb.w	fp, [r4, #29]
 8004186:	f884 b01e 	strb.w	fp, [r4, #30]
 800418a:	f884 b01f 	strb.w	fp, [r4, #31]
	n = GET_FATTIME();						/* Use current time as VSN */
 800418e:	f000 faff 	bl	8004790 <get_fattime>
	if (fmt == FS_FAT32) {
 8004192:	f1b8 0f03 	cmp.w	r8, #3
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
	n = GET_FATTIME();						/* Use current time as VSN */
 8004196:	9004      	str	r0, [sp, #16]
 8004198:	ea4f 2220 	mov.w	r2, r0, asr #8
 800419c:	ea4f 4310 	mov.w	r3, r0, lsr #16
	if (fmt == FS_FAT32) {
 80041a0:	d13c      	bne.n	800421c <f_mkfs+0x348>
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 80041a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 80041a6:	122b      	asrs	r3, r5, #8
 80041a8:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
 80041ac:	0c2b      	lsrs	r3, r5, #16
 80041ae:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
 80041b2:	0e2b      	lsrs	r3, r5, #24
 80041b4:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 80041b8:	2302      	movs	r3, #2
 80041ba:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 80041be:	2301      	movs	r3, #1
 80041c0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 80041c4:	2306      	movs	r3, #6
 80041c6:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 80041ca:	2380      	movs	r3, #128	; 0x80
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
	n = GET_FATTIME();						/* Use current time as VSN */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 80041cc:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 80041d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
	n = GET_FATTIME();						/* Use current time as VSN */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 80041d4:	0e00      	lsrs	r0, r0, #24
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 80041d6:	2329      	movs	r3, #41	; 0x29
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
	n = GET_FATTIME();						/* Use current time as VSN */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 80041d8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
 80041dc:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 80041e0:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 80041e4:	f884 b02d 	strb.w	fp, [r4, #45]	; 0x2d
 80041e8:	f884 b02e 	strb.w	fp, [r4, #46]	; 0x2e
 80041ec:	f884 b02f 	strb.w	fp, [r4, #47]	; 0x2f
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 80041f0:	f884 b031 	strb.w	fp, [r4, #49]	; 0x31
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 80041f4:	f884 b033 	strb.w	fp, [r4, #51]	; 0x33
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 80041f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 80041fc:	2213      	movs	r2, #19
 80041fe:	4906      	ldr	r1, [pc, #24]	; (8004218 <f_mkfs+0x344>)
 8004200:	f104 0047 	add.w	r0, r4, #71	; 0x47
 8004204:	e020      	b.n	8004248 <f_mkfs+0x374>
 8004206:	bf00      	nop
 8004208:	20000048 	.word	0x20000048
 800420c:	0800534c 	.word	0x0800534c
 8004210:	080053a6 	.word	0x080053a6
 8004214:	08005371 	.word	0x08005371
 8004218:	0800537d 	.word	0x0800537d
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 800421c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 8004220:	122b      	asrs	r3, r5, #8
 8004222:	75e3      	strb	r3, [r4, #23]
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 8004224:	2380      	movs	r3, #128	; 0x80
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 8004226:	f884 0027 	strb.w	r0, [r4, #39]	; 0x27
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 800422a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 800422e:	0e00      	lsrs	r0, r0, #24
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 8004230:	2329      	movs	r3, #41	; 0x29
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8004232:	4980      	ldr	r1, [pc, #512]	; (8004434 <f_mkfs+0x560>)
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 8004234:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
 8004238:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 800423c:	75a5      	strb	r5, [r4, #22]
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 800423e:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8004242:	2213      	movs	r2, #19
 8004244:	f104 002b 	add.w	r0, r4, #43	; 0x2b
 8004248:	f7fe fb16 	bl	8002878 <mem_cpy>
	}
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 800424c:	2355      	movs	r3, #85	; 0x55
 800424e:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
 8004252:	23aa      	movs	r3, #170	; 0xaa
 8004254:	f884 31ff 	strb.w	r3, [r4, #511]	; 0x1ff
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 8004258:	464a      	mov	r2, r9
 800425a:	2301      	movs	r3, #1
 800425c:	4621      	mov	r1, r4
 800425e:	4638      	mov	r0, r7
 8004260:	f7fe fa84 	bl	800276c <disk_write>
 8004264:	2800      	cmp	r0, #0
 8004266:	f47f ae5d 	bne.w	8003f24 <f_mkfs+0x50>
		return FR_DISK_ERR;
	if (fmt == FS_FAT32)					/* Write backup VBR if needed (VBR + 6) */
 800426a:	f1b8 0f03 	cmp.w	r8, #3
 800426e:	d106      	bne.n	800427e <f_mkfs+0x3aa>
		disk_write(pdrv, tbl, b_vol + 6, 1);
 8004270:	2301      	movs	r3, #1
 8004272:	f109 0206 	add.w	r2, r9, #6
 8004276:	4621      	mov	r1, r4
 8004278:	4638      	mov	r0, r7
 800427a:	f7fe fa77 	bl	800276c <disk_write>

	/* Initialize FAT area */
	wsect = b_fat;
	for (i = 0; i < N_FATS; i++) {		/* Initialize each FAT copy */
		mem_set(tbl, 0, SS(fs));			/* 1st sector of the FAT  */
 800427e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004282:	2100      	movs	r1, #0
 8004284:	4620      	mov	r0, r4
 8004286:	f7fe fb01 	bl	800288c <mem_set>
		n = md;								/* Media descriptor byte */
		if (fmt != FS_FAT32) {
 800428a:	f1b8 0f03 	cmp.w	r8, #3
 800428e:	d013      	beq.n	80042b8 <f_mkfs+0x3e4>
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 8004290:	4b69      	ldr	r3, [pc, #420]	; (8004438 <f_mkfs+0x564>)
 8004292:	f1b8 0f01 	cmp.w	r8, #1
 8004296:	bf18      	it	ne
 8004298:	f06f 03ff 	mvnne.w	r3, #255	; 0xff
 800429c:	ea43 030a 	orr.w	r3, r3, sl
 80042a0:	9304      	str	r3, [sp, #16]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 80042a2:	7023      	strb	r3, [r4, #0]
 80042a4:	9b04      	ldr	r3, [sp, #16]
 80042a6:	121b      	asrs	r3, r3, #8
 80042a8:	7063      	strb	r3, [r4, #1]
 80042aa:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 80042ae:	70a3      	strb	r3, [r4, #2]
 80042b0:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80042b4:	70e3      	strb	r3, [r4, #3]
 80042b6:	e016      	b.n	80042e6 <f_mkfs+0x412>
		} else {
			n |= 0xFFFFFF00;
 80042b8:	f06a 03ff 	orn	r3, sl, #255	; 0xff
 80042bc:	9304      	str	r3, [sp, #16]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT32) */
 80042be:	7023      	strb	r3, [r4, #0]
 80042c0:	9b04      	ldr	r3, [sp, #16]
 80042c2:	121b      	asrs	r3, r3, #8
 80042c4:	7063      	strb	r3, [r4, #1]
 80042c6:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 80042ca:	70a3      	strb	r3, [r4, #2]
 80042cc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80042d0:	70e3      	strb	r3, [r4, #3]
			ST_DWORD(tbl + 4, 0xFFFFFFFF);
 80042d2:	23ff      	movs	r3, #255	; 0xff
 80042d4:	7123      	strb	r3, [r4, #4]
 80042d6:	7163      	strb	r3, [r4, #5]
 80042d8:	71a3      	strb	r3, [r4, #6]
 80042da:	71e3      	strb	r3, [r4, #7]
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
 80042dc:	7223      	strb	r3, [r4, #8]
 80042de:	7263      	strb	r3, [r4, #9]
 80042e0:	72a3      	strb	r3, [r4, #10]
 80042e2:	230f      	movs	r3, #15
 80042e4:	72e3      	strb	r3, [r4, #11]
		}
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 80042e6:	9b00      	ldr	r3, [sp, #0]
 80042e8:	9a00      	ldr	r2, [sp, #0]
 80042ea:	4621      	mov	r1, r4
 80042ec:	f103 0a01 	add.w	sl, r3, #1
 80042f0:	4638      	mov	r0, r7
 80042f2:	2301      	movs	r3, #1
 80042f4:	f7fe fa3a 	bl	800276c <disk_write>
 80042f8:	4601      	mov	r1, r0
 80042fa:	2800      	cmp	r0, #0
 80042fc:	f47f ae12 	bne.w	8003f24 <f_mkfs+0x50>
			return FR_DISK_ERR;
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
 8004300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004304:	4620      	mov	r0, r4
 8004306:	f7fe fac1 	bl	800288c <mem_set>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800430a:	2301      	movs	r3, #1
 800430c:	9304      	str	r3, [sp, #16]
 800430e:	9b04      	ldr	r3, [sp, #16]
 8004310:	429d      	cmp	r5, r3
 8004312:	d90f      	bls.n	8004334 <f_mkfs+0x460>
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004314:	2301      	movs	r3, #1
 8004316:	4652      	mov	r2, sl
 8004318:	4621      	mov	r1, r4
 800431a:	4638      	mov	r0, r7
 800431c:	f10a 0b01 	add.w	fp, sl, #1
 8004320:	f7fe fa24 	bl	800276c <disk_write>
 8004324:	2800      	cmp	r0, #0
 8004326:	f47f adfd 	bne.w	8003f24 <f_mkfs+0x50>
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
		}
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
			return FR_DISK_ERR;
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 800432a:	9b04      	ldr	r3, [sp, #16]
 800432c:	3301      	adds	r3, #1
 800432e:	9304      	str	r3, [sp, #16]
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004330:	46da      	mov	sl, fp
 8004332:	e7ec      	b.n	800430e <f_mkfs+0x43a>
				return FR_DISK_ERR;
		}
	}

	/* Initialize root directory */
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
 8004334:	9b01      	ldr	r3, [sp, #4]
 8004336:	f1b8 0f03 	cmp.w	r8, #3
 800433a:	bf18      	it	ne
 800433c:	461e      	movne	r6, r3
 800433e:	4652      	mov	r2, sl
	do {
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
			return FR_DISK_ERR;
	} while (--i);
 8004340:	4456      	add	r6, sl
	}

	/* Initialize root directory */
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
	do {
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004342:	2301      	movs	r3, #1
 8004344:	4621      	mov	r1, r4
 8004346:	4638      	mov	r0, r7
 8004348:	1c55      	adds	r5, r2, #1
 800434a:	f7fe fa0f 	bl	800276c <disk_write>
 800434e:	2800      	cmp	r0, #0
 8004350:	f47f ade8 	bne.w	8003f24 <f_mkfs+0x50>
			return FR_DISK_ERR;
	} while (--i);
 8004354:	42b5      	cmp	r5, r6
	}

	/* Initialize root directory */
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
	do {
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004356:	462a      	mov	r2, r5
			return FR_DISK_ERR;
	} while (--i);
 8004358:	d1f3      	bne.n	8004342 <f_mkfs+0x46e>
		disk_ioctl(pdrv, CTRL_TRIM, eb);
	}
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
 800435a:	f1b8 0f03 	cmp.w	r8, #3
 800435e:	d13a      	bne.n	80043d6 <f_mkfs+0x502>
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 8004360:	2352      	movs	r3, #82	; 0x52
 8004362:	7023      	strb	r3, [r4, #0]
 8004364:	7063      	strb	r3, [r4, #1]
 8004366:	2361      	movs	r3, #97	; 0x61
 8004368:	70a3      	strb	r3, [r4, #2]
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 800436a:	f884 31e7 	strb.w	r3, [r4, #487]	; 0x1e7
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800436e:	9b02      	ldr	r3, [sp, #8]
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8004370:	f884 01ed 	strb.w	r0, [r4, #493]	; 0x1ed

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8004374:	3b01      	subs	r3, #1
	}
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 8004376:	2241      	movs	r2, #65	; 0x41
 8004378:	70e2      	strb	r2, [r4, #3]
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 800437a:	f884 21e6 	strb.w	r2, [r4, #486]	; 0x1e6
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800437e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8004382:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 8004386:	f884 21e9 	strb.w	r2, [r4, #489]	; 0x1e9
 800438a:	0c1a      	lsrs	r2, r3, #16
 800438c:	0e1b      	lsrs	r3, r3, #24
 800438e:	f884 31eb 	strb.w	r3, [r4, #491]	; 0x1eb
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8004392:	2302      	movs	r3, #2
 8004394:	f884 31ec 	strb.w	r3, [r4, #492]	; 0x1ec
		ST_WORD(tbl + BS_55AA, 0xAA55);
 8004398:	2355      	movs	r3, #85	; 0x55
 800439a:	f884 31fe 	strb.w	r3, [r4, #510]	; 0x1fe
 800439e:	23aa      	movs	r3, #170	; 0xaa
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80043a0:	2172      	movs	r1, #114	; 0x72
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
		ST_WORD(tbl + BS_55AA, 0xAA55);
 80043a2:	f884 31ff 	strb.w	r3, [r4, #511]	; 0x1ff
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80043a6:	2301      	movs	r3, #1
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 80043a8:	f884 11e4 	strb.w	r1, [r4, #484]	; 0x1e4
 80043ac:	f884 11e5 	strb.w	r1, [r4, #485]	; 0x1e5
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80043b0:	f884 21ea 	strb.w	r2, [r4, #490]	; 0x1ea
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80043b4:	f884 01ee 	strb.w	r0, [r4, #494]	; 0x1ee
		ST_WORD(tbl + BS_55AA, 0xAA55);
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80043b8:	eb09 0203 	add.w	r2, r9, r3
	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80043bc:	f884 01ef 	strb.w	r0, [r4, #495]	; 0x1ef
		ST_WORD(tbl + BS_55AA, 0xAA55);
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 80043c0:	4621      	mov	r1, r4
 80043c2:	4638      	mov	r0, r7
 80043c4:	f7fe f9d2 	bl	800276c <disk_write>
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
 80043c8:	2301      	movs	r3, #1
 80043ca:	f109 0207 	add.w	r2, r9, #7
 80043ce:	4621      	mov	r1, r4
 80043d0:	4638      	mov	r0, r7
 80043d2:	f7fe f9cb 	bl	800276c <disk_write>
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
 80043d6:	2200      	movs	r2, #0
 80043d8:	4611      	mov	r1, r2
 80043da:	4638      	mov	r0, r7
 80043dc:	f7fe f9d4 	bl	8002788 <disk_ioctl>
 80043e0:	3000      	adds	r0, #0
 80043e2:	bf18      	it	ne
 80043e4:	2001      	movne	r0, #1
 80043e6:	e022      	b.n	800442e <f_mkfs+0x55a>
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 80043e8:	2013      	movs	r0, #19
 80043ea:	e020      	b.n	800442e <f_mkfs+0x55a>
	vol = get_ldnumber(&path);
	if (vol < 0) return FR_INVALID_DRIVE;
 80043ec:	200b      	movs	r0, #11
 80043ee:	e01e      	b.n	800442e <f_mkfs+0x55a>
	fs = FatFs[vol];
	if (!fs) return FR_NOT_ENABLED;
 80043f0:	200c      	movs	r0, #12
 80043f2:	e01c      	b.n	800442e <f_mkfs+0x55a>
	pdrv = LD2PD(vol);	/* Physical drive */
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/

	/* Get disk statics */
	stat = disk_initialize(pdrv);
	if (stat & STA_NOINIT) return FR_NOT_READY;
 80043f4:	2003      	movs	r0, #3
 80043f6:	e01a      	b.n	800442e <f_mkfs+0x55a>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80043f8:	200a      	movs	r0, #10
 80043fa:	e018      	b.n	800442e <f_mkfs+0x55a>
	if (!au) {						/* AU auto selection */
		vs = n_vol / (2000 / (SS(fs) / 512));
		for (i = 0; vs < vst[i]; i++) ;
		au = cst[i];
	}
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 80043fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004400:	f4bf adb7 	bcs.w	8003f72 <f_mkfs+0x9e>
 8004404:	e5b8      	b.n	8003f78 <f_mkfs+0xa4>
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
		n_dir = 0;
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 8004406:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800440a:	3501      	adds	r5, #1
 800440c:	086d      	lsrs	r5, r5, #1
 800440e:	3503      	adds	r5, #3
	if (!au) au = 1;
	if (au > 128) au = 128;

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
	fmt = FS_FAT12;
 8004410:	f04f 0801 	mov.w	r8, #1
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
		n_dir = 0;
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 8004414:	f205 15ff 	addw	r5, r5, #511	; 0x1ff
		n_rsv = 1;
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 8004418:	2320      	movs	r3, #32
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
		n_dir = 0;
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 800441a:	0a6d      	lsrs	r5, r5, #9
		n_rsv = 1;
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 800441c:	9301      	str	r3, [sp, #4]
		n_rsv = 32;
		n_dir = 0;
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
		n_rsv = 1;
 800441e:	f04f 0b01 	mov.w	fp, #1
 8004422:	e5c4      	b.n	8003fae <f_mkfs+0xda>
	if (fmt == FS_FAT32) {
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
		n_rsv = 32;
		n_dir = 0;
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 8004424:	3502      	adds	r5, #2
 8004426:	006d      	lsls	r5, r5, #1
	if (au > 128) au = 128;

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
	fmt = FS_FAT12;
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 8004428:	f04f 0802 	mov.w	r8, #2
 800442c:	e7f2      	b.n	8004414 <f_mkfs+0x540>
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
}
 800442e:	b007      	add	sp, #28
 8004430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004434:	08005391 	.word	0x08005391
 8004438:	00ffff00 	.word	0x00ffff00

0800443c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800443c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004440:	4606      	mov	r6, r0
 8004442:	4690      	mov	r8, r2
	int n = 0;
	TCHAR c, *p = buff;
 8004444:	4604      	mov	r4, r0
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
	int n = 0;
 8004446:	2500      	movs	r5, #0
	TCHAR c, *p = buff;
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8004448:	1e4f      	subs	r7, r1, #1
 800444a:	42bd      	cmp	r5, r7
 800444c:	da13      	bge.n	8004476 <f_gets+0x3a>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800444e:	ab01      	add	r3, sp, #4
 8004450:	2201      	movs	r2, #1
 8004452:	4669      	mov	r1, sp
 8004454:	4640      	mov	r0, r8
 8004456:	f7ff f9a3 	bl	80037a0 <f_read>
		if (rc != 1) break;
 800445a:	9b01      	ldr	r3, [sp, #4]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d10a      	bne.n	8004476 <f_gets+0x3a>
		c = s[0];
 8004460:	f89d 3000 	ldrb.w	r3, [sp]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8004464:	2b0d      	cmp	r3, #13
 8004466:	d0f0      	beq.n	800444a <f_gets+0xe>
		*p++ = c;
 8004468:	1c62      	adds	r2, r4, #1
		n++;
		if (c == '\n') break;		/* Break on EOL */
 800446a:	2b0a      	cmp	r3, #10
		f_read(fp, s, 1, &rc);
		if (rc != 1) break;
		c = s[0];
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 800446c:	7023      	strb	r3, [r4, #0]
		n++;
 800446e:	f105 0501 	add.w	r5, r5, #1
		f_read(fp, s, 1, &rc);
		if (rc != 1) break;
		c = s[0];
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8004472:	4614      	mov	r4, r2
		n++;
		if (c == '\n') break;		/* Break on EOL */
 8004474:	d1e9      	bne.n	800444a <f_gets+0xe>
	}
	*p = 0;
 8004476:	2300      	movs	r3, #0
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8004478:	429d      	cmp	r5, r3
}
 800447a:	bf14      	ite	ne
 800447c:	4630      	movne	r0, r6
 800447e:	4618      	moveq	r0, r3
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
		n++;
		if (c == '\n') break;		/* Break on EOL */
	}
	*p = 0;
 8004480:	7023      	strb	r3, [r4, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
}
 8004482:	b002      	add	sp, #8
 8004484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004488 <f_putc>:

int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fp		/* Pointer to the file object */
)
{
 8004488:	b500      	push	{lr}
 800448a:	b095      	sub	sp, #84	; 0x54
	putbuff pb;
	UINT nw;


	pb.fp = fp;			/* Initialize output buffer */
	pb.nchr = pb.idx = 0;
 800448c:	2300      	movs	r3, #0
{
	putbuff pb;
	UINT nw;


	pb.fp = fp;			/* Initialize output buffer */
 800448e:	9101      	str	r1, [sp, #4]
	pb.nchr = pb.idx = 0;

	putc_bfd(&pb, c);	/* Put a character */
 8004490:	4601      	mov	r1, r0
 8004492:	a801      	add	r0, sp, #4
	putbuff pb;
	UINT nw;


	pb.fp = fp;			/* Initialize output buffer */
	pb.nchr = pb.idx = 0;
 8004494:	9302      	str	r3, [sp, #8]
 8004496:	9303      	str	r3, [sp, #12]

	putc_bfd(&pb, c);	/* Put a character */
 8004498:	f7ff fb34 	bl	8003b04 <putc_bfd>

	if (   pb.idx >= 0	/* Flush buffered characters to the file */
 800449c:	9a02      	ldr	r2, [sp, #8]
 800449e:	2a00      	cmp	r2, #0
 80044a0:	da02      	bge.n	80044a8 <f_putc+0x20>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
		&& (UINT)pb.idx == nw) return pb.nchr;
	return EOF;
 80044a2:	f04f 30ff 	mov.w	r0, #4294967295
 80044a6:	e00b      	b.n	80044c0 <f_putc+0x38>
	pb.nchr = pb.idx = 0;

	putc_bfd(&pb, c);	/* Put a character */

	if (   pb.idx >= 0	/* Flush buffered characters to the file */
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 80044a8:	466b      	mov	r3, sp
 80044aa:	a904      	add	r1, sp, #16
 80044ac:	9801      	ldr	r0, [sp, #4]
 80044ae:	f7ff fa3c 	bl	800392a <f_write>
 80044b2:	2800      	cmp	r0, #0
 80044b4:	d1f5      	bne.n	80044a2 <f_putc+0x1a>
		&& (UINT)pb.idx == nw) return pb.nchr;
 80044b6:	9b00      	ldr	r3, [sp, #0]
 80044b8:	9a02      	ldr	r2, [sp, #8]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d1f1      	bne.n	80044a2 <f_putc+0x1a>
 80044be:	9803      	ldr	r0, [sp, #12]
	return EOF;
}
 80044c0:	b015      	add	sp, #84	; 0x54
 80044c2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080044c8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80044c8:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 80044ca:	4b0f      	ldr	r3, [pc, #60]	; (8004508 <FATFS_LinkDriverEx+0x40>)
 80044cc:	7a5c      	ldrb	r4, [r3, #9]
 80044ce:	2c01      	cmp	r4, #1
 80044d0:	d818      	bhi.n	8004504 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 80044d2:	7a5d      	ldrb	r5, [r3, #9]
 80044d4:	b2ed      	uxtb	r5, r5
 80044d6:	2400      	movs	r4, #0
 80044d8:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 80044da:	7a5d      	ldrb	r5, [r3, #9]
 80044dc:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80044e0:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 80044e2:	7a58      	ldrb	r0, [r3, #9]
 80044e4:	4418      	add	r0, r3
 80044e6:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80044e8:	7a5a      	ldrb	r2, [r3, #9]
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	1c50      	adds	r0, r2, #1
 80044ee:	b2c0      	uxtb	r0, r0
 80044f0:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80044f2:	233a      	movs	r3, #58	; 0x3a
  {
    disk.is_initialized[disk.nbr] = 0;
    disk.drv[disk.nbr] = drv;  
    disk.lun[disk.nbr] = lun;  
    DiskNum = disk.nbr++;
    path[0] = DiskNum + '0';
 80044f4:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80044f6:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80044f8:	232f      	movs	r3, #47	; 0x2f
  {
    disk.is_initialized[disk.nbr] = 0;
    disk.drv[disk.nbr] = drv;  
    disk.lun[disk.nbr] = lun;  
    DiskNum = disk.nbr++;
    path[0] = DiskNum + '0';
 80044fa:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
    path[2] = '/';
 80044fc:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80044fe:	70cc      	strb	r4, [r1, #3]
 8004500:	4620      	mov	r0, r4
 8004502:	bd30      	pop	{r4, r5, pc}
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
 8004504:	2001      	movs	r0, #1
    path[3] = 0;
    ret = 0;
  }
  
  return ret;
}
 8004506:	bd30      	pop	{r4, r5, pc}
 8004508:	2000004c 	.word	0x2000004c

0800450c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800450c:	2200      	movs	r2, #0
 800450e:	f7ff bfdb 	b.w	80044c8 <FATFS_LinkDriverEx>
	...

08004514 <regist>:
    f_close(file);
	return AU_FAIL;
}


AUTHRESULT regist(FIL* file, char* login, char* pass){
 8004514:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004516:	460e      	mov	r6, r1
 8004518:	4615      	mov	r5, r2
	uint32_t byteswritten;
	if(f_open(file, "database.txt", FA_WRITE) == FR_OK) {
 800451a:	4911      	ldr	r1, [pc, #68]	; (8004560 <regist+0x4c>)
 800451c:	2202      	movs	r2, #2
    f_close(file);
	return AU_FAIL;
}


AUTHRESULT regist(FIL* file, char* login, char* pass){
 800451e:	4604      	mov	r4, r0
	uint32_t byteswritten;
	if(f_open(file, "database.txt", FA_WRITE) == FR_OK) {
 8004520:	f7ff f874 	bl	800360c <f_open>
 8004524:	b9c8      	cbnz	r0, 800455a <regist+0x46>
		f_lseek(file, f_size(file));
 8004526:	f8d4 120c 	ldr.w	r1, [r4, #524]	; 0x20c
 800452a:	4620      	mov	r0, r4
 800452c:	f7ff fb82 	bl	8003c34 <f_lseek>
		f_write(file,login,sizeof(login),(void*)&byteswritten);
 8004530:	ab01      	add	r3, sp, #4
 8004532:	2204      	movs	r2, #4
 8004534:	4631      	mov	r1, r6
 8004536:	4620      	mov	r0, r4
 8004538:	f7ff f9f7 	bl	800392a <f_write>
		f_write(file,pass,sizeof(pass),(void*)&byteswritten);
 800453c:	ab01      	add	r3, sp, #4
 800453e:	2204      	movs	r2, #4
 8004540:	4629      	mov	r1, r5
 8004542:	4620      	mov	r0, r4
 8004544:	f7ff f9f1 	bl	800392a <f_write>
	    f_putc('\n',file);
 8004548:	4621      	mov	r1, r4
 800454a:	200a      	movs	r0, #10
 800454c:	f7ff ff9c 	bl	8004488 <f_putc>
	    f_close(file);
 8004550:	4620      	mov	r0, r4
 8004552:	f7ff fb5e 	bl	8003c12 <f_close>
	    return AU_REGISTERED;
 8004556:	2002      	movs	r0, #2
 8004558:	e000      	b.n	800455c <regist+0x48>
	}

	return AU_FAIL;
 800455a:	2000      	movs	r0, #0
}
 800455c:	b002      	add	sp, #8
 800455e:	bd70      	pop	{r4, r5, r6, pc}
 8004560:	0800543c 	.word	0x0800543c

08004564 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8004564:	b507      	push	{r0, r1, r2, lr}
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8004566:	2001      	movs	r0, #1
 8004568:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800456c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  */
uint8_t BSP_SD_Init(void)
{
  uint8_t sd_state = MSD_OK;
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004570:	4283      	cmp	r3, r0
 8004572:	d10c      	bne.n	800458e <BSP_SD_Init+0x2a>
  {
    return MSD_ERROR;
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd, &SDCardInfo);
 8004574:	4907      	ldr	r1, [pc, #28]	; (8004594 <BSP_SD_Init+0x30>)
 8004576:	4808      	ldr	r0, [pc, #32]	; (8004598 <BSP_SD_Init+0x34>)
 8004578:	f7fd faec 	bl	8001b54 <HAL_SD_Init>
#ifdef BUS_4BITS
  /* Configure SD Bus width */
  if (sd_state == MSD_OK)
 800457c:	b938      	cbnz	r0, 800458e <BSP_SD_Init+0x2a>
  {
    /* Enable wide operation */
    if (HAL_SD_WideBusOperation_Config(&hsd, SDIO_BUS_WIDE_4B) != SD_OK)
 800457e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004582:	4805      	ldr	r0, [pc, #20]	; (8004598 <BSP_SD_Init+0x34>)
 8004584:	f7fd fcac 	bl	8001ee0 <HAL_SD_WideBusOperation_Config>
{
  uint8_t sd_state = MSD_OK;
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
  {
    return MSD_ERROR;
 8004588:	3000      	adds	r0, #0
 800458a:	bf18      	it	ne
 800458c:	2001      	movne	r0, #1
      sd_state = MSD_OK;
    }
  }
#endif
  return sd_state;
}
 800458e:	b003      	add	sp, #12
 8004590:	f85d fb04 	ldr.w	pc, [sp], #4
 8004594:	200000b8 	.word	0x200000b8
 8004598:	20000110 	.word	0x20000110

0800459c <BSP_SD_ReadBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumOfBlocks)
{
 800459c:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state;
  if(HAL_SD_ReadBlocks(&hsd, pData, ReadAddr, BlockSize, NumOfBlocks) != SD_OK)
 800459e:	9905      	ldr	r1, [sp, #20]
 80045a0:	9101      	str	r1, [sp, #4]
 80045a2:	9904      	ldr	r1, [sp, #16]
 80045a4:	9100      	str	r1, [sp, #0]
 80045a6:	4601      	mov	r1, r0
 80045a8:	4804      	ldr	r0, [pc, #16]	; (80045bc <BSP_SD_ReadBlocks+0x20>)
 80045aa:	f7fd fd46 	bl	800203a <HAL_SD_ReadBlocks>
  else
  {
    sd_state = MSD_OK;
  }
  return sd_state;  
}
 80045ae:	3000      	adds	r0, #0
 80045b0:	bf18      	it	ne
 80045b2:	2001      	movne	r0, #1
 80045b4:	b003      	add	sp, #12
 80045b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80045ba:	bf00      	nop
 80045bc:	20000110 	.word	0x20000110

080045c0 <BSP_SD_WriteBlocks>:
  * @param  BlockSize: SD card data block size, that should be 512
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumOfBlocks)
{
 80045c0:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state;
  if(HAL_SD_WriteBlocks(&hsd, pData, WriteAddr, BlockSize, NumOfBlocks) != SD_OK)  
 80045c2:	9905      	ldr	r1, [sp, #20]
 80045c4:	9101      	str	r1, [sp, #4]
 80045c6:	9904      	ldr	r1, [sp, #16]
 80045c8:	9100      	str	r1, [sp, #0]
 80045ca:	4601      	mov	r1, r0
 80045cc:	4804      	ldr	r0, [pc, #16]	; (80045e0 <BSP_SD_WriteBlocks+0x20>)
 80045ce:	f7fd fded 	bl	80021ac <HAL_SD_WriteBlocks>
  else
  {
    sd_state = MSD_OK;
  }
  return sd_state;  
}
 80045d2:	3000      	adds	r0, #0
 80045d4:	bf18      	it	ne
 80045d6:	2001      	movne	r0, #1
 80045d8:	b003      	add	sp, #12
 80045da:	f85d fb04 	ldr.w	pc, [sp], #4
 80045de:	bf00      	nop
 80045e0:	20000110 	.word	0x20000110

080045e4 <BSP_SD_GetStatus>:
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  *            @arg  SD_TRANSFER_ERROR: Data transfer error 
  */
HAL_SD_TransferStateTypedef BSP_SD_GetStatus(void)
{
  return(HAL_SD_GetStatus(&hsd));
 80045e4:	4801      	ldr	r0, [pc, #4]	; (80045ec <BSP_SD_GetStatus+0x8>)
 80045e6:	f7fd becd 	b.w	8002384 <HAL_SD_GetStatus>
 80045ea:	bf00      	nop
 80045ec:	20000110 	.word	0x20000110

080045f0 <BSP_SD_GetCardInfo>:
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypedef* CardInfo)
{
  /* Get SD card Information */
  HAL_SD_Get_CardInfo(&hsd, CardInfo);
 80045f0:	4601      	mov	r1, r0
 80045f2:	4801      	ldr	r0, [pc, #4]	; (80045f8 <BSP_SD_GetCardInfo+0x8>)
 80045f4:	f7fd b96c 	b.w	80018d0 <HAL_SD_Get_CardInfo>
 80045f8:	20000110 	.word	0x20000110

080045fc <initDisplay>:
uint8_t set_cursor_line2[] = {0xfe, 0x45, 0x40};
uint8_t set_cursor_line3[] = {0xfe, 0x45, 0x14};
uint8_t set_cursor_line4[] = {0xfe, 0x45, 0x54};

void initDisplay() {
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 80045fc:	2201      	movs	r2, #1
 80045fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004602:	4801      	ldr	r0, [pc, #4]	; (8004608 <initDisplay+0xc>)
 8004604:	f7fc b804 	b.w	8000610 <HAL_GPIO_WritePin>
 8004608:	40020400 	.word	0x40020400

0800460c <clearDisplay>:
}

void clearDisplay() {
 800460c:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, clear_screen, sizeof(clear_screen), 1000);
 800460e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004612:	9300      	str	r3, [sp, #0]
 8004614:	4a05      	ldr	r2, [pc, #20]	; (800462c <clearDisplay+0x20>)
 8004616:	4806      	ldr	r0, [pc, #24]	; (8004630 <clearDisplay+0x24>)
 8004618:	2302      	movs	r3, #2
 800461a:	2150      	movs	r1, #80	; 0x50
 800461c:	f7fc f940 	bl	80008a0 <HAL_I2C_Master_Transmit>
    HAL_Delay(50);
 8004620:	2032      	movs	r0, #50	; 0x32
}
 8004622:	b003      	add	sp, #12
 8004624:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
}

void clearDisplay() {
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, clear_screen, sizeof(clear_screen), 1000);
    HAL_Delay(50);
 8004628:	f7fb be8a 	b.w	8000340 <HAL_Delay>
 800462c:	2000000b 	.word	0x2000000b
 8004630:	20000064 	.word	0x20000064

08004634 <printDisplay>:
}

void printDisplay(char text[]) {
 8004634:	b513      	push	{r0, r1, r4, lr}
 8004636:	4604      	mov	r4, r0
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, text, strlen(text), 1000);
 8004638:	f7fb fdee 	bl	8000218 <strlen>
 800463c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4622      	mov	r2, r4
 8004644:	b283      	uxth	r3, r0
 8004646:	2150      	movs	r1, #80	; 0x50
 8004648:	4802      	ldr	r0, [pc, #8]	; (8004654 <printDisplay+0x20>)
 800464a:	f7fc f929 	bl	80008a0 <HAL_I2C_Master_Transmit>
}
 800464e:	b002      	add	sp, #8
 8004650:	bd10      	pop	{r4, pc}
 8004652:	bf00      	nop
 8004654:	20000064 	.word	0x20000064

08004658 <printMenu>:

void printMenu() {
 8004658:	b570      	push	{r4, r5, r6, lr}
	char titulo[] = "   BANCO DE DADOS";
 800465a:	4b26      	ldr	r3, [pc, #152]	; (80046f4 <printMenu+0x9c>)

void printDisplay(char text[]) {
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, text, strlen(text), 1000);
}

void printMenu() {
 800465c:	b08c      	sub	sp, #48	; 0x30
	char titulo[] = "   BANCO DE DADOS";
 800465e:	aa07      	add	r2, sp, #28
 8004660:	f103 0610 	add.w	r6, r3, #16
 8004664:	4615      	mov	r5, r2
 8004666:	6818      	ldr	r0, [r3, #0]
 8004668:	6859      	ldr	r1, [r3, #4]
 800466a:	4614      	mov	r4, r2
 800466c:	c403      	stmia	r4!, {r0, r1}
 800466e:	3308      	adds	r3, #8
 8004670:	42b3      	cmp	r3, r6
 8004672:	4622      	mov	r2, r4
 8004674:	d1f7      	bne.n	8004666 <printMenu+0xe>
    char login[] = "1 Login";
 8004676:	4a20      	ldr	r2, [pc, #128]	; (80046f8 <printMenu+0xa0>)
void printDisplay(char text[]) {
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, text, strlen(text), 1000);
}

void printMenu() {
	char titulo[] = "   BANCO DE DADOS";
 8004678:	881b      	ldrh	r3, [r3, #0]
    char login[] = "1 Login";
 800467a:	6810      	ldr	r0, [r2, #0]
 800467c:	6851      	ldr	r1, [r2, #4]
	char cadastrar[] = "4 Cadastrar";
 800467e:	4a1f      	ldr	r2, [pc, #124]	; (80046fc <printMenu+0xa4>)
void printDisplay(char text[]) {
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, text, strlen(text), 1000);
}

void printMenu() {
	char titulo[] = "   BANCO DE DADOS";
 8004680:	8023      	strh	r3, [r4, #0]
    char login[] = "1 Login";
 8004682:	ab02      	add	r3, sp, #8
 8004684:	c303      	stmia	r3!, {r0, r1}
	char cadastrar[] = "4 Cadastrar";
 8004686:	6810      	ldr	r0, [r2, #0]
 8004688:	6851      	ldr	r1, [r2, #4]
 800468a:	ab04      	add	r3, sp, #16
 800468c:	c303      	stmia	r3!, {r0, r1}
 800468e:	6890      	ldr	r0, [r2, #8]
 8004690:	6018      	str	r0, [r3, #0]
	char deletar[] = "7 Deletar";

	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
	printDisplay(titulo);
	//HAL_I2C_Master_Transmit(&hi2c1, 0x50, titulo, sizeof(titulo), 1000);
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line2, sizeof(set_cursor_line2), 1000);
 8004692:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    char login[] = "1 Login";
	char cadastrar[] = "4 Cadastrar";
	char deletar[] = "7 Deletar";

	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
	printDisplay(titulo);
 8004696:	4628      	mov	r0, r5
 8004698:	f7ff ffcc 	bl	8004634 <printDisplay>
	//HAL_I2C_Master_Transmit(&hi2c1, 0x50, titulo, sizeof(titulo), 1000);
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line2, sizeof(set_cursor_line2), 1000);
 800469c:	2303      	movs	r3, #3
 800469e:	4a18      	ldr	r2, [pc, #96]	; (8004700 <printMenu+0xa8>)
 80046a0:	9400      	str	r4, [sp, #0]
 80046a2:	2150      	movs	r1, #80	; 0x50
 80046a4:	4817      	ldr	r0, [pc, #92]	; (8004704 <printMenu+0xac>)
 80046a6:	f7fc f8fb 	bl	80008a0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, login, strlen(login), 1000);
 80046aa:	a802      	add	r0, sp, #8
 80046ac:	f7fb fdb4 	bl	8000218 <strlen>
 80046b0:	aa02      	add	r2, sp, #8
 80046b2:	b283      	uxth	r3, r0
 80046b4:	9400      	str	r4, [sp, #0]
 80046b6:	2150      	movs	r1, #80	; 0x50
 80046b8:	4812      	ldr	r0, [pc, #72]	; (8004704 <printMenu+0xac>)
 80046ba:	f7fc f8f1 	bl	80008a0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line3, sizeof(set_cursor_line3), 1000);
 80046be:	2303      	movs	r3, #3
 80046c0:	4a11      	ldr	r2, [pc, #68]	; (8004708 <printMenu+0xb0>)
 80046c2:	9400      	str	r4, [sp, #0]
 80046c4:	2150      	movs	r1, #80	; 0x50
 80046c6:	480f      	ldr	r0, [pc, #60]	; (8004704 <printMenu+0xac>)
 80046c8:	f7fc f8ea 	bl	80008a0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, cadastrar, strlen(cadastrar), 1000);
 80046cc:	a804      	add	r0, sp, #16
 80046ce:	f7fb fda3 	bl	8000218 <strlen>
 80046d2:	aa04      	add	r2, sp, #16
 80046d4:	b283      	uxth	r3, r0
 80046d6:	9400      	str	r4, [sp, #0]
 80046d8:	2150      	movs	r1, #80	; 0x50
 80046da:	480a      	ldr	r0, [pc, #40]	; (8004704 <printMenu+0xac>)
 80046dc:	f7fc f8e0 	bl	80008a0 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line4, sizeof(set_cursor_line4), 1000);
	//HAL_I2C_Master_Transmit(&hi2c1, 0x50, deletar, strlen(deletar), 1000);
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, right_cursor, sizeof(right_cursor), 1000);
 80046e0:	9400      	str	r4, [sp, #0]
 80046e2:	2302      	movs	r3, #2
 80046e4:	4a09      	ldr	r2, [pc, #36]	; (800470c <printMenu+0xb4>)
 80046e6:	4807      	ldr	r0, [pc, #28]	; (8004704 <printMenu+0xac>)
 80046e8:	2150      	movs	r1, #80	; 0x50
 80046ea:	f7fc f8d9 	bl	80008a0 <HAL_I2C_Master_Transmit>
}
 80046ee:	b00c      	add	sp, #48	; 0x30
 80046f0:	bd70      	pop	{r4, r5, r6, pc}
 80046f2:	bf00      	nop
 80046f4:	08005449 	.word	0x08005449
 80046f8:	0800545b 	.word	0x0800545b
 80046fc:	08005463 	.word	0x08005463
 8004700:	20000005 	.word	0x20000005
 8004704:	20000064 	.word	0x20000064
 8004708:	20000008 	.word	0x20000008
 800470c:	2000000d 	.word	0x2000000d

08004710 <printMenuInstalacao>:

void printMenuInstalacao() {
 8004710:	b537      	push	{r0, r1, r2, r4, r5, lr}
    char *opt[4] = {"   INICIALIZACAO","A - Utilizar Atual","B - Criar Novo"};

	printDisplay(opt[0]);
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line2, sizeof(set_cursor_line2), 1000);
 8004712:	4c11      	ldr	r4, [pc, #68]	; (8004758 <printMenuInstalacao+0x48>)
}

void printMenuInstalacao() {
    char *opt[4] = {"   INICIALIZACAO","A - Utilizar Atual","B - Criar Novo"};

	printDisplay(opt[0]);
 8004714:	4811      	ldr	r0, [pc, #68]	; (800475c <printMenuInstalacao+0x4c>)
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line2, sizeof(set_cursor_line2), 1000);
 8004716:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
}

void printMenuInstalacao() {
    char *opt[4] = {"   INICIALIZACAO","A - Utilizar Atual","B - Criar Novo"};

	printDisplay(opt[0]);
 800471a:	f7ff ff8b 	bl	8004634 <printDisplay>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line2, sizeof(set_cursor_line2), 1000);
 800471e:	2303      	movs	r3, #3
 8004720:	4a0f      	ldr	r2, [pc, #60]	; (8004760 <printMenuInstalacao+0x50>)
 8004722:	9500      	str	r5, [sp, #0]
 8004724:	2150      	movs	r1, #80	; 0x50
 8004726:	4620      	mov	r0, r4
 8004728:	f7fc f8ba 	bl	80008a0 <HAL_I2C_Master_Transmit>
	printDisplay(opt[1]);
 800472c:	480d      	ldr	r0, [pc, #52]	; (8004764 <printMenuInstalacao+0x54>)
 800472e:	f7ff ff81 	bl	8004634 <printDisplay>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, set_cursor_line3, sizeof(set_cursor_line3), 1000);
 8004732:	2303      	movs	r3, #3
 8004734:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <printMenuInstalacao+0x58>)
 8004736:	9500      	str	r5, [sp, #0]
 8004738:	2150      	movs	r1, #80	; 0x50
 800473a:	4620      	mov	r0, r4
 800473c:	f7fc f8b0 	bl	80008a0 <HAL_I2C_Master_Transmit>
	printDisplay(opt[2]);
 8004740:	480a      	ldr	r0, [pc, #40]	; (800476c <printMenuInstalacao+0x5c>)
 8004742:	f7ff ff77 	bl	8004634 <printDisplay>
	HAL_I2C_Master_Transmit(&hi2c1, 0x50, right_cursor, sizeof(right_cursor), 1000);
 8004746:	9500      	str	r5, [sp, #0]
 8004748:	2302      	movs	r3, #2
 800474a:	4a09      	ldr	r2, [pc, #36]	; (8004770 <printMenuInstalacao+0x60>)
 800474c:	2150      	movs	r1, #80	; 0x50
 800474e:	4620      	mov	r0, r4
 8004750:	f7fc f8a6 	bl	80008a0 <HAL_I2C_Master_Transmit>
}
 8004754:	b003      	add	sp, #12
 8004756:	bd30      	pop	{r4, r5, pc}
 8004758:	20000064 	.word	0x20000064
 800475c:	0800546f 	.word	0x0800546f
 8004760:	20000005 	.word	0x20000005
 8004764:	08005480 	.word	0x08005480
 8004768:	20000008 	.word	0x20000008
 800476c:	08005493 	.word	0x08005493
 8004770:	2000000d 	.word	0x2000000d

08004774 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8004774:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SD_Path);
 8004776:	4903      	ldr	r1, [pc, #12]	; (8004784 <MX_FATFS_Init+0x10>)
 8004778:	4803      	ldr	r0, [pc, #12]	; (8004788 <MX_FATFS_Init+0x14>)
 800477a:	f7ff fec7 	bl	800450c <FATFS_LinkDriver>
 800477e:	4b03      	ldr	r3, [pc, #12]	; (800478c <MX_FATFS_Init+0x18>)
 8004780:	7018      	strb	r0, [r3, #0]
 8004782:	bd08      	pop	{r3, pc}
 8004784:	2000005d 	.word	0x2000005d
 8004788:	08005338 	.word	0x08005338
 800478c:	2000005c 	.word	0x2000005c

08004790 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8004790:	2000      	movs	r0, #0
 8004792:	4770      	bx	lr

08004794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004798:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800479a:	2400      	movs	r4, #0
 800479c:	4b49      	ldr	r3, [pc, #292]	; (80048c4 <MX_GPIO_Init+0x130>)
 800479e:	9402      	str	r4, [sp, #8]
 80047a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL0_GPIO_Port, &GPIO_InitStruct);
 80047a2:	f8df 812c 	ldr.w	r8, [pc, #300]	; 80048d0 <MX_GPIO_Init+0x13c>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);
 80047a6:	4f48      	ldr	r7, [pc, #288]	; (80048c8 <MX_GPIO_Init+0x134>)
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(KEYPAD_PIN_ROW0_GPIO_Port, &GPIO_InitStruct);
 80047a8:	f8df a128 	ldr.w	sl, [pc, #296]	; 80048d4 <MX_GPIO_Init+0x140>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80047ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047b0:	631a      	str	r2, [r3, #48]	; 0x30
 80047b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047b4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80047b8:	9202      	str	r2, [sp, #8]
 80047ba:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047bc:	9403      	str	r4, [sp, #12]
 80047be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c0:	f042 0204 	orr.w	r2, r2, #4
 80047c4:	631a      	str	r2, [r3, #48]	; 0x30
 80047c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c8:	f002 0204 	and.w	r2, r2, #4
 80047cc:	9203      	str	r2, [sp, #12]
 80047ce:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047d0:	9404      	str	r4, [sp, #16]
 80047d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047d4:	f042 0201 	orr.w	r2, r2, #1
 80047d8:	631a      	str	r2, [r3, #48]	; 0x30
 80047da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047dc:	f002 0201 	and.w	r2, r2, #1
 80047e0:	9204      	str	r2, [sp, #16]
 80047e2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e4:	9405      	str	r4, [sp, #20]
 80047e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047e8:	f042 0202 	orr.w	r2, r2, #2
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
 80047ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047f0:	f002 0202 	and.w	r2, r2, #2
 80047f4:	9205      	str	r2, [sp, #20]
 80047f6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80047f8:	9406      	str	r4, [sp, #24]
 80047fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fc:	f042 0208 	orr.w	r2, r2, #8
 8004800:	631a      	str	r2, [r3, #48]	; 0x30
 8004802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004804:	f003 0308 	and.w	r3, r3, #8

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL0_Pin;
 8004808:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800480a:	2602      	movs	r6, #2
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800480c:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL0_GPIO_Port, &GPIO_InitStruct);
 800480e:	a907      	add	r1, sp, #28
 8004810:	4640      	mov	r0, r8
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004812:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL0_Pin;
 8004814:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL0_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW3_Pin|KEYPAD_PIN_ROW2_Pin|KEYPAD_PIN_ROW1_Pin;
 8004816:	f04f 0ba4 	mov.w	fp, #164	; 0xa4
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800481a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800481c:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(KEYPAD_PIN_COL0_GPIO_Port, &GPIO_InitStruct);
 800481e:	f7fb fe17 	bl	8000450 <HAL_GPIO_Init>
  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW3_Pin|KEYPAD_PIN_ROW2_Pin|KEYPAD_PIN_ROW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004822:	a907      	add	r1, sp, #28
 8004824:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL0_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW3_Pin|KEYPAD_PIN_ROW2_Pin|KEYPAD_PIN_ROW1_Pin;
 8004826:	f8cd b01c 	str.w	fp, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800482a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800482c:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004830:	f7fb fe0e 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);
 8004834:	a907      	add	r1, sp, #28
 8004836:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL3_Pin;
 8004838:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800483a:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800483c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);
 800483e:	f7fb fe07 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL2_Pin|KEYPAD_PIN_COL1_Pin|COLUNA1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004842:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004844:	4e21      	ldr	r6, [pc, #132]	; (80048cc <MX_GPIO_Init+0x138>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL2_Pin|KEYPAD_PIN_COL1_Pin|COLUNA1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004846:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL2_Pin|KEYPAD_PIN_COL1_Pin|COLUNA1_Pin;
 8004848:	f240 4305 	movw	r3, #1029	; 0x405
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800484c:	a907      	add	r1, sp, #28
 800484e:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(KEYPAD_PIN_COL3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_COL2_Pin|KEYPAD_PIN_COL1_Pin|COLUNA1_Pin;
 8004850:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004852:	f7fb fdfd 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SDCARD_DET_Pin|PIN_BUZZ_Pin;
 8004856:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800485a:	a907      	add	r1, sp, #28
 800485c:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SDCARD_DET_Pin|PIN_BUZZ_Pin;
 800485e:	9307      	str	r3, [sp, #28]
 8004860:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004862:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004864:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004866:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004868:	f7fb fdf2 	bl	8000450 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(KEYPAD_PIN_ROW0_GPIO_Port, &GPIO_InitStruct);
 800486c:	a907      	add	r1, sp, #28
 800486e:	4650      	mov	r0, sl

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004870:	f44f 7900 	mov.w	r9, #512	; 0x200
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYPAD_PIN_ROW0_Pin;
 8004874:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004876:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004878:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800487a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(KEYPAD_PIN_ROW0_GPIO_Port, &GPIO_InitStruct);
 800487c:	f7fb fde8 	bl	8000450 <HAL_GPIO_Init>
  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004880:	a907      	add	r1, sp, #28
 8004882:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(KEYPAD_PIN_ROW0_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004884:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004888:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800488c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800488e:	f7fb fddf 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, KEYPAD_PIN_ROW3_Pin|KEYPAD_PIN_ROW2_Pin|KEYPAD_PIN_ROW1_Pin, GPIO_PIN_SET);
 8004892:	462a      	mov	r2, r5
 8004894:	4659      	mov	r1, fp
 8004896:	4640      	mov	r0, r8
 8004898:	f7fb feba 	bl	8000610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SDCARD_DET_Pin|PIN_BUZZ_Pin, GPIO_PIN_RESET);
 800489c:	9b01      	ldr	r3, [sp, #4]
 800489e:	4622      	mov	r2, r4
 80048a0:	4619      	mov	r1, r3
 80048a2:	4638      	mov	r0, r7
 80048a4:	f7fb feb4 	bl	8000610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin, GPIO_PIN_SET);
 80048a8:	462a      	mov	r2, r5
 80048aa:	4629      	mov	r1, r5
 80048ac:	4650      	mov	r0, sl
 80048ae:	f7fb feaf 	bl	8000610 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80048b2:	4622      	mov	r2, r4
 80048b4:	4649      	mov	r1, r9
 80048b6:	4630      	mov	r0, r6
 80048b8:	f7fb feaa 	bl	8000610 <HAL_GPIO_WritePin>

}
 80048bc:	b00d      	add	sp, #52	; 0x34
 80048be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800
 80048c8:	40020000 	.word	0x40020000
 80048cc:	40020400 	.word	0x40020400
 80048d0:	40020800 	.word	0x40020800
 80048d4:	40020c00 	.word	0x40020c00

080048d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80048d8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80048da:	480c      	ldr	r0, [pc, #48]	; (800490c <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 50000;
 80048dc:	4b0c      	ldr	r3, [pc, #48]	; (8004910 <MX_I2C1_Init+0x38>)
 80048de:	f24c 3e50 	movw	lr, #50000	; 0xc350
 80048e2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 50000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80048ea:	2300      	movs	r3, #0
 80048ec:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80048ee:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048f0:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048f2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80048f4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048f6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048f8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80048fa:	f7fb ff63 	bl	80007c4 <HAL_I2C_Init>
 80048fe:	b118      	cbz	r0, 8004908 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 8004900:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  {
    Error_Handler();
 8004904:	f000 bc0c 	b.w	8005120 <Error_Handler>
 8004908:	bd08      	pop	{r3, pc}
 800490a:	bf00      	nop
 800490c:	20000064 	.word	0x20000064
 8004910:	40005400 	.word	0x40005400

08004914 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004914:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004916:	6802      	ldr	r2, [r0, #0]
 8004918:	4b10      	ldr	r3, [pc, #64]	; (800495c <HAL_I2C_MspInit+0x48>)
 800491a:	429a      	cmp	r2, r3
 800491c:	d11b      	bne.n	8004956 <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800491e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004922:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004924:	2312      	movs	r3, #18
 8004926:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004928:	2301      	movs	r3, #1
 800492a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800492c:	2303      	movs	r3, #3
 800492e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004930:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004932:	eb0d 0103 	add.w	r1, sp, r3
 8004936:	480a      	ldr	r0, [pc, #40]	; (8004960 <HAL_I2C_MspInit+0x4c>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004938:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800493a:	f7fb fd89 	bl	8000450 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800493e:	2300      	movs	r3, #0
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	4b08      	ldr	r3, [pc, #32]	; (8004964 <HAL_I2C_MspInit+0x50>)
 8004944:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004946:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800494a:	641a      	str	r2, [r3, #64]	; 0x40
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004956:	b007      	add	sp, #28
 8004958:	f85d fb04 	ldr.w	pc, [sp], #4
 800495c:	40005400 	.word	0x40005400
 8004960:	40020400 	.word	0x40020400
 8004964:	40023800 	.word	0x40023800

08004968 <readKeyBoard>:
 *
 */

#include "gpio.h"

char* readKeyBoard(){
 8004968:	b510      	push	{r4, lr}
	char *botao;

	HAL_Delay(1);
 800496a:	2001      	movs	r0, #1
 800496c:	f7fb fce8 	bl	8000340 <HAL_Delay>
	if(HAL_GPIO_ReadPin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin) == GPIO_PIN_SET){
 8004970:	2101      	movs	r1, #1
 8004972:	4895      	ldr	r0, [pc, #596]	; (8004bc8 <readKeyBoard+0x260>)
 8004974:	f7fb fe46 	bl	8000604 <HAL_GPIO_ReadPin>
 8004978:	2801      	cmp	r0, #1
 800497a:	4604      	mov	r4, r0
 800497c:	d13a      	bne.n	80049f4 <readKeyBoard+0x8c>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
 800497e:	2200      	movs	r2, #0
 8004980:	2180      	movs	r1, #128	; 0x80
 8004982:	4892      	ldr	r0, [pc, #584]	; (8004bcc <readKeyBoard+0x264>)
 8004984:	f7fb fe44 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);
 8004988:	2200      	movs	r2, #0
 800498a:	2120      	movs	r1, #32
 800498c:	488f      	ldr	r0, [pc, #572]	; (8004bcc <readKeyBoard+0x264>)
 800498e:	f7fb fe3f 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);
 8004992:	2200      	movs	r2, #0
 8004994:	2104      	movs	r1, #4
 8004996:	488d      	ldr	r0, [pc, #564]	; (8004bcc <readKeyBoard+0x264>)
 8004998:	f7fb fe3a 	bl	8000610 <HAL_GPIO_WritePin>

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
 800499c:	4621      	mov	r1, r4
 800499e:	488b      	ldr	r0, [pc, #556]	; (8004bcc <readKeyBoard+0x264>)
 80049a0:	f7fb fe30 	bl	8000604 <HAL_GPIO_ReadPin>
 80049a4:	2801      	cmp	r0, #1
 80049a6:	f000 80ed 	beq.w	8004b84 <readKeyBoard+0x21c>
			return botao="1";

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
 80049aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80049ae:	4888      	ldr	r0, [pc, #544]	; (8004bd0 <readKeyBoard+0x268>)
 80049b0:	f7fb fe28 	bl	8000604 <HAL_GPIO_ReadPin>
 80049b4:	2801      	cmp	r0, #1
 80049b6:	f000 80e7 	beq.w	8004b88 <readKeyBoard+0x220>
			return botao="2";

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
 80049ba:	4621      	mov	r1, r4
 80049bc:	4884      	ldr	r0, [pc, #528]	; (8004bd0 <readKeyBoard+0x268>)
 80049be:	f7fb fe21 	bl	8000604 <HAL_GPIO_ReadPin>
 80049c2:	2801      	cmp	r0, #1
 80049c4:	f000 80e2 	beq.w	8004b8c <readKeyBoard+0x224>
			return botao="3";


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
 80049c8:	2102      	movs	r1, #2
 80049ca:	4882      	ldr	r0, [pc, #520]	; (8004bd4 <readKeyBoard+0x26c>)
 80049cc:	f7fb fe1a 	bl	8000604 <HAL_GPIO_ReadPin>
 80049d0:	2801      	cmp	r0, #1
 80049d2:	f000 80dd 	beq.w	8004b90 <readKeyBoard+0x228>
			return botao="A";

		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_SET);
 80049d6:	4622      	mov	r2, r4
 80049d8:	2180      	movs	r1, #128	; 0x80
 80049da:	487c      	ldr	r0, [pc, #496]	; (8004bcc <readKeyBoard+0x264>)
 80049dc:	f7fb fe18 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_SET);
 80049e0:	4622      	mov	r2, r4
 80049e2:	2120      	movs	r1, #32
 80049e4:	4879      	ldr	r0, [pc, #484]	; (8004bcc <readKeyBoard+0x264>)
 80049e6:	f7fb fe13 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_SET);
 80049ea:	4622      	mov	r2, r4
 80049ec:	2104      	movs	r1, #4
 80049ee:	4877      	ldr	r0, [pc, #476]	; (8004bcc <readKeyBoard+0x264>)
 80049f0:	f7fb fe0e 	bl	8000610 <HAL_GPIO_WritePin>
	}

	HAL_Delay(1);
 80049f4:	2001      	movs	r0, #1
 80049f6:	f7fb fca3 	bl	8000340 <HAL_Delay>
	if(HAL_GPIO_ReadPin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin) == GPIO_PIN_SET){
 80049fa:	2180      	movs	r1, #128	; 0x80
 80049fc:	4873      	ldr	r0, [pc, #460]	; (8004bcc <readKeyBoard+0x264>)
 80049fe:	f7fb fe01 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a02:	2801      	cmp	r0, #1
 8004a04:	4604      	mov	r4, r0
 8004a06:	d13a      	bne.n	8004a7e <readKeyBoard+0x116>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
 8004a08:	4601      	mov	r1, r0
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	486e      	ldr	r0, [pc, #440]	; (8004bc8 <readKeyBoard+0x260>)
 8004a0e:	f7fb fdff 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);
 8004a12:	2200      	movs	r2, #0
 8004a14:	2120      	movs	r1, #32
 8004a16:	486d      	ldr	r0, [pc, #436]	; (8004bcc <readKeyBoard+0x264>)
 8004a18:	f7fb fdfa 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2104      	movs	r1, #4
 8004a20:	486a      	ldr	r0, [pc, #424]	; (8004bcc <readKeyBoard+0x264>)
 8004a22:	f7fb fdf5 	bl	8000610 <HAL_GPIO_WritePin>

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
 8004a26:	4621      	mov	r1, r4
 8004a28:	4868      	ldr	r0, [pc, #416]	; (8004bcc <readKeyBoard+0x264>)
 8004a2a:	f7fb fdeb 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a2e:	2801      	cmp	r0, #1
 8004a30:	f000 80b0 	beq.w	8004b94 <readKeyBoard+0x22c>
			return botao="4";

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
 8004a34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a38:	4865      	ldr	r0, [pc, #404]	; (8004bd0 <readKeyBoard+0x268>)
 8004a3a:	f7fb fde3 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a3e:	2801      	cmp	r0, #1
 8004a40:	f000 80aa 	beq.w	8004b98 <readKeyBoard+0x230>
			return botao="5";

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
 8004a44:	4621      	mov	r1, r4
 8004a46:	4862      	ldr	r0, [pc, #392]	; (8004bd0 <readKeyBoard+0x268>)
 8004a48:	f7fb fddc 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a4c:	2801      	cmp	r0, #1
 8004a4e:	f000 80a5 	beq.w	8004b9c <readKeyBoard+0x234>
			return botao="6";


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
 8004a52:	2102      	movs	r1, #2
 8004a54:	485f      	ldr	r0, [pc, #380]	; (8004bd4 <readKeyBoard+0x26c>)
 8004a56:	f7fb fdd5 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a5a:	2801      	cmp	r0, #1
 8004a5c:	f000 80a0 	beq.w	8004ba0 <readKeyBoard+0x238>
			return botao="B";

		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_SET);
 8004a60:	4622      	mov	r2, r4
 8004a62:	4621      	mov	r1, r4
 8004a64:	4858      	ldr	r0, [pc, #352]	; (8004bc8 <readKeyBoard+0x260>)
 8004a66:	f7fb fdd3 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_SET);
 8004a6a:	4622      	mov	r2, r4
 8004a6c:	2120      	movs	r1, #32
 8004a6e:	4857      	ldr	r0, [pc, #348]	; (8004bcc <readKeyBoard+0x264>)
 8004a70:	f7fb fdce 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_SET);
 8004a74:	4622      	mov	r2, r4
 8004a76:	2104      	movs	r1, #4
 8004a78:	4854      	ldr	r0, [pc, #336]	; (8004bcc <readKeyBoard+0x264>)
 8004a7a:	f7fb fdc9 	bl	8000610 <HAL_GPIO_WritePin>
	}

	HAL_Delay(1);
 8004a7e:	2001      	movs	r0, #1
 8004a80:	f7fb fc5e 	bl	8000340 <HAL_Delay>
	if(HAL_GPIO_ReadPin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin) == GPIO_PIN_SET){
 8004a84:	2120      	movs	r1, #32
 8004a86:	4851      	ldr	r0, [pc, #324]	; (8004bcc <readKeyBoard+0x264>)
 8004a88:	f7fb fdbc 	bl	8000604 <HAL_GPIO_ReadPin>
 8004a8c:	2801      	cmp	r0, #1
 8004a8e:	4604      	mov	r4, r0
 8004a90:	d136      	bne.n	8004b00 <readKeyBoard+0x198>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
 8004a92:	4601      	mov	r1, r0
 8004a94:	2200      	movs	r2, #0
 8004a96:	484c      	ldr	r0, [pc, #304]	; (8004bc8 <readKeyBoard+0x260>)
 8004a98:	f7fb fdba 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2180      	movs	r1, #128	; 0x80
 8004aa0:	484a      	ldr	r0, [pc, #296]	; (8004bcc <readKeyBoard+0x264>)
 8004aa2:	f7fb fdb5 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2104      	movs	r1, #4
 8004aaa:	4848      	ldr	r0, [pc, #288]	; (8004bcc <readKeyBoard+0x264>)
 8004aac:	f7fb fdb0 	bl	8000610 <HAL_GPIO_WritePin>

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	4846      	ldr	r0, [pc, #280]	; (8004bcc <readKeyBoard+0x264>)
 8004ab4:	f7fb fda6 	bl	8000604 <HAL_GPIO_ReadPin>
 8004ab8:	2801      	cmp	r0, #1
 8004aba:	d073      	beq.n	8004ba4 <readKeyBoard+0x23c>
			return botao="7";

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
 8004abc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004ac0:	4843      	ldr	r0, [pc, #268]	; (8004bd0 <readKeyBoard+0x268>)
 8004ac2:	f7fb fd9f 	bl	8000604 <HAL_GPIO_ReadPin>
 8004ac6:	2801      	cmp	r0, #1
 8004ac8:	d06e      	beq.n	8004ba8 <readKeyBoard+0x240>
			return botao="8";

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
 8004aca:	4621      	mov	r1, r4
 8004acc:	4840      	ldr	r0, [pc, #256]	; (8004bd0 <readKeyBoard+0x268>)
 8004ace:	f7fb fd99 	bl	8000604 <HAL_GPIO_ReadPin>
 8004ad2:	2801      	cmp	r0, #1
 8004ad4:	d06a      	beq.n	8004bac <readKeyBoard+0x244>
			return botao="9";


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
 8004ad6:	2102      	movs	r1, #2
 8004ad8:	483e      	ldr	r0, [pc, #248]	; (8004bd4 <readKeyBoard+0x26c>)
 8004ada:	f7fb fd93 	bl	8000604 <HAL_GPIO_ReadPin>
 8004ade:	2801      	cmp	r0, #1
 8004ae0:	d066      	beq.n	8004bb0 <readKeyBoard+0x248>
			return botao="C";

		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_SET);
 8004ae2:	4622      	mov	r2, r4
 8004ae4:	4621      	mov	r1, r4
 8004ae6:	4838      	ldr	r0, [pc, #224]	; (8004bc8 <readKeyBoard+0x260>)
 8004ae8:	f7fb fd92 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_SET);
 8004aec:	4622      	mov	r2, r4
 8004aee:	2180      	movs	r1, #128	; 0x80
 8004af0:	4836      	ldr	r0, [pc, #216]	; (8004bcc <readKeyBoard+0x264>)
 8004af2:	f7fb fd8d 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_SET);
 8004af6:	4622      	mov	r2, r4
 8004af8:	2104      	movs	r1, #4
 8004afa:	4834      	ldr	r0, [pc, #208]	; (8004bcc <readKeyBoard+0x264>)
 8004afc:	f7fb fd88 	bl	8000610 <HAL_GPIO_WritePin>
	}

	HAL_Delay(1);
 8004b00:	2001      	movs	r0, #1
 8004b02:	f7fb fc1d 	bl	8000340 <HAL_Delay>
	if(HAL_GPIO_ReadPin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin) == GPIO_PIN_SET){
 8004b06:	2104      	movs	r1, #4
 8004b08:	4830      	ldr	r0, [pc, #192]	; (8004bcc <readKeyBoard+0x264>)
 8004b0a:	f7fb fd7b 	bl	8000604 <HAL_GPIO_ReadPin>
 8004b0e:	2801      	cmp	r0, #1
 8004b10:	4604      	mov	r4, r0
 8004b12:	d14f      	bne.n	8004bb4 <readKeyBoard+0x24c>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
 8004b14:	4601      	mov	r1, r0
 8004b16:	2200      	movs	r2, #0
 8004b18:	482b      	ldr	r0, [pc, #172]	; (8004bc8 <readKeyBoard+0x260>)
 8004b1a:	f7fb fd79 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
 8004b1e:	2200      	movs	r2, #0
 8004b20:	2180      	movs	r1, #128	; 0x80
 8004b22:	482a      	ldr	r0, [pc, #168]	; (8004bcc <readKeyBoard+0x264>)
 8004b24:	f7fb fd74 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2120      	movs	r1, #32
 8004b2c:	4827      	ldr	r0, [pc, #156]	; (8004bcc <readKeyBoard+0x264>)
 8004b2e:	f7fb fd6f 	bl	8000610 <HAL_GPIO_WritePin>

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
 8004b32:	4621      	mov	r1, r4
 8004b34:	4825      	ldr	r0, [pc, #148]	; (8004bcc <readKeyBoard+0x264>)
 8004b36:	f7fb fd65 	bl	8000604 <HAL_GPIO_ReadPin>
 8004b3a:	2801      	cmp	r0, #1
 8004b3c:	d03c      	beq.n	8004bb8 <readKeyBoard+0x250>
			return botao="*";

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
 8004b3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b42:	4823      	ldr	r0, [pc, #140]	; (8004bd0 <readKeyBoard+0x268>)
 8004b44:	f7fb fd5e 	bl	8000604 <HAL_GPIO_ReadPin>
 8004b48:	2801      	cmp	r0, #1
 8004b4a:	d037      	beq.n	8004bbc <readKeyBoard+0x254>
			return botao="0";

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	4820      	ldr	r0, [pc, #128]	; (8004bd0 <readKeyBoard+0x268>)
 8004b50:	f7fb fd58 	bl	8000604 <HAL_GPIO_ReadPin>
 8004b54:	2801      	cmp	r0, #1
 8004b56:	d033      	beq.n	8004bc0 <readKeyBoard+0x258>
			return botao="#";


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
 8004b58:	2102      	movs	r1, #2
 8004b5a:	481e      	ldr	r0, [pc, #120]	; (8004bd4 <readKeyBoard+0x26c>)
 8004b5c:	f7fb fd52 	bl	8000604 <HAL_GPIO_ReadPin>
 8004b60:	2801      	cmp	r0, #1
 8004b62:	d02f      	beq.n	8004bc4 <readKeyBoard+0x25c>
			return botao="D";

		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_SET);
 8004b64:	4622      	mov	r2, r4
 8004b66:	4621      	mov	r1, r4
 8004b68:	4817      	ldr	r0, [pc, #92]	; (8004bc8 <readKeyBoard+0x260>)
 8004b6a:	f7fb fd51 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_SET);
 8004b6e:	4622      	mov	r2, r4
 8004b70:	2180      	movs	r1, #128	; 0x80
 8004b72:	4816      	ldr	r0, [pc, #88]	; (8004bcc <readKeyBoard+0x264>)
 8004b74:	f7fb fd4c 	bl	8000610 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_SET);
 8004b78:	4622      	mov	r2, r4
 8004b7a:	2120      	movs	r1, #32
 8004b7c:	4813      	ldr	r0, [pc, #76]	; (8004bcc <readKeyBoard+0x264>)
 8004b7e:	f7fb fd47 	bl	8000610 <HAL_GPIO_WritePin>
 8004b82:	e017      	b.n	8004bb4 <readKeyBoard+0x24c>
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
			return botao="1";
 8004b84:	4814      	ldr	r0, [pc, #80]	; (8004bd8 <readKeyBoard+0x270>)
 8004b86:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
			return botao="2";
 8004b88:	4814      	ldr	r0, [pc, #80]	; (8004bdc <readKeyBoard+0x274>)
 8004b8a:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
			return botao="3";
 8004b8c:	4814      	ldr	r0, [pc, #80]	; (8004be0 <readKeyBoard+0x278>)
 8004b8e:	bd10      	pop	{r4, pc}


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
			return botao="A";
 8004b90:	4814      	ldr	r0, [pc, #80]	; (8004be4 <readKeyBoard+0x27c>)
 8004b92:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
			return botao="4";
 8004b94:	4814      	ldr	r0, [pc, #80]	; (8004be8 <readKeyBoard+0x280>)
 8004b96:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
			return botao="5";
 8004b98:	4814      	ldr	r0, [pc, #80]	; (8004bec <readKeyBoard+0x284>)
 8004b9a:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
			return botao="6";
 8004b9c:	4814      	ldr	r0, [pc, #80]	; (8004bf0 <readKeyBoard+0x288>)
 8004b9e:	bd10      	pop	{r4, pc}


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
			return botao="B";
 8004ba0:	4814      	ldr	r0, [pc, #80]	; (8004bf4 <readKeyBoard+0x28c>)
 8004ba2:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW3_GPIO_Port, KEYPAD_PIN_ROW3_Pin,GPIO_PIN_RESET);

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
			return botao="7";
 8004ba4:	4814      	ldr	r0, [pc, #80]	; (8004bf8 <readKeyBoard+0x290>)
 8004ba6:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
			return botao="8";
 8004ba8:	4814      	ldr	r0, [pc, #80]	; (8004bfc <readKeyBoard+0x294>)
 8004baa:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
			return botao="9";
 8004bac:	4814      	ldr	r0, [pc, #80]	; (8004c00 <readKeyBoard+0x298>)
 8004bae:	bd10      	pop	{r4, pc}


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
			return botao="C";
 8004bb0:	4814      	ldr	r0, [pc, #80]	; (8004c04 <readKeyBoard+0x29c>)
 8004bb2:	bd10      	pop	{r4, pc}
	}




    return botao="E";
 8004bb4:	4814      	ldr	r0, [pc, #80]	; (8004c08 <readKeyBoard+0x2a0>)
 8004bb6:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW0_GPIO_Port, KEYPAD_PIN_ROW0_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW1_GPIO_Port, KEYPAD_PIN_ROW1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(KEYPAD_PIN_ROW2_GPIO_Port, KEYPAD_PIN_ROW2_Pin,GPIO_PIN_RESET);

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL0_GPIO_Port, KEYPAD_PIN_COL0_Pin)== GPIO_PIN_SET)
			return botao="*";
 8004bb8:	4814      	ldr	r0, [pc, #80]	; (8004c0c <readKeyBoard+0x2a4>)
 8004bba:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(COLUNA1_GPIO_Port, COLUNA1_Pin)== GPIO_PIN_SET)
			return botao="0";
 8004bbc:	4814      	ldr	r0, [pc, #80]	; (8004c10 <readKeyBoard+0x2a8>)
 8004bbe:	bd10      	pop	{r4, pc}

		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL2_GPIO_Port, KEYPAD_PIN_COL2_Pin)== GPIO_PIN_SET)
			return botao="#";
 8004bc0:	4814      	ldr	r0, [pc, #80]	; (8004c14 <readKeyBoard+0x2ac>)
 8004bc2:	bd10      	pop	{r4, pc}


		if(HAL_GPIO_ReadPin(KEYPAD_PIN_COL3_GPIO_Port, KEYPAD_PIN_COL3_Pin)== GPIO_PIN_SET)
			return botao="D";
 8004bc4:	4814      	ldr	r0, [pc, #80]	; (8004c18 <readKeyBoard+0x2b0>)




    return botao="E";
}
 8004bc6:	bd10      	pop	{r4, pc}
 8004bc8:	40020c00 	.word	0x40020c00
 8004bcc:	40020800 	.word	0x40020800
 8004bd0:	40020400 	.word	0x40020400
 8004bd4:	40020000 	.word	0x40020000
 8004bd8:	080054a2 	.word	0x080054a2
 8004bdc:	080054a4 	.word	0x080054a4
 8004be0:	080054a6 	.word	0x080054a6
 8004be4:	080054a8 	.word	0x080054a8
 8004be8:	080054aa 	.word	0x080054aa
 8004bec:	080054ac 	.word	0x080054ac
 8004bf0:	080054ae 	.word	0x080054ae
 8004bf4:	080054b0 	.word	0x080054b0
 8004bf8:	080054b2 	.word	0x080054b2
 8004bfc:	080054b4 	.word	0x080054b4
 8004c00:	080054b6 	.word	0x080054b6
 8004c04:	080054b8 	.word	0x080054b8
 8004c08:	080054c0 	.word	0x080054c0
 8004c0c:	080054ba 	.word	0x080054ba
 8004c10:	0800537b 	.word	0x0800537b
 8004c14:	080054bc 	.word	0x080054bc
 8004c18:	080054be 	.word	0x080054be

08004c1c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8004c1c:	b510      	push	{r4, lr}
 8004c1e:	b0ac      	sub	sp, #176	; 0xb0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c20:	2100      	movs	r1, #0
 8004c22:	4b2c      	ldr	r3, [pc, #176]	; (8004cd4 <SystemClock_Config+0xb8>)
 8004c24:	9101      	str	r1, [sp, #4]
 8004c26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c2c:	641a      	str	r2, [r3, #64]	; 0x40
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c30:	4a29      	ldr	r2, [pc, #164]	; (8004cd8 <SystemClock_Config+0xbc>)

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c3a:	9102      	str	r1, [sp, #8]
 8004c3c:	6813      	ldr	r3, [r2, #0]
 8004c3e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c46:	6013      	str	r3, [r2, #0]
 8004c48:	6813      	ldr	r3, [r2, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c4a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c4e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c52:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004c54:	2208      	movs	r2, #8
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c56:	9302      	str	r3, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004c58:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004c5a:	f44f 72a8 	mov.w	r2, #336	; 0x150
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004c5e:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004c60:	9211      	str	r2, [sp, #68]	; 0x44

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c62:	2302      	movs	r3, #2

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c64:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004c66:	2207      	movs	r2, #7
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c68:	a808      	add	r0, sp, #32

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c6a:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c6c:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c6e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c70:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004c72:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004c74:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c76:	f7fc fa9d 	bl	80011b4 <HAL_RCC_OscConfig>
 8004c7a:	4601      	mov	r1, r0
 8004c7c:	b100      	cbz	r0, 8004c80 <SystemClock_Config+0x64>
 8004c7e:	e7fe      	b.n	8004c7e <SystemClock_Config+0x62>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c80:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c82:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004c84:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004c86:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004c88:	a803      	add	r0, sp, #12
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c8a:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8004c8c:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004c8e:	f7fb fedd 	bl	8000a4c <HAL_RCC_ClockConfig>
 8004c92:	b100      	cbz	r0, 8004c96 <SystemClock_Config+0x7a>
 8004c94:	e7fe      	b.n	8004c94 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8004c96:	f44f 7340 	mov.w	r3, #768	; 0x300
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8004c9a:	902a      	str	r0, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8004c9c:	9026      	str	r0, [sp, #152]	; 0x98
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c9e:	a815      	add	r0, sp, #84	; 0x54
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8004ca0:	9315      	str	r3, [sp, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ca2:	f7fb ffa5 	bl	8000bf0 <HAL_RCCEx_PeriphCLKConfig>
 8004ca6:	4604      	mov	r4, r0
 8004ca8:	b100      	cbz	r0, 8004cac <SystemClock_Config+0x90>
 8004caa:	e7fe      	b.n	8004caa <SystemClock_Config+0x8e>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004cac:	f7fb ff82 	bl	8000bb4 <HAL_RCC_GetHCLKFreq>
 8004cb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cb4:	fbb0 f0f3 	udiv	r0, r0, r3
 8004cb8:	f7fb fba2 	bl	8000400 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004cbc:	2004      	movs	r0, #4
 8004cbe:	f7fb fbb5 	bl	800042c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004cc2:	4622      	mov	r2, r4
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cca:	f7fb fb59 	bl	8000380 <HAL_NVIC_SetPriority>
}
 8004cce:	b02c      	add	sp, #176	; 0xb0
 8004cd0:	bd10      	pop	{r4, pc}
 8004cd2:	bf00      	nop
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	40007000 	.word	0x40007000

08004cdc <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8004cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ce0:	f5ad 6d92 	sub.w	sp, sp, #1168	; 0x490
	FATFS SDFatFs;
	FIL MyFile;
	char rtext[256]; /* File read buffer */
	uint_fast32_t length = 0;
	STATE state = ST_STARTUP;
	login[0] = '\0';
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f88d 3004 	strb.w	r3, [sp, #4]
	pass[0] = '\0';
 8004cea:	f88d 3010 	strb.w	r3, [sp, #16]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004cee:	f7fb faff 	bl	80002f0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8004cf2:	f7ff ff93 	bl	8004c1c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004cf6:	f7ff fd4d 	bl	8004794 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 8004cfa:	f000 fa13 	bl	8005124 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8004cfe:	f7ff fd39 	bl	8004774 <MX_FATFS_Init>
  MX_I2C1_Init();
 8004d02:	f7ff fde9 	bl	80048d8 <MX_I2C1_Init>
  MX_TIM13_Init();
 8004d06:	f000 fa97 	bl	8005238 <MX_TIM13_Init>

  /* USER CODE BEGIN 2 */
  initDisplay();
 8004d0a:	f7ff fc77 	bl	80045fc <initDisplay>
  if(retSD == 0) {
 8004d0e:	4b99      	ldr	r3, [pc, #612]	; (8004f74 <main+0x298>)
 8004d10:	781c      	ldrb	r4, [r3, #0]
 8004d12:	bb2c      	cbnz	r4, 8004d60 <main+0x84>
	  	  clearDisplay();
 8004d14:	f7ff fc7a 	bl	800460c <clearDisplay>
	      printDisplay("SD Encontrado");
 8004d18:	4897      	ldr	r0, [pc, #604]	; (8004f78 <main+0x29c>)
 8004d1a:	f7ff fc8b 	bl	8004634 <printDisplay>
	      HAL_Delay(1000);
 8004d1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d22:	f7fb fb0d 	bl	8000340 <HAL_Delay>
	      //Monta SD
          if(f_mount(&SDFatFs, (TCHAR const*)SD_Path, 0) != FR_OK) {
 8004d26:	4622      	mov	r2, r4
 8004d28:	4994      	ldr	r1, [pc, #592]	; (8004f7c <main+0x2a0>)
 8004d2a:	a898      	add	r0, sp, #608	; 0x260
 8004d2c:	f7fe fc34 	bl	8003598 <f_mount>
 8004d30:	4604      	mov	r4, r0
 8004d32:	b128      	cbz	r0, 8004d40 <main+0x64>
        	  clearDisplay();
 8004d34:	f7ff fc6a 	bl	800460c <clearDisplay>
        	  printDisplay("Erro Inicializacao FAT");
 8004d38:	4891      	ldr	r0, [pc, #580]	; (8004f80 <main+0x2a4>)
 8004d3a:	f7ff fc7b 	bl	8004634 <printDisplay>
 8004d3e:	e7fe      	b.n	8004d3e <main+0x62>
        	  while(1);
          }
          clearDisplay();
 8004d40:	f7ff fc64 	bl	800460c <clearDisplay>
		  key = " ";
		  continue;
	  }*/


	  if(key != " " && key != "E" && key != "A" && key != "B" && state == ST_STARTUP) {
 8004d44:	4d8f      	ldr	r5, [pc, #572]	; (8004f84 <main+0x2a8>)
        	  clearDisplay();
        	  printDisplay("Erro Inicializacao FAT");
        	  while(1);
          }
          clearDisplay();
          printDisplay("SD Montado");
 8004d46:	4890      	ldr	r0, [pc, #576]	; (8004f88 <main+0x2ac>)
 8004d48:	f7ff fc74 	bl	8004634 <printDisplay>
          HAL_Delay(1000);
 8004d4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d50:	f7fb faf6 	bl	8000340 <HAL_Delay>
 8004d54:	462f      	mov	r7, r5
	  clearDisplay();
	  printDisplay("NADA ENCONTRADO!");
	  while(1);
  }

  clearDisplay();
 8004d56:	f7ff fc59 	bl	800460c <clearDisplay>
  printMenuInstalacao();
 8004d5a:	f7ff fcd9 	bl	8004710 <printMenuInstalacao>
 8004d5e:	e01e      	b.n	8004d9e <main+0xc2>
          }
          clearDisplay();
          printDisplay("SD Montado");
          HAL_Delay(1000);
  } else {
	  clearDisplay();
 8004d60:	f7ff fc54 	bl	800460c <clearDisplay>
	  printDisplay("NADA ENCONTRADO!");
 8004d64:	4889      	ldr	r0, [pc, #548]	; (8004f8c <main+0x2b0>)
 8004d66:	f7ff fc65 	bl	8004634 <printDisplay>
 8004d6a:	e7fe      	b.n	8004d6a <main+0x8e>
  while (1)
  {
	  key = readKeyBoard();

      //Iniciar a aplicao a partir de uma base existente
	  if(key == "A" && state == ST_STARTUP) {
 8004d6c:	b1f4      	cbz	r4, 8004dac <main+0xd0>
	      f_close(&MyFile);
	      continue;
	  }

	  //Autentica o usurio
	  if(key == "1" && state == ST_EXCECUTION) {
 8004d6e:	4b88      	ldr	r3, [pc, #544]	; (8004f90 <main+0x2b4>)
 8004d70:	4298      	cmp	r0, r3
 8004d72:	d069      	beq.n	8004e48 <main+0x16c>
		  key = " ";
		  continue;
	  }

	  //Cadastra o usurio
	  if(key == "4" && state == ST_EXCECUTION) {
 8004d74:	4987      	ldr	r1, [pc, #540]	; (8004f94 <main+0x2b8>)
 8004d76:	4288      	cmp	r0, r1
 8004d78:	f000 8134 	beq.w	8004fe4 <main+0x308>
		  key = " ";
		  continue;
	  }*/


	  if(key != " " && key != "E" && key != "A" && key != "B" && state == ST_STARTUP) {
 8004d7c:	4986      	ldr	r1, [pc, #536]	; (8004f98 <main+0x2bc>)
 8004d7e:	4288      	cmp	r0, r1
 8004d80:	d00d      	beq.n	8004d9e <main+0xc2>
 8004d82:	42a8      	cmp	r0, r5
 8004d84:	d00b      	beq.n	8004d9e <main+0xc2>
 8004d86:	4290      	cmp	r0, r2
 8004d88:	f040 8190 	bne.w	80050ac <main+0x3d0>
		  printMenuInstalacao();
		  key = " ";
		  continue;
	  }

	  if(key != " " && key != "E" && key != "1" && key != "4" && state == ST_EXCECUTION) {
 8004d8c:	4298      	cmp	r0, r3
 8004d8e:	d006      	beq.n	8004d9e <main+0xc2>
 8004d90:	4b80      	ldr	r3, [pc, #512]	; (8004f94 <main+0x2b8>)
 8004d92:	4298      	cmp	r0, r3
 8004d94:	d003      	beq.n	8004d9e <main+0xc2>
 8004d96:	2c01      	cmp	r4, #1
 8004d98:	f000 819d 	beq.w	80050d6 <main+0x3fa>
 8004d9c:	2400      	movs	r4, #0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  key = readKeyBoard();
 8004d9e:	f7ff fde3 	bl	8004968 <readKeyBoard>

      //Iniciar a aplicao a partir de uma base existente
	  if(key == "A" && state == ST_STARTUP) {
 8004da2:	4b7e      	ldr	r3, [pc, #504]	; (8004f9c <main+0x2c0>)
 8004da4:	4298      	cmp	r0, r3
 8004da6:	461a      	mov	r2, r3
 8004da8:	d11a      	bne.n	8004de0 <main+0x104>
 8004daa:	e7df      	b.n	8004d6c <main+0x90>
		  clearDisplay();
 8004dac:	f7ff fc2e 	bl	800460c <clearDisplay>
		  printDisplay("Carregando Base...");
 8004db0:	487b      	ldr	r0, [pc, #492]	; (8004fa0 <main+0x2c4>)
 8004db2:	f7ff fc3f 	bl	8004634 <printDisplay>
		  HAL_Delay(1000);
 8004db6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004dba:	f7fb fac1 	bl	8000340 <HAL_Delay>
		  if(f_open(&MyFile, "database.txt", FA_READ ) != FR_OK) {
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	4978      	ldr	r1, [pc, #480]	; (8004fa4 <main+0x2c8>)
 8004dc2:	a80d      	add	r0, sp, #52	; 0x34
 8004dc4:	f7fe fc22 	bl	800360c <f_open>
 8004dc8:	b130      	cbz	r0, 8004dd8 <main+0xfc>
			  clearDisplay();
 8004dca:	f7ff fc1f 	bl	800460c <clearDisplay>
			  printDisplay("Base Inexistente!   ");
 8004dce:	4876      	ldr	r0, [pc, #472]	; (8004fa8 <main+0x2cc>)
 8004dd0:	f7ff fc30 	bl	8004634 <printDisplay>
			  printDisplay("Crie uma base");
 8004dd4:	4875      	ldr	r0, [pc, #468]	; (8004fac <main+0x2d0>)
 8004dd6:	e173      	b.n	80050c0 <main+0x3e4>
			  clearDisplay();
			  printMenuInstalacao();
			  key = " ";
			  continue;
		  } else {
			  clearDisplay();
 8004dd8:	f7ff fc18 	bl	800460c <clearDisplay>
			  printDisplay("Base Localizada!");
 8004ddc:	4874      	ldr	r0, [pc, #464]	; (8004fb0 <main+0x2d4>)
 8004dde:	e024      	b.n	8004e2a <main+0x14e>
			  continue;
		  }
	  }

	  //Formata o Sd e cria uma nova base de dados
	  if(key == "B" && state == ST_STARTUP) {
 8004de0:	4b74      	ldr	r3, [pc, #464]	; (8004fb4 <main+0x2d8>)
 8004de2:	4298      	cmp	r0, r3
 8004de4:	d1c3      	bne.n	8004d6e <main+0x92>
 8004de6:	2c00      	cmp	r4, #0
 8004de8:	d1c1      	bne.n	8004d6e <main+0x92>
		  clearDisplay();
 8004dea:	f7ff fc0f 	bl	800460c <clearDisplay>
		  printDisplay("Criando Novo...");
 8004dee:	4872      	ldr	r0, [pc, #456]	; (8004fb8 <main+0x2dc>)
 8004df0:	f7ff fc20 	bl	8004634 <printDisplay>
		  HAL_Delay(1000);
 8004df4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004df8:	f7fb faa2 	bl	8000340 <HAL_Delay>
		  //Formata SD
		  if(f_mkfs((TCHAR const*)SD_Path, 0, 0) != FR_OK) {
 8004dfc:	4622      	mov	r2, r4
 8004dfe:	4621      	mov	r1, r4
 8004e00:	485e      	ldr	r0, [pc, #376]	; (8004f7c <main+0x2a0>)
 8004e02:	f7ff f867 	bl	8003ed4 <f_mkfs>
 8004e06:	b118      	cbz	r0, 8004e10 <main+0x134>
			  clearDisplay();
 8004e08:	f7ff fc00 	bl	800460c <clearDisplay>
			  printDisplay("Erro Formatacao");
 8004e0c:	486b      	ldr	r0, [pc, #428]	; (8004fbc <main+0x2e0>)
 8004e0e:	e157      	b.n	80050c0 <main+0x3e4>
			  printMenuInstalacao();
			  key = " ";
			  continue;
		  }
		  //Abre arquivo para escrita
		  if(f_open(&MyFile, "database.txt", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK) {
 8004e10:	220a      	movs	r2, #10
 8004e12:	4964      	ldr	r1, [pc, #400]	; (8004fa4 <main+0x2c8>)
 8004e14:	a80d      	add	r0, sp, #52	; 0x34
 8004e16:	f7fe fbf9 	bl	800360c <f_open>
 8004e1a:	b118      	cbz	r0, 8004e24 <main+0x148>
			  clearDisplay();
 8004e1c:	f7ff fbf6 	bl	800460c <clearDisplay>
			  printDisplay("Erro abrir arq");
 8004e20:	4867      	ldr	r0, [pc, #412]	; (8004fc0 <main+0x2e4>)
 8004e22:	e14d      	b.n	80050c0 <main+0x3e4>
			  key = " ";
			  continue;
		  }

		  //Mensagem de confimao de formatao
	      clearDisplay();
 8004e24:	f7ff fbf2 	bl	800460c <clearDisplay>
	      printDisplay("Instalacao Concluida!");
 8004e28:	4866      	ldr	r0, [pc, #408]	; (8004fc4 <main+0x2e8>)
 8004e2a:	f7ff fc03 	bl	8004634 <printDisplay>
	      //Exibe menu da aplicao
	      HAL_Delay(2000);
 8004e2e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004e32:	f7fb fa85 	bl	8000340 <HAL_Delay>
	      clearDisplay();
 8004e36:	f7ff fbe9 	bl	800460c <clearDisplay>
	      printMenu();
 8004e3a:	f7ff fc0d 	bl	8004658 <printMenu>
	      key = " ";
	      state = ST_EXCECUTION;
	      f_close(&MyFile);
 8004e3e:	a80d      	add	r0, sp, #52	; 0x34
 8004e40:	f7fe fee7 	bl	8003c12 <f_close>
	      //Exibe menu da aplicao
	      HAL_Delay(2000);
	      clearDisplay();
	      printMenu();
	      key = " ";
	      state = ST_EXCECUTION;
 8004e44:	2401      	movs	r4, #1
	      f_close(&MyFile);
	      continue;
 8004e46:	e7aa      	b.n	8004d9e <main+0xc2>
	  }

	  //Autentica o usurio
	  if(key == "1" && state == ST_EXCECUTION) {
 8004e48:	2c01      	cmp	r4, #1
 8004e4a:	d197      	bne.n	8004d7c <main+0xa0>
		  state = ST_LOGIN;
		  clearDisplay();
 8004e4c:	f7ff fbde 	bl	800460c <clearDisplay>
		  printDisplay("Login:");
 8004e50:	485d      	ldr	r0, [pc, #372]	; (8004fc8 <main+0x2ec>)
 8004e52:	f7ff fbef 	bl	8004634 <printDisplay>
		  key = " ";
		  login[0] = '\0';
 8004e56:	2300      	movs	r3, #0
 8004e58:	f88d 3004 	strb.w	r3, [sp, #4]
		  pass[0] = '\0';
 8004e5c:	f88d 3010 	strb.w	r3, [sp, #16]
		  loginpass[0] = '\0';
 8004e60:	f88d 301c 	strb.w	r3, [sp, #28]
		  while(state == ST_LOGIN) {
			  HAL_Delay(500);
 8004e64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004e68:	f7fb fa6a 	bl	8000340 <HAL_Delay>
			  do{
				  key = readKeyBoard();
 8004e6c:	f7ff fd7c 	bl	8004968 <readKeyBoard>
 8004e70:	4680      	mov	r8, r0
				  HAL_Delay(200);
 8004e72:	20c8      	movs	r0, #200	; 0xc8
 8004e74:	f7fb fa64 	bl	8000340 <HAL_Delay>
				  if(key != "E") {
 8004e78:	45a8      	cmp	r8, r5
 8004e7a:	d00b      	beq.n	8004e94 <main+0x1b8>
					  strcat(login,key);
 8004e7c:	4641      	mov	r1, r8
 8004e7e:	a801      	add	r0, sp, #4
 8004e80:	f000 fa36 	bl	80052f0 <strcat>
					  clearDisplay();
 8004e84:	f7ff fbc2 	bl	800460c <clearDisplay>
					  printDisplay("Login:");
 8004e88:	484f      	ldr	r0, [pc, #316]	; (8004fc8 <main+0x2ec>)
 8004e8a:	f7ff fbd3 	bl	8004634 <printDisplay>
					  printDisplay(login);
 8004e8e:	a801      	add	r0, sp, #4
 8004e90:	f7ff fbd0 	bl	8004634 <printDisplay>
				  }
			  } while(strlen(login) < 4);
 8004e94:	a801      	add	r0, sp, #4
 8004e96:	f7fb f9bf 	bl	8000218 <strlen>
 8004e9a:	2803      	cmp	r0, #3
 8004e9c:	d9e6      	bls.n	8004e6c <main+0x190>
			  HAL_Delay(500);
 8004e9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ea2:	f7fb fa4d 	bl	8000340 <HAL_Delay>
			  clearDisplay();
 8004ea6:	f7ff fbb1 	bl	800460c <clearDisplay>
			  printDisplay("Senha:");
 8004eaa:	4848      	ldr	r0, [pc, #288]	; (8004fcc <main+0x2f0>)
 8004eac:	f7ff fbc2 	bl	8004634 <printDisplay>
			  do{
				  key = readKeyBoard();
 8004eb0:	f7ff fd5a 	bl	8004968 <readKeyBoard>
 8004eb4:	4680      	mov	r8, r0
				  HAL_Delay(200);
 8004eb6:	20c8      	movs	r0, #200	; 0xc8
 8004eb8:	f7fb fa42 	bl	8000340 <HAL_Delay>
				  if(key != "E") {
 8004ebc:	45b8      	cmp	r8, r7
 8004ebe:	d006      	beq.n	8004ece <main+0x1f2>
					  strcat(pass,key);
 8004ec0:	4641      	mov	r1, r8
 8004ec2:	a804      	add	r0, sp, #16
 8004ec4:	f000 fa14 	bl	80052f0 <strcat>
					  printDisplay("*");
 8004ec8:	4841      	ldr	r0, [pc, #260]	; (8004fd0 <main+0x2f4>)
 8004eca:	f7ff fbb3 	bl	8004634 <printDisplay>
				  }
			  } while(strlen(pass) < 4);
 8004ece:	a804      	add	r0, sp, #16
 8004ed0:	f7fb f9a2 	bl	8000218 <strlen>
 8004ed4:	2803      	cmp	r0, #3
 8004ed6:	d9eb      	bls.n	8004eb0 <main+0x1d4>
			  strcat(loginpass,login);
 8004ed8:	a901      	add	r1, sp, #4
 8004eda:	a807      	add	r0, sp, #28
 8004edc:	f000 fa08 	bl	80052f0 <strcat>
			  strcat(loginpass,pass);
 8004ee0:	a904      	add	r1, sp, #16
 8004ee2:	a807      	add	r0, sp, #28
 8004ee4:	f000 fa04 	bl	80052f0 <strcat>
			  HAL_Delay(1000);
 8004ee8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004eec:	f7fb fa28 	bl	8000340 <HAL_Delay>
			  char line[9]; char* res;
			  if(f_open(&MyFile, "database.txt", FA_READ) == FR_OK) {
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	492c      	ldr	r1, [pc, #176]	; (8004fa4 <main+0x2c8>)
 8004ef4:	a80d      	add	r0, sp, #52	; 0x34
 8004ef6:	f7fe fb89 	bl	800360c <f_open>
 8004efa:	bb40      	cbnz	r0, 8004f4e <main+0x272>
				  while (f_gets(line, sizeof line, &MyFile)) {
 8004efc:	aa0d      	add	r2, sp, #52	; 0x34
 8004efe:	2109      	movs	r1, #9
 8004f00:	a80a      	add	r0, sp, #40	; 0x28
 8004f02:	f7ff fa9b 	bl	800443c <f_gets>
 8004f06:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8004fe0 <main+0x304>
 8004f0a:	b138      	cbz	r0, 8004f1c <main+0x240>
					  if(strcmp(line,loginpass) == 0) {
 8004f0c:	a907      	add	r1, sp, #28
 8004f0e:	a80a      	add	r0, sp, #40	; 0x28
 8004f10:	f7fb f978 	bl	8000204 <strcmp>
						  res = "Autenticado!";
						  break;
					  } else {
						  res = "Inexistente!";
 8004f14:	4646      	mov	r6, r8
			  strcat(loginpass,pass);
			  HAL_Delay(1000);
			  char line[9]; char* res;
			  if(f_open(&MyFile, "database.txt", FA_READ) == FR_OK) {
				  while (f_gets(line, sizeof line, &MyFile)) {
					  if(strcmp(line,loginpass) == 0) {
 8004f16:	2800      	cmp	r0, #0
 8004f18:	d1f0      	bne.n	8004efc <main+0x220>
						  res = "Autenticado!";
 8004f1a:	4e2e      	ldr	r6, [pc, #184]	; (8004fd4 <main+0x2f8>)
					  } else {
						  res = "Inexistente!";
						  continue;
					  }
				  }
				  clearDisplay();
 8004f1c:	f7ff fb76 	bl	800460c <clearDisplay>
				  printDisplay(res);
 8004f20:	4630      	mov	r0, r6
 8004f22:	f7ff fb87 	bl	8004634 <printDisplay>
				  if(res == "Inexistente!") {
 8004f26:	4546      	cmp	r6, r8
 8004f28:	d10a      	bne.n	8004f40 <main+0x264>
					  HAL_TIM_Base_Start_IT(&htim13);
 8004f2a:	482b      	ldr	r0, [pc, #172]	; (8004fd8 <main+0x2fc>)
 8004f2c:	f7fd fa4d 	bl	80023ca <HAL_TIM_Base_Start_IT>
					  HAL_Delay(1000);
 8004f30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f34:	f7fb fa04 	bl	8000340 <HAL_Delay>
					  HAL_TIM_Base_Stop_IT(&htim13);
 8004f38:	4827      	ldr	r0, [pc, #156]	; (8004fd8 <main+0x2fc>)
 8004f3a:	f7fd fa51 	bl	80023e0 <HAL_TIM_Base_Stop_IT>
 8004f3e:	e003      	b.n	8004f48 <main+0x26c>
				  }else {
					  HAL_Delay(1000);
 8004f40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f44:	f7fb f9fc 	bl	8000340 <HAL_Delay>
				  }
				  state = ST_EXCECUTION;
 8004f48:	f04f 0801 	mov.w	r8, #1
 8004f4c:	e00a      	b.n	8004f64 <main+0x288>
			  } else {
				  clearDisplay();
 8004f4e:	f7ff fb5d 	bl	800460c <clearDisplay>
				  printDisplay("Arq N Econtrado");
 8004f52:	4822      	ldr	r0, [pc, #136]	; (8004fdc <main+0x300>)
 8004f54:	f7ff fb6e 	bl	8004634 <printDisplay>
				  HAL_Delay(1000);
 8004f58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f5c:	f7fb f9f0 	bl	8000340 <HAL_Delay>
 8004f60:	f04f 0802 	mov.w	r8, #2
			  }
			  f_close(&MyFile);
 8004f64:	a80d      	add	r0, sp, #52	; 0x34
 8004f66:	f7fe fe54 	bl	8003c12 <f_close>
		  printDisplay("Login:");
		  key = " ";
		  login[0] = '\0';
		  pass[0] = '\0';
		  loginpass[0] = '\0';
		  while(state == ST_LOGIN) {
 8004f6a:	f1b8 0f02 	cmp.w	r8, #2
 8004f6e:	f43f af79 	beq.w	8004e64 <main+0x188>
 8004f72:	e096      	b.n	80050a2 <main+0x3c6>
 8004f74:	2000005c 	.word	0x2000005c
 8004f78:	080054cf 	.word	0x080054cf
 8004f7c:	2000005d 	.word	0x2000005d
 8004f80:	080054dd 	.word	0x080054dd
 8004f84:	080054c0 	.word	0x080054c0
 8004f88:	080054f4 	.word	0x080054f4
 8004f8c:	080054ff 	.word	0x080054ff
 8004f90:	080054a2 	.word	0x080054a2
 8004f94:	080054aa 	.word	0x080054aa
 8004f98:	080053a3 	.word	0x080053a3
 8004f9c:	080054a8 	.word	0x080054a8
 8004fa0:	08005510 	.word	0x08005510
 8004fa4:	0800543c 	.word	0x0800543c
 8004fa8:	08005523 	.word	0x08005523
 8004fac:	08005538 	.word	0x08005538
 8004fb0:	08005546 	.word	0x08005546
 8004fb4:	080054b0 	.word	0x080054b0
 8004fb8:	08005557 	.word	0x08005557
 8004fbc:	08005567 	.word	0x08005567
 8004fc0:	08005577 	.word	0x08005577
 8004fc4:	08005586 	.word	0x08005586
 8004fc8:	0800559c 	.word	0x0800559c
 8004fcc:	080055a3 	.word	0x080055a3
 8004fd0:	080054ba 	.word	0x080054ba
 8004fd4:	080054c2 	.word	0x080054c2
 8004fd8:	20000170 	.word	0x20000170
 8004fdc:	080055b7 	.word	0x080055b7
 8004fe0:	080055aa 	.word	0x080055aa
		  key = " ";
		  continue;
	  }

	  //Cadastra o usurio
	  if(key == "4" && state == ST_EXCECUTION) {
 8004fe4:	2c01      	cmp	r4, #1
 8004fe6:	f47f aec9 	bne.w	8004d7c <main+0xa0>
		  state = ST_REGISTER;
		  clearDisplay();
 8004fea:	f7ff fb0f 	bl	800460c <clearDisplay>
		  printDisplay("Login:");
 8004fee:	483e      	ldr	r0, [pc, #248]	; (80050e8 <main+0x40c>)
 8004ff0:	f7ff fb20 	bl	8004634 <printDisplay>
		  key = " ";
		  login[0] = '\0';
 8004ff4:	2300      	movs	r3, #0
		  pass[0] = '\0';
		  while(state == ST_REGISTER) {
			  HAL_Delay(500);
 8004ff6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	  if(key == "4" && state == ST_EXCECUTION) {
		  state = ST_REGISTER;
		  clearDisplay();
		  printDisplay("Login:");
		  key = " ";
		  login[0] = '\0';
 8004ffa:	f88d 3004 	strb.w	r3, [sp, #4]
		  pass[0] = '\0';
 8004ffe:	f88d 3010 	strb.w	r3, [sp, #16]
		  while(state == ST_REGISTER) {
			  HAL_Delay(500);
 8005002:	f7fb f99d 	bl	8000340 <HAL_Delay>
			  do{
				  key = readKeyBoard();
 8005006:	f7ff fcaf 	bl	8004968 <readKeyBoard>
 800500a:	4680      	mov	r8, r0
				  HAL_Delay(200);
 800500c:	20c8      	movs	r0, #200	; 0xc8
 800500e:	f7fb f997 	bl	8000340 <HAL_Delay>
				  if(key != "E") {
 8005012:	45a8      	cmp	r8, r5
 8005014:	d00b      	beq.n	800502e <main+0x352>
					  strcat(login,key);
 8005016:	4641      	mov	r1, r8
 8005018:	a801      	add	r0, sp, #4
 800501a:	f000 f969 	bl	80052f0 <strcat>
					  clearDisplay();
 800501e:	f7ff faf5 	bl	800460c <clearDisplay>
					  printDisplay("Login:");
 8005022:	4831      	ldr	r0, [pc, #196]	; (80050e8 <main+0x40c>)
 8005024:	f7ff fb06 	bl	8004634 <printDisplay>
					  printDisplay(login);
 8005028:	a801      	add	r0, sp, #4
 800502a:	f7ff fb03 	bl	8004634 <printDisplay>
				  }

			  } while(strlen(login) < 4);
 800502e:	a801      	add	r0, sp, #4
 8005030:	f7fb f8f2 	bl	8000218 <strlen>
 8005034:	2803      	cmp	r0, #3
 8005036:	d9e6      	bls.n	8005006 <main+0x32a>
			  HAL_Delay(500);
 8005038:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800503c:	f7fb f980 	bl	8000340 <HAL_Delay>
			  clearDisplay();
 8005040:	f7ff fae4 	bl	800460c <clearDisplay>
			  printDisplay("Senha:");
 8005044:	4829      	ldr	r0, [pc, #164]	; (80050ec <main+0x410>)
 8005046:	f7ff faf5 	bl	8004634 <printDisplay>
			  do{
				  key = readKeyBoard();
 800504a:	f7ff fc8d 	bl	8004968 <readKeyBoard>
 800504e:	4680      	mov	r8, r0
				  HAL_Delay(200);
 8005050:	20c8      	movs	r0, #200	; 0xc8
 8005052:	f7fb f975 	bl	8000340 <HAL_Delay>
				  if(key != "E") {
 8005056:	45b8      	cmp	r8, r7
 8005058:	d006      	beq.n	8005068 <main+0x38c>
					  strcat(pass,key);
 800505a:	4641      	mov	r1, r8
 800505c:	a804      	add	r0, sp, #16
 800505e:	f000 f947 	bl	80052f0 <strcat>
					  printDisplay("*");
 8005062:	4823      	ldr	r0, [pc, #140]	; (80050f0 <main+0x414>)
 8005064:	f7ff fae6 	bl	8004634 <printDisplay>
				  }

			  } while(strlen(pass) < 4);
 8005068:	a804      	add	r0, sp, #16
 800506a:	f7fb f8d5 	bl	8000218 <strlen>
 800506e:	2803      	cmp	r0, #3
 8005070:	d9eb      	bls.n	800504a <main+0x36e>
			  HAL_Delay(1000);
 8005072:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005076:	f7fb f963 	bl	8000340 <HAL_Delay>
			  if(regist(&MyFile,login,pass) == AU_REGISTERED) {
 800507a:	aa04      	add	r2, sp, #16
 800507c:	a901      	add	r1, sp, #4
 800507e:	a80d      	add	r0, sp, #52	; 0x34
 8005080:	f7ff fa48 	bl	8004514 <regist>
 8005084:	2802      	cmp	r0, #2
 8005086:	d103      	bne.n	8005090 <main+0x3b4>
				  clearDisplay();
 8005088:	f7ff fac0 	bl	800460c <clearDisplay>
				  printDisplay("Cadastrado");
 800508c:	4819      	ldr	r0, [pc, #100]	; (80050f4 <main+0x418>)
 800508e:	e002      	b.n	8005096 <main+0x3ba>
				  HAL_Delay(1000);
				  state = ST_EXCECUTION;
			  } else {
				  clearDisplay();
 8005090:	f7ff fabc 	bl	800460c <clearDisplay>
				  printDisplay("Nao Cadastrado!");
 8005094:	4818      	ldr	r0, [pc, #96]	; (80050f8 <main+0x41c>)
 8005096:	f7ff facd 	bl	8004634 <printDisplay>
				  HAL_Delay(1000);
 800509a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800509e:	f7fb f94f 	bl	8000340 <HAL_Delay>
				  state = ST_EXCECUTION;
			  }
		  }
		  clearDisplay();
 80050a2:	f7ff fab3 	bl	800460c <clearDisplay>
		  printMenu();
 80050a6:	f7ff fad7 	bl	8004658 <printMenu>
		  key = " ";
		  continue;
 80050aa:	e678      	b.n	8004d9e <main+0xc2>
		  key = " ";
		  continue;
	  }*/


	  if(key != " " && key != "E" && key != "A" && key != "B" && state == ST_STARTUP) {
 80050ac:	4a13      	ldr	r2, [pc, #76]	; (80050fc <main+0x420>)
 80050ae:	4290      	cmp	r0, r2
 80050b0:	f43f ae6c 	beq.w	8004d8c <main+0xb0>
 80050b4:	2c00      	cmp	r4, #0
 80050b6:	f47f ae69 	bne.w	8004d8c <main+0xb0>
		  clearDisplay();
 80050ba:	f7ff faa7 	bl	800460c <clearDisplay>
		  printDisplay("Funcao Indisponivel");
 80050be:	4810      	ldr	r0, [pc, #64]	; (8005100 <main+0x424>)
 80050c0:	f7ff fab8 	bl	8004634 <printDisplay>
		  HAL_Delay(2000);
 80050c4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80050c8:	f7fb f93a 	bl	8000340 <HAL_Delay>
		  clearDisplay();
 80050cc:	f7ff fa9e 	bl	800460c <clearDisplay>
		  printMenuInstalacao();
 80050d0:	f7ff fb1e 	bl	8004710 <printMenuInstalacao>
		  key = " ";
		  continue;
 80050d4:	e663      	b.n	8004d9e <main+0xc2>
	  }

	  if(key != " " && key != "E" && key != "1" && key != "4" && state == ST_EXCECUTION) {
		  clearDisplay();
 80050d6:	f7ff fa99 	bl	800460c <clearDisplay>
		  printDisplay("Funcao Indisponivel");
 80050da:	4809      	ldr	r0, [pc, #36]	; (8005100 <main+0x424>)
 80050dc:	f7ff faaa 	bl	8004634 <printDisplay>
		  HAL_Delay(2000);
 80050e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80050e4:	e7db      	b.n	800509e <main+0x3c2>
 80050e6:	bf00      	nop
 80050e8:	0800559c 	.word	0x0800559c
 80050ec:	080055a3 	.word	0x080055a3
 80050f0:	080054ba 	.word	0x080054ba
 80050f4:	080055c7 	.word	0x080055c7
 80050f8:	080055d2 	.word	0x080055d2
 80050fc:	080054b0 	.word	0x080054b0
 8005100:	080055e2 	.word	0x080055e2

08005104 <HAL_TIM_PeriodElapsedCallback>:
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim == &htim13) {
 8005104:	4b04      	ldr	r3, [pc, #16]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005106:	4283      	cmp	r3, r0
 8005108:	d104      	bne.n	8005114 <HAL_TIM_PeriodElapsedCallback+0x10>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 800510a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800510e:	4803      	ldr	r0, [pc, #12]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x18>)
 8005110:	f7fb ba82 	b.w	8000618 <HAL_GPIO_TogglePin>
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	20000170 	.word	0x20000170
 800511c:	40020000 	.word	0x40020000

08005120 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8005120:	e7fe      	b.n	8005120 <Error_Handler>
	...

08005124 <MX_SDIO_SD_Init>:
/* SDIO init function */

void MX_SDIO_SD_Init(void)
{

  hsd.Instance = SDIO;
 8005124:	4b05      	ldr	r3, [pc, #20]	; (800513c <MX_SDIO_SD_Init+0x18>)
 8005126:	4a06      	ldr	r2, [pc, #24]	; (8005140 <MX_SDIO_SD_Init+0x1c>)
 8005128:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800512a:	2200      	movs	r2, #0
 800512c:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800512e:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005130:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005132:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005134:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 125;
 8005136:	227d      	movs	r2, #125	; 0x7d
 8005138:	619a      	str	r2, [r3, #24]
 800513a:	4770      	bx	lr
 800513c:	20000110 	.word	0x20000110
 8005140:	40012c00 	.word	0x40012c00

08005144 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8005144:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(sdHandle->Instance==SDIO)
 8005146:	6802      	ldr	r2, [r0, #0]
 8005148:	4b15      	ldr	r3, [pc, #84]	; (80051a0 <HAL_SD_MspInit+0x5c>)
 800514a:	429a      	cmp	r2, r3
  hsd.Init.ClockDiv = 125;

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800514c:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(sdHandle->Instance==SDIO)
 800514e:	d125      	bne.n	800519c <HAL_SD_MspInit+0x58>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005150:	2400      	movs	r4, #0
 8005152:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8005156:	9400      	str	r4, [sp, #0]
 8005158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800515a:	4812      	ldr	r0, [pc, #72]	; (80051a4 <HAL_SD_MspInit+0x60>)
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800515c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005160:	645a      	str	r2, [r3, #68]	; 0x44
 8005162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005164:	9403      	str	r4, [sp, #12]
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	9b00      	ldr	r3, [sp, #0]
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800516e:	2702      	movs	r7, #2
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8005170:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005174:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005176:	250c      	movs	r5, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005178:	a901      	add	r1, sp, #4
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800517a:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800517c:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800517e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005180:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005182:	f7fb f965 	bl	8000450 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005186:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005188:	eb0d 0103 	add.w	r1, sp, r3
 800518c:	4806      	ldr	r0, [pc, #24]	; (80051a8 <HAL_SD_MspInit+0x64>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800518e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005190:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005192:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005194:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005196:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005198:	f7fb f95a 	bl	8000450 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800519c:	b007      	add	sp, #28
 800519e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051a0:	40012c00 	.word	0x40012c00
 80051a4:	40020800 	.word	0x40020800
 80051a8:	40020c00 	.word	0x40020c00

080051ac <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051ae:	2003      	movs	r0, #3
 80051b0:	f7fb f8d4 	bl	800035c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80051b4:	2200      	movs	r2, #0
 80051b6:	4611      	mov	r1, r2
 80051b8:	f06f 000b 	mvn.w	r0, #11
 80051bc:	f7fb f8e0 	bl	8000380 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80051c0:	2200      	movs	r2, #0
 80051c2:	4611      	mov	r1, r2
 80051c4:	f06f 000a 	mvn.w	r0, #10
 80051c8:	f7fb f8da 	bl	8000380 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80051cc:	2200      	movs	r2, #0
 80051ce:	4611      	mov	r1, r2
 80051d0:	f06f 0009 	mvn.w	r0, #9
 80051d4:	f7fb f8d4 	bl	8000380 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80051d8:	2200      	movs	r2, #0
 80051da:	4611      	mov	r1, r2
 80051dc:	f06f 0004 	mvn.w	r0, #4
 80051e0:	f7fb f8ce 	bl	8000380 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80051e4:	2200      	movs	r2, #0
 80051e6:	4611      	mov	r1, r2
 80051e8:	f06f 0003 	mvn.w	r0, #3
 80051ec:	f7fb f8c8 	bl	8000380 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80051f0:	2200      	movs	r2, #0
 80051f2:	4611      	mov	r1, r2
 80051f4:	f06f 0001 	mvn.w	r0, #1
 80051f8:	f7fb f8c2 	bl	8000380 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80051fc:	2200      	movs	r2, #0
 80051fe:	4611      	mov	r1, r2
 8005200:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005204:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005208:	f7fb b8ba 	b.w	8000380 <HAL_NVIC_SetPriority>

0800520c <NMI_Handler>:
 800520c:	4770      	bx	lr

0800520e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800520e:	e7fe      	b.n	800520e <HardFault_Handler>

08005210 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005210:	e7fe      	b.n	8005210 <MemManage_Handler>

08005212 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005212:	e7fe      	b.n	8005212 <BusFault_Handler>

08005214 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005214:	e7fe      	b.n	8005214 <UsageFault_Handler>

08005216 <SVC_Handler>:
 8005216:	4770      	bx	lr

08005218 <DebugMon_Handler>:
 8005218:	4770      	bx	lr

0800521a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800521a:	4770      	bx	lr

0800521c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800521c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800521e:	f7fb f881 	bl	8000324 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005222:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8005226:	f7fb b90e 	b.w	8000446 <HAL_SYSTICK_IRQHandler>
	...

0800522c <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800522c:	4801      	ldr	r0, [pc, #4]	; (8005234 <TIM8_UP_TIM13_IRQHandler+0x8>)
 800522e:	f7fd b8f0 	b.w	8002412 <HAL_TIM_IRQHandler>
 8005232:	bf00      	nop
 8005234:	20000170 	.word	0x20000170

08005238 <MX_TIM13_Init>:

/* TIM13 init function */
void MX_TIM13_Init(void)
{

  htim13.Instance = TIM13;
 8005238:	4809      	ldr	r0, [pc, #36]	; (8005260 <MX_TIM13_Init+0x28>)
  htim13.Init.Prescaler = 1000;
 800523a:	490a      	ldr	r1, [pc, #40]	; (8005264 <MX_TIM13_Init+0x2c>)

TIM_HandleTypeDef htim13;

/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800523c:	b508      	push	{r3, lr}

  htim13.Instance = TIM13;
  htim13.Init.Prescaler = 1000;
 800523e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005242:	e880 000a 	stmia.w	r0, {r1, r3}
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim13.Init.Period = 10;
 8005246:	220a      	movs	r2, #10
void MX_TIM13_Init(void)
{

  htim13.Instance = TIM13;
  htim13.Init.Prescaler = 1000;
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005248:	2300      	movs	r3, #0
 800524a:	6083      	str	r3, [r0, #8]
  htim13.Init.Period = 10;
 800524c:	60c2      	str	r2, [r0, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800524e:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005250:	f7fd f9e6 	bl	8002620 <HAL_TIM_Base_Init>
 8005254:	b118      	cbz	r0, 800525e <MX_TIM13_Init+0x26>
  {
    Error_Handler();
  }

}
 8005256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim13.Init.Period = 10;
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
  {
    Error_Handler();
 800525a:	f7ff bf61 	b.w	8005120 <Error_Handler>
 800525e:	bd08      	pop	{r3, pc}
 8005260:	20000170 	.word	0x20000170
 8005264:	40001c00 	.word	0x40001c00

08005268 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005268:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM13)
 800526a:	4b0d      	ldr	r3, [pc, #52]	; (80052a0 <HAL_TIM_Base_MspInit+0x38>)
 800526c:	6802      	ldr	r2, [r0, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d113      	bne.n	800529a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005272:	2200      	movs	r2, #0
 8005274:	f503 3307 	add.w	r3, r3, #138240	; 0x21c00
 8005278:	9201      	str	r2, [sp, #4]
 800527a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800527c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005280:	6419      	str	r1, [r3, #64]	; 0x40
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005288:	9301      	str	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800528a:	202c      	movs	r0, #44	; 0x2c
 800528c:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800528e:	9b01      	ldr	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005290:	f7fb f876 	bl	8000380 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005294:	202c      	movs	r0, #44	; 0x2c
 8005296:	f7fb f8a7 	bl	80003e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800529a:	b003      	add	sp, #12
 800529c:	f85d fb04 	ldr.w	pc, [sp], #4
 80052a0:	40001c00 	.word	0x40001c00

080052a4 <__libc_init_array>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4b0e      	ldr	r3, [pc, #56]	; (80052e0 <__libc_init_array+0x3c>)
 80052a8:	4c0e      	ldr	r4, [pc, #56]	; (80052e4 <__libc_init_array+0x40>)
 80052aa:	1ae4      	subs	r4, r4, r3
 80052ac:	10a4      	asrs	r4, r4, #2
 80052ae:	2500      	movs	r5, #0
 80052b0:	461e      	mov	r6, r3
 80052b2:	42a5      	cmp	r5, r4
 80052b4:	d004      	beq.n	80052c0 <__libc_init_array+0x1c>
 80052b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052ba:	4798      	blx	r3
 80052bc:	3501      	adds	r5, #1
 80052be:	e7f8      	b.n	80052b2 <__libc_init_array+0xe>
 80052c0:	f000 f826 	bl	8005310 <_init>
 80052c4:	4c08      	ldr	r4, [pc, #32]	; (80052e8 <__libc_init_array+0x44>)
 80052c6:	4b09      	ldr	r3, [pc, #36]	; (80052ec <__libc_init_array+0x48>)
 80052c8:	1ae4      	subs	r4, r4, r3
 80052ca:	10a4      	asrs	r4, r4, #2
 80052cc:	2500      	movs	r5, #0
 80052ce:	461e      	mov	r6, r3
 80052d0:	42a5      	cmp	r5, r4
 80052d2:	d004      	beq.n	80052de <__libc_init_array+0x3a>
 80052d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052d8:	4798      	blx	r3
 80052da:	3501      	adds	r5, #1
 80052dc:	e7f8      	b.n	80052d0 <__libc_init_array+0x2c>
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	080055f8 	.word	0x080055f8
 80052e4:	080055f8 	.word	0x080055f8
 80052e8:	080055fc 	.word	0x080055fc
 80052ec:	080055f8 	.word	0x080055f8

080052f0 <strcat>:
 80052f0:	b510      	push	{r4, lr}
 80052f2:	4602      	mov	r2, r0
 80052f4:	4613      	mov	r3, r2
 80052f6:	3201      	adds	r2, #1
 80052f8:	781c      	ldrb	r4, [r3, #0]
 80052fa:	2c00      	cmp	r4, #0
 80052fc:	d1fa      	bne.n	80052f4 <strcat+0x4>
 80052fe:	3b01      	subs	r3, #1
 8005300:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005304:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005308:	2a00      	cmp	r2, #0
 800530a:	d1f9      	bne.n	8005300 <strcat+0x10>
 800530c:	bd10      	pop	{r4, pc}
	...

08005310 <_init>:
 8005310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005312:	bf00      	nop
 8005314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005316:	bc08      	pop	{r3}
 8005318:	469e      	mov	lr, r3
 800531a:	4770      	bx	lr

0800531c <_fini>:
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	bf00      	nop
 8005320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005322:	bc08      	pop	{r3}
 8005324:	469e      	mov	lr, r3
 8005326:	4770      	bx	lr
