Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b74e93eff0474b0b882f5300c9c0ec0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_vedic_8_compare_func_impl xil_defaultlib.test_vedic_8_compare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2_x_2
Compiling module xil_defaultlib.add_4_bit
Compiling module xil_defaultlib.add_6_bit
Compiling module xil_defaultlib.vedic_4_x_4
Compiling module xil_defaultlib.add_8_bit
Compiling module xil_defaultlib.add_12_bit
Compiling module xil_defaultlib.vedic_8X8
Compiling module xil_defaultlib.oloca8
Compiling module xil_defaultlib.oloca12
Compiling module xil_defaultlib.approx_vedic_8X8
Compiling module xil_defaultlib.test_vedic_8_compare
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_8_compare_func_impl
