set ::env(PROJECT_NAME) signed_unsigned_multiplier_and_divider
set ::env(DESIGN_TOP) sys_primegen
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/signed_unsigned_multiplier_and_divider/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/signed_unsigned_multiplier_and_divider/rtl/sys_primegen.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
