Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 19:21:53 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.042      -42.619                     35                 1531        0.138        0.000                      0                 1531        4.500        0.000                       0                   543  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.042      -42.619                     35                 1531        0.138        0.000                      0                 1531        4.500        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           35  Failing Endpoints,  Worst Slack       -2.042ns,  Total Violation      -42.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 3.634ns (30.117%)  route 8.432ns (69.883%))
  Logic Levels:           17  (CARRY4=4 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 r  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 r  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.000     8.229    man/regfile/FSM_sequential_M_phase_q_reg[3]_3
    SLICE_X48Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     8.333 r  man/regfile/M_temp_encoding_q_reg[14]_i_13/O
                         net (fo=5, routed)           0.689     9.022    man/sel_mux/M_regfile_rb_data[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.316     9.338 r  man/sel_mux/M_temp_encoding_q[14]_i_3/O
                         net (fo=35, routed)          0.971    10.310    man/regfile/M_alu16_b[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  man/regfile/s0__45_carry_i_4_comp/O
                         net (fo=1, routed)           0.000    10.434    man/alu16/add/M_reg_current_position_q[0]_i_17_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.966    man/alu16/add/s0__45_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.194    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.528 f  man/alu16/add/s0__45_carry__2/O[1]
                         net (fo=1, routed)           0.812    12.340    man/alu16/add/s00_in[13]
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.303    12.643 r  man/alu16/add/M_reg_current_position_q[0]_i_16/O
                         net (fo=2, routed)           0.867    13.509    man/alu16/add/M_reg_current_position_q[0]_i_16_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.633 r  man/alu16/add/M_phase_q_rep[0]_i_12/O
                         net (fo=2, routed)           0.176    13.809    man/regfile/M_phase_q_rep[2]_i_14_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.124    13.933 r  man/regfile/M_phase_q_rep[3]_i_13/O
                         net (fo=3, routed)           0.478    14.411    man/regfile/M_phase_q_rep[3]_i_13_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.535 r  man/regfile/M_phase_q_rep[3]_i_12/O
                         net (fo=3, routed)           1.014    15.549    man/regfile/M_phase_q_rep[3]_i_12_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.673 f  man/regfile/M_phase_q_rep[3]_i_10_comp/O
                         net (fo=1, routed)           0.416    16.090    man/regfile/M_phase_q_rep[3]_i_10_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    16.214 r  man/regfile/M_phase_q_rep[3]_i_7/O
                         net (fo=1, routed)           0.864    17.078    man/regfile/M_phase_q_rep[3]_i_7_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.202 r  man/regfile/M_phase_q_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    17.202    man/M_phase_d[3]
    SLICE_X50Y88         FDRE                                         r  man/M_phase_q_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.439    14.843    man/clk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  man/M_phase_q_reg_rep[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y88         FDRE (Setup_fdre_C_D)        0.081    15.161    man/M_phase_q_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -17.202    
  -------------------------------------------------------------------
                         slack                                 -2.042    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.686ns  (logic 2.115ns (18.098%)  route 9.571ns (81.902%))
  Logic Levels:           11  (LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 f  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 f  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.563     8.792    man/sel_mux/M_reg_current_position_q[13]_i_12
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.298     9.090 f  man/sel_mux/M_reg_current_position_q[13]_i_22/O
                         net (fo=8, routed)           0.837     9.928    man/regfile/M_reg_current_position_q[4]_i_8_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.052 f  man/regfile/M_reg_current_position_q[13]_i_26/O
                         net (fo=9, routed)           0.705    10.756    man/regfile/M_reg_current_position_q[13]_i_26_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.880 f  man/regfile/M_reg_current_position_q[13]_i_14/O
                         net (fo=14, routed)          1.060    11.941    man/regfile/M_reg_current_position_q[13]_i_14_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.065 f  man/regfile/M_reg_current_position_q[6]_i_6/O
                         net (fo=1, routed)           0.991    13.055    man/regfile/M_reg_current_position_q[6]_i_6_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.179 f  man/regfile/M_reg_current_position_q[6]_i_1/O
                         net (fo=15, routed)          0.922    14.101    man/regfile/M_alu16_out[6]
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  man/regfile/M_phase_q_rep[0]_i_9/O
                         net (fo=14, routed)          0.888    15.114    man/regfile/M_phase_q_rep[0]_i_9_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.238 f  man/regfile/FSM_sequential_M_phase_q[5]_i_10/O
                         net (fo=2, routed)           0.574    15.812    man/regfile/FSM_sequential_M_phase_q[5]_i_10_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  man/regfile/FSM_sequential_M_phase_q[5]_i_1_comp/O
                         net (fo=13, routed)          0.887    16.822    man/regfile_n_13
    SLICE_X52Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X52Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X52Y84         FDRE (Setup_fdre_C_CE)      -0.169    14.908    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -16.822    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.789ns  (logic 3.634ns (30.826%)  route 8.155ns (69.174%))
  Logic Levels:           17  (CARRY4=4 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 r  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 r  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.000     8.229    man/regfile/FSM_sequential_M_phase_q_reg[3]_3
    SLICE_X48Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     8.333 r  man/regfile/M_temp_encoding_q_reg[14]_i_13/O
                         net (fo=5, routed)           0.689     9.022    man/sel_mux/M_regfile_rb_data[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.316     9.338 r  man/sel_mux/M_temp_encoding_q[14]_i_3/O
                         net (fo=35, routed)          0.971    10.310    man/regfile/M_alu16_b[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  man/regfile/s0__45_carry_i_4_comp/O
                         net (fo=1, routed)           0.000    10.434    man/alu16/add/M_reg_current_position_q[0]_i_17_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.966    man/alu16/add/s0__45_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.194    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.528 f  man/alu16/add/s0__45_carry__2/O[1]
                         net (fo=1, routed)           0.812    12.340    man/alu16/add/s00_in[13]
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.303    12.643 r  man/alu16/add/M_reg_current_position_q[0]_i_16/O
                         net (fo=2, routed)           0.867    13.509    man/alu16/add/M_reg_current_position_q[0]_i_16_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.633 r  man/alu16/add/M_phase_q_rep[0]_i_12/O
                         net (fo=2, routed)           0.176    13.809    man/regfile/M_phase_q_rep[2]_i_14_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I0_O)        0.124    13.933 r  man/regfile/M_phase_q_rep[3]_i_13/O
                         net (fo=3, routed)           0.478    14.411    man/regfile/M_phase_q_rep[3]_i_13_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.535 r  man/regfile/M_phase_q_rep[3]_i_12/O
                         net (fo=3, routed)           0.939    15.474    man/regfile/M_phase_q_rep[3]_i_12_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.598 f  man/regfile/M_phase_q_rep[2]_i_10/O
                         net (fo=1, routed)           0.429    16.027    man/regfile/M_phase_q_rep[2]_i_10_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.151 f  man/regfile/M_phase_q_rep[2]_i_6/O
                         net (fo=1, routed)           0.650    16.801    man/regfile/M_phase_q_rep[2]_i_6_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.925 r  man/regfile/M_phase_q_rep[2]_i_1/O
                         net (fo=1, routed)           0.000    16.925    man/M_phase_d[2]
    SLICE_X48Y89         FDRE                                         r  man/M_phase_q_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.439    14.843    man/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  man/M_phase_q_reg_rep[2]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.029    15.095    man/M_phase_q_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -16.925    
  -------------------------------------------------------------------
                         slack                                 -1.830    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 3.510ns (29.747%)  route 8.290ns (70.253%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 r  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 r  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.000     8.229    man/regfile/FSM_sequential_M_phase_q_reg[3]_3
    SLICE_X48Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     8.333 r  man/regfile/M_temp_encoding_q_reg[14]_i_13/O
                         net (fo=5, routed)           0.689     9.022    man/sel_mux/M_regfile_rb_data[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.316     9.338 r  man/sel_mux/M_temp_encoding_q[14]_i_3/O
                         net (fo=35, routed)          0.971    10.310    man/regfile/M_alu16_b[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  man/regfile/s0__45_carry_i_4_comp/O
                         net (fo=1, routed)           0.000    10.434    man/alu16/add/M_reg_current_position_q[0]_i_17_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.966    man/alu16/add/s0__45_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.194    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.528 f  man/alu16/add/s0__45_carry__2/O[1]
                         net (fo=1, routed)           0.812    12.340    man/alu16/add/s00_in[13]
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.303    12.643 r  man/alu16/add/M_reg_current_position_q[0]_i_16/O
                         net (fo=2, routed)           0.698    13.340    man/alu16/add/M_reg_current_position_q[0]_i_16_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.464 r  man/alu16/add/M_reg_current_position_q[0]_i_6_comp/O
                         net (fo=1, routed)           0.351    13.815    man/regfile/M_reg_temp_q_reg[0]_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=23, routed)          1.123    15.061    man/regfile/M_alu16_out[0]
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.185 r  man/regfile/FSM_sequential_M_phase_q[5]_i_12_rewire/O
                         net (fo=16, routed)          0.706    15.892    man/regfile/FSM_sequential_M_phase_q[5]_i_12_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I4_O)        0.124    16.016 r  man/regfile/FSM_sequential_M_phase_q[0]_i_4/O
                         net (fo=1, routed)           0.796    16.812    man/regfile/FSM_sequential_M_phase_q[0]_i_4_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    16.936 r  man/regfile/FSM_sequential_M_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.936    man/regfile_n_5
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)        0.032    15.133    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.656ns  (logic 3.510ns (30.113%)  route 8.146ns (69.887%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 r  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 r  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.000     8.229    man/regfile/FSM_sequential_M_phase_q_reg[3]_3
    SLICE_X48Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     8.333 r  man/regfile/M_temp_encoding_q_reg[14]_i_13/O
                         net (fo=5, routed)           0.689     9.022    man/sel_mux/M_regfile_rb_data[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.316     9.338 r  man/sel_mux/M_temp_encoding_q[14]_i_3/O
                         net (fo=35, routed)          0.971    10.310    man/regfile/M_alu16_b[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  man/regfile/s0__45_carry_i_4_comp/O
                         net (fo=1, routed)           0.000    10.434    man/alu16/add/M_reg_current_position_q[0]_i_17_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.966    man/alu16/add/s0__45_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.194    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.528 f  man/alu16/add/s0__45_carry__2/O[1]
                         net (fo=1, routed)           0.812    12.340    man/alu16/add/s00_in[13]
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.303    12.643 r  man/alu16/add/M_reg_current_position_q[0]_i_16/O
                         net (fo=2, routed)           0.698    13.340    man/alu16/add/M_reg_current_position_q[0]_i_16_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.464 r  man/alu16/add/M_reg_current_position_q[0]_i_6_comp/O
                         net (fo=1, routed)           0.351    13.815    man/regfile/M_reg_temp_q_reg[0]_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=23, routed)          1.041    14.980    man/regfile/M_alu16_out[0]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.104 r  man/regfile/FSM_sequential_M_phase_q[5]_i_13_rewire/O
                         net (fo=12, routed)          0.535    15.639    man/regfile/FSM_sequential_M_phase_q[5]_i_13_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.763 r  man/regfile/FSM_sequential_M_phase_q[3]_i_4/O
                         net (fo=1, routed)           0.574    16.337    man/regfile/FSM_sequential_M_phase_q[3]_i_4_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.461 r  man/regfile/FSM_sequential_M_phase_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.331    16.792    man/regfile_n_2
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)       -0.040    15.061    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 3.510ns (29.953%)  route 8.208ns (70.047%))
  Logic Levels:           16  (CARRY4=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 r  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 r  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.000     8.229    man/regfile/FSM_sequential_M_phase_q_reg[3]_3
    SLICE_X48Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     8.333 r  man/regfile/M_temp_encoding_q_reg[14]_i_13/O
                         net (fo=5, routed)           0.689     9.022    man/sel_mux/M_regfile_rb_data[0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.316     9.338 r  man/sel_mux/M_temp_encoding_q[14]_i_3/O
                         net (fo=35, routed)          0.971    10.310    man/regfile/M_alu16_b[0]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  man/regfile/s0__45_carry_i_4_comp/O
                         net (fo=1, routed)           0.000    10.434    man/alu16/add/M_reg_current_position_q[0]_i_17_1[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.966 r  man/alu16/add/s0__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.966    man/alu16/add/s0__45_carry_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  man/alu16/add/s0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    man/alu16/add/s0__45_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  man/alu16/add/s0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.194    man/alu16/add/s0__45_carry__1_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.528 r  man/alu16/add/s0__45_carry__2/O[1]
                         net (fo=1, routed)           0.812    12.340    man/alu16/add/s00_in[13]
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.303    12.643 f  man/alu16/add/M_reg_current_position_q[0]_i_16/O
                         net (fo=2, routed)           0.698    13.340    man/alu16/add/M_reg_current_position_q[0]_i_16_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.464 f  man/alu16/add/M_reg_current_position_q[0]_i_6_comp/O
                         net (fo=1, routed)           0.351    13.815    man/regfile/M_reg_temp_q_reg[0]_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.939 f  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=23, routed)          1.123    15.061    man/regfile/M_alu16_out[0]
    SLICE_X49Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.185 f  man/regfile/FSM_sequential_M_phase_q[5]_i_12_rewire/O
                         net (fo=16, routed)          0.974    16.160    man/regfile/FSM_sequential_M_phase_q[5]_i_12_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.284 r  man/regfile/M_phase_q_rep[1]_i_3/O
                         net (fo=1, routed)           0.447    16.730    man/regfile/M_phase_q_rep[1]_i_3_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    16.854 r  man/regfile/M_phase_q_rep[1]_i_1/O
                         net (fo=1, routed)           0.000    16.854    man/M_phase_d[1]
    SLICE_X50Y89         FDRE                                         r  man/M_phase_q_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.440    14.844    man/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  man/M_phase_q_reg_rep[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)        0.081    15.162    man/M_phase_q_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 2.115ns (18.519%)  route 9.306ns (81.481%))
  Logic Levels:           11  (LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 f  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 f  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.563     8.792    man/sel_mux/M_reg_current_position_q[13]_i_12
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.298     9.090 f  man/sel_mux/M_reg_current_position_q[13]_i_22/O
                         net (fo=8, routed)           0.837     9.928    man/regfile/M_reg_current_position_q[4]_i_8_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.052 f  man/regfile/M_reg_current_position_q[13]_i_26/O
                         net (fo=9, routed)           0.705    10.756    man/regfile/M_reg_current_position_q[13]_i_26_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.880 f  man/regfile/M_reg_current_position_q[13]_i_14/O
                         net (fo=14, routed)          1.060    11.941    man/regfile/M_reg_current_position_q[13]_i_14_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.065 f  man/regfile/M_reg_current_position_q[6]_i_6/O
                         net (fo=1, routed)           0.991    13.055    man/regfile/M_reg_current_position_q[6]_i_6_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.179 f  man/regfile/M_reg_current_position_q[6]_i_1/O
                         net (fo=15, routed)          0.922    14.101    man/regfile/M_alu16_out[6]
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  man/regfile/M_phase_q_rep[0]_i_9/O
                         net (fo=14, routed)          0.888    15.114    man/regfile/M_phase_q_rep[0]_i_9_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.238 f  man/regfile/FSM_sequential_M_phase_q[5]_i_10/O
                         net (fo=2, routed)           0.574    15.812    man/regfile/FSM_sequential_M_phase_q[5]_i_10_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  man/regfile/FSM_sequential_M_phase_q[5]_i_1_comp/O
                         net (fo=13, routed)          0.621    16.557    man/regfile_n_13
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.896    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 2.115ns (18.519%)  route 9.306ns (81.481%))
  Logic Levels:           11  (LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 f  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 f  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.563     8.792    man/sel_mux/M_reg_current_position_q[13]_i_12
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.298     9.090 f  man/sel_mux/M_reg_current_position_q[13]_i_22/O
                         net (fo=8, routed)           0.837     9.928    man/regfile/M_reg_current_position_q[4]_i_8_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.052 f  man/regfile/M_reg_current_position_q[13]_i_26/O
                         net (fo=9, routed)           0.705    10.756    man/regfile/M_reg_current_position_q[13]_i_26_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.880 f  man/regfile/M_reg_current_position_q[13]_i_14/O
                         net (fo=14, routed)          1.060    11.941    man/regfile/M_reg_current_position_q[13]_i_14_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.065 f  man/regfile/M_reg_current_position_q[6]_i_6/O
                         net (fo=1, routed)           0.991    13.055    man/regfile/M_reg_current_position_q[6]_i_6_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.179 f  man/regfile/M_reg_current_position_q[6]_i_1/O
                         net (fo=15, routed)          0.922    14.101    man/regfile/M_alu16_out[6]
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  man/regfile/M_phase_q_rep[0]_i_9/O
                         net (fo=14, routed)          0.888    15.114    man/regfile/M_phase_q_rep[0]_i_9_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.238 f  man/regfile/FSM_sequential_M_phase_q[5]_i_10/O
                         net (fo=2, routed)           0.574    15.812    man/regfile/FSM_sequential_M_phase_q[5]_i_10_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  man/regfile/FSM_sequential_M_phase_q[5]_i_1_comp/O
                         net (fo=13, routed)          0.621    16.557    man/regfile_n_13
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.896    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 2.115ns (18.519%)  route 9.306ns (81.481%))
  Logic Levels:           11  (LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 f  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 f  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.563     8.792    man/sel_mux/M_reg_current_position_q[13]_i_12
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.298     9.090 f  man/sel_mux/M_reg_current_position_q[13]_i_22/O
                         net (fo=8, routed)           0.837     9.928    man/regfile/M_reg_current_position_q[4]_i_8_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.052 f  man/regfile/M_reg_current_position_q[13]_i_26/O
                         net (fo=9, routed)           0.705    10.756    man/regfile/M_reg_current_position_q[13]_i_26_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.880 f  man/regfile/M_reg_current_position_q[13]_i_14/O
                         net (fo=14, routed)          1.060    11.941    man/regfile/M_reg_current_position_q[13]_i_14_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.065 f  man/regfile/M_reg_current_position_q[6]_i_6/O
                         net (fo=1, routed)           0.991    13.055    man/regfile/M_reg_current_position_q[6]_i_6_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.179 f  man/regfile/M_reg_current_position_q[6]_i_1/O
                         net (fo=15, routed)          0.922    14.101    man/regfile/M_alu16_out[6]
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  man/regfile/M_phase_q_rep[0]_i_9/O
                         net (fo=14, routed)          0.888    15.114    man/regfile/M_phase_q_rep[0]_i_9_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.238 f  man/regfile/FSM_sequential_M_phase_q[5]_i_10/O
                         net (fo=2, routed)           0.574    15.812    man/regfile/FSM_sequential_M_phase_q[5]_i_10_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  man/regfile/FSM_sequential_M_phase_q[5]_i_1_comp/O
                         net (fo=13, routed)          0.621    16.557    man/regfile_n_13
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.896    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 2.115ns (18.519%)  route 9.306ns (81.481%))
  Logic Levels:           11  (LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.552     5.136    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=118, routed)         1.123     6.715    man/alu16/add/Q[2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.839 r  man/alu16/add/s0_carry__0_i_36/O
                         net (fo=64, routed)          1.021     7.860    man/regfile/s0_carry__2_i_9_0[0]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.984 f  man/regfile/M_temp_encoding_q[14]_i_25/O
                         net (fo=1, routed)           0.000     7.984    man/regfile/M_temp_encoding_q[14]_i_25_n_0
    SLICE_X48Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     8.229 f  man/regfile/M_temp_encoding_q_reg[14]_i_22/O
                         net (fo=3, routed)           0.563     8.792    man/sel_mux/M_reg_current_position_q[13]_i_12
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.298     9.090 f  man/sel_mux/M_reg_current_position_q[13]_i_22/O
                         net (fo=8, routed)           0.837     9.928    man/regfile/M_reg_current_position_q[4]_i_8_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.052 f  man/regfile/M_reg_current_position_q[13]_i_26/O
                         net (fo=9, routed)           0.705    10.756    man/regfile/M_reg_current_position_q[13]_i_26_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.880 f  man/regfile/M_reg_current_position_q[13]_i_14/O
                         net (fo=14, routed)          1.060    11.941    man/regfile/M_reg_current_position_q[13]_i_14_n_0
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.065 f  man/regfile/M_reg_current_position_q[6]_i_6/O
                         net (fo=1, routed)           0.991    13.055    man/regfile/M_reg_current_position_q[6]_i_6_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.179 f  man/regfile/M_reg_current_position_q[6]_i_1/O
                         net (fo=15, routed)          0.922    14.101    man/regfile/M_alu16_out[6]
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.225 f  man/regfile/M_phase_q_rep[0]_i_9/O
                         net (fo=14, routed)          0.888    15.114    man/regfile/M_phase_q_rep[0]_i_9_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.238 f  man/regfile/FSM_sequential_M_phase_q[5]_i_10/O
                         net (fo=2, routed)           0.574    15.812    man/regfile/FSM_sequential_M_phase_q[5]_i_10_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  man/regfile/FSM_sequential_M_phase_q[5]_i_1_comp/O
                         net (fo=13, routed)          0.621    16.557    man/regfile_n_13
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.896    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                 -1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.557     1.501    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[12]/Q
                         net (fo=1, routed)           0.057     1.699    man/led_out_gen_0[1].led_out/M_temp_encoding_q[12]
    SLICE_X32Y86         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.824     2.014    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y86         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[12]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.047     1.561    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.158%)  route 0.119ns (45.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.496    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[14]/Q
                         net (fo=1, routed)           0.119     1.756    man/led_out_gen_0[2].led_out/M_temp_encoding_q[14]
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.819     2.009    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[14]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.072     1.602    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.559     1.503    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[14]/Q
                         net (fo=1, routed)           0.100     1.744    man/led_out_gen_0[3].led_out/M_temp_encoding_q[14]
    SLICE_X31Y88         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.827     2.017    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[14]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.070     1.589    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.496    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/Q
                         net (fo=1, routed)           0.122     1.759    man/led_out_gen_0[2].led_out/M_temp_encoding_q[0]
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.819     2.009    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.070     1.600    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.559     1.503    man/led_out_gen_0[3].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.758    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[3]
    SLICE_X30Y89         LUT5 (Prop_lut5_I3_O)        0.048     1.806 r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.806    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X30Y89         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.827     2.017    man/led_out_gen_0[3].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.131     1.647    man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.553     1.497    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.102     1.740    man/led_out_gen_0[2].led_out/M_temp_encoding_q[10]
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.819     2.009    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.066     1.577    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.553     1.497    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X34Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[9]/Q
                         net (fo=1, routed)           0.116     1.777    man/led_out_gen_0[2].led_out/M_temp_encoding_q[9]
    SLICE_X33Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.820     2.010    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[9]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.072     1.603    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.496    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.116     1.776    man/led_out_gen_0[2].led_out/M_temp_encoding_q[8]
    SLICE_X33Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.819     2.009    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.072     1.602    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.556     1.500    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/Q
                         net (fo=1, routed)           0.116     1.780    man/led_out_gen_0[1].led_out/M_temp_encoding_q[5]
    SLICE_X32Y85         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.824     2.014    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.070     1.605    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.553     1.497    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X34Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[5]/Q
                         net (fo=1, routed)           0.116     1.777    man/led_out_gen_0[2].led_out/M_temp_encoding_q[5]
    SLICE_X33Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.820     2.010    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[5]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.066     1.597    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y73   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y75   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y73   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y73   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y74   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   man/FSM_sequential_M_phase_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84   man/FSM_sequential_M_phase_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   man/FSM_sequential_M_phase_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   man/FSM_sequential_M_phase_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   man/FSM_sequential_M_phase_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   man/FSM_sequential_M_phase_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y91   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y93   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y93   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y94   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   man/M_phase_q_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   man/M_phase_q_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y89   man/M_phase_q_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y93   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y93   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y94   man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y82   man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y84   man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y84   man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y82   man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[1]/C



