INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:09:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.615ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 3.653ns (57.800%)  route 2.667ns (42.200%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1785, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X12Y45         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.505     1.267    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[14]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.043     1.310 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_29/O
                         net (fo=1, routed)           0.290     1.600    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_29_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I2_O)        0.043     1.643 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.643    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.894 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.943 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.943    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.992 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.992    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.041 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.041    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.090 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.091    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.140 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.140    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.189 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.189    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.238 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.238    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.342 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=22, routed)          0.281     2.623    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X16Y51         LUT4 (Prop_lut4_I2_O)        0.120     2.743 f  mulf1/operator/RoundingAdder/Mfull_c0_i_33/O
                         net (fo=2, routed)           0.289     3.032    mulf1/operator/RoundingAdder/Mfull_c0_i_33_n_0
    SLICE_X16Y53         LUT6 (Prop_lut6_I4_O)        0.043     3.075 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27/O
                         net (fo=1, routed)           0.174     3.250    mulf1/operator/RoundingAdder/Mfull_c0_i_27_n_0
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.043     3.293 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.090     3.383    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X17Y51         LUT4 (Prop_lut4_I0_O)        0.043     3.426 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.230     3.655    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X18Y52         LUT6 (Prop_lut6_I1_O)        0.043     3.698 r  mulf1/operator/RoundingAdder/Mfull_c0_i_6__0/O
                         net (fo=1, routed)           0.307     4.006    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[11]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[11]_P[20])
                                                      2.280     6.286 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[20]
                         net (fo=2, routed)           0.500     6.785    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][3]
    SLICE_X20Y53         LUT5 (Prop_lut5_I3_O)        0.043     6.828 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.828    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[2]_0[1]
    SLICE_X20Y53         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1785, unset)         0.483     3.183    mulf2/operator/SignificandMultiplication/clk
    SLICE_X20Y53         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X20Y53         FDRE (Setup_fdre_C_D)        0.066     3.213    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 -3.615    




