// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FauFTB(
  input          clock,
  input          reset,
  input  [35:0]  io_reset_vector,
  input  [40:0]  io_in_bits_s0_pc_0,
  input  [40:0]  io_in_bits_s0_pc_1,
  input  [40:0]  io_in_bits_s0_pc_2,
  input  [40:0]  io_in_bits_s0_pc_3,
  output [40:0]  io_out_s1_pc_0,
  output [40:0]  io_out_s1_pc_1,
  output [40:0]  io_out_s1_pc_2,
  output [40:0]  io_out_s1_pc_3,
  output         io_out_s1_full_pred_0_br_taken_mask_0,
  output         io_out_s1_full_pred_0_br_taken_mask_1,
  output         io_out_s1_full_pred_0_slot_valids_0,
  output         io_out_s1_full_pred_0_slot_valids_1,
  output [40:0]  io_out_s1_full_pred_0_targets_0,
  output [40:0]  io_out_s1_full_pred_0_targets_1,
  output [3:0]   io_out_s1_full_pred_0_offsets_0,
  output [3:0]   io_out_s1_full_pred_0_offsets_1,
  output [40:0]  io_out_s1_full_pred_0_fallThroughAddr,
  output         io_out_s1_full_pred_0_is_br_sharing,
  output         io_out_s1_full_pred_0_hit,
  output         io_out_s1_full_pred_1_br_taken_mask_0,
  output         io_out_s1_full_pred_1_br_taken_mask_1,
  output         io_out_s1_full_pred_1_slot_valids_0,
  output         io_out_s1_full_pred_1_slot_valids_1,
  output [40:0]  io_out_s1_full_pred_1_targets_0,
  output [40:0]  io_out_s1_full_pred_1_targets_1,
  output [3:0]   io_out_s1_full_pred_1_offsets_0,
  output [3:0]   io_out_s1_full_pred_1_offsets_1,
  output [40:0]  io_out_s1_full_pred_1_fallThroughAddr,
  output         io_out_s1_full_pred_1_is_br_sharing,
  output         io_out_s1_full_pred_1_hit,
  output         io_out_s1_full_pred_2_br_taken_mask_0,
  output         io_out_s1_full_pred_2_br_taken_mask_1,
  output         io_out_s1_full_pred_2_slot_valids_0,
  output         io_out_s1_full_pred_2_slot_valids_1,
  output [40:0]  io_out_s1_full_pred_2_targets_0,
  output [40:0]  io_out_s1_full_pred_2_targets_1,
  output [3:0]   io_out_s1_full_pred_2_offsets_0,
  output [3:0]   io_out_s1_full_pred_2_offsets_1,
  output [40:0]  io_out_s1_full_pred_2_fallThroughAddr,
  output         io_out_s1_full_pred_2_is_br_sharing,
  output         io_out_s1_full_pred_2_hit,
  output         io_out_s1_full_pred_3_br_taken_mask_0,
  output         io_out_s1_full_pred_3_br_taken_mask_1,
  output         io_out_s1_full_pred_3_slot_valids_0,
  output         io_out_s1_full_pred_3_slot_valids_1,
  output [40:0]  io_out_s1_full_pred_3_targets_0,
  output [40:0]  io_out_s1_full_pred_3_targets_1,
  output [3:0]   io_out_s1_full_pred_3_offsets_0,
  output [3:0]   io_out_s1_full_pred_3_offsets_1,
  output [40:0]  io_out_s1_full_pred_3_fallThroughAddr,
  output         io_out_s1_full_pred_3_fallThroughErr,
  output         io_out_s1_full_pred_3_is_br_sharing,
  output         io_out_s1_full_pred_3_hit,
  output [222:0] io_out_last_stage_meta,
  input          io_ctrl_ubtb_enable,
  input          io_s0_fire_0,
  input          io_s0_fire_1,
  input          io_s0_fire_2,
  input          io_s0_fire_3,
  input          io_s1_fire_0,
  input          io_s2_fire_0,
  input          io_update_valid,
  input  [40:0]  io_update_bits_pc,
  input  [3:0]   io_update_bits_ftb_entry_brSlots_0_offset,
  input  [11:0]  io_update_bits_ftb_entry_brSlots_0_lower,
  input  [1:0]   io_update_bits_ftb_entry_brSlots_0_tarStat,
  input          io_update_bits_ftb_entry_brSlots_0_valid,
  input  [3:0]   io_update_bits_ftb_entry_tailSlot_offset,
  input  [19:0]  io_update_bits_ftb_entry_tailSlot_lower,
  input  [1:0]   io_update_bits_ftb_entry_tailSlot_tarStat,
  input          io_update_bits_ftb_entry_tailSlot_sharing,
  input          io_update_bits_ftb_entry_tailSlot_valid,
  input  [3:0]   io_update_bits_ftb_entry_pftAddr,
  input          io_update_bits_ftb_entry_carry,
  input          io_update_bits_ftb_entry_always_taken_0,
  input          io_update_bits_ftb_entry_always_taken_1,
  input          io_update_bits_br_taken_mask_0,
  input          io_update_bits_br_taken_mask_1,
  input  [222:0] io_update_bits_meta,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value
);

  reg  [4:0]  resp_meta_pred_way_r_1;
  reg         resp_meta_hit_r_1;
  wire [3:0]  _ways_31_io_resp_brSlots_0_offset;
  wire [11:0] _ways_31_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_31_io_resp_brSlots_0_tarStat;
  wire        _ways_31_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_31_io_resp_tailSlot_offset;
  wire [19:0] _ways_31_io_resp_tailSlot_lower;
  wire [1:0]  _ways_31_io_resp_tailSlot_tarStat;
  wire        _ways_31_io_resp_tailSlot_sharing;
  wire        _ways_31_io_resp_tailSlot_valid;
  wire [3:0]  _ways_31_io_resp_pftAddr;
  wire        _ways_31_io_resp_carry;
  wire        _ways_31_io_resp_always_taken_0;
  wire        _ways_31_io_resp_always_taken_1;
  wire        _ways_31_io_resp_hit;
  wire        _ways_31_io_update_hit;
  wire [3:0]  _ways_30_io_resp_brSlots_0_offset;
  wire [11:0] _ways_30_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_30_io_resp_brSlots_0_tarStat;
  wire        _ways_30_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_30_io_resp_tailSlot_offset;
  wire [19:0] _ways_30_io_resp_tailSlot_lower;
  wire [1:0]  _ways_30_io_resp_tailSlot_tarStat;
  wire        _ways_30_io_resp_tailSlot_sharing;
  wire        _ways_30_io_resp_tailSlot_valid;
  wire [3:0]  _ways_30_io_resp_pftAddr;
  wire        _ways_30_io_resp_carry;
  wire        _ways_30_io_resp_always_taken_0;
  wire        _ways_30_io_resp_always_taken_1;
  wire        _ways_30_io_resp_hit;
  wire        _ways_30_io_update_hit;
  wire [3:0]  _ways_29_io_resp_brSlots_0_offset;
  wire [11:0] _ways_29_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_29_io_resp_brSlots_0_tarStat;
  wire        _ways_29_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_29_io_resp_tailSlot_offset;
  wire [19:0] _ways_29_io_resp_tailSlot_lower;
  wire [1:0]  _ways_29_io_resp_tailSlot_tarStat;
  wire        _ways_29_io_resp_tailSlot_sharing;
  wire        _ways_29_io_resp_tailSlot_valid;
  wire [3:0]  _ways_29_io_resp_pftAddr;
  wire        _ways_29_io_resp_carry;
  wire        _ways_29_io_resp_always_taken_0;
  wire        _ways_29_io_resp_always_taken_1;
  wire        _ways_29_io_resp_hit;
  wire        _ways_29_io_update_hit;
  wire [3:0]  _ways_28_io_resp_brSlots_0_offset;
  wire [11:0] _ways_28_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_28_io_resp_brSlots_0_tarStat;
  wire        _ways_28_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_28_io_resp_tailSlot_offset;
  wire [19:0] _ways_28_io_resp_tailSlot_lower;
  wire [1:0]  _ways_28_io_resp_tailSlot_tarStat;
  wire        _ways_28_io_resp_tailSlot_sharing;
  wire        _ways_28_io_resp_tailSlot_valid;
  wire [3:0]  _ways_28_io_resp_pftAddr;
  wire        _ways_28_io_resp_carry;
  wire        _ways_28_io_resp_always_taken_0;
  wire        _ways_28_io_resp_always_taken_1;
  wire        _ways_28_io_resp_hit;
  wire        _ways_28_io_update_hit;
  wire [3:0]  _ways_27_io_resp_brSlots_0_offset;
  wire [11:0] _ways_27_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_27_io_resp_brSlots_0_tarStat;
  wire        _ways_27_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_27_io_resp_tailSlot_offset;
  wire [19:0] _ways_27_io_resp_tailSlot_lower;
  wire [1:0]  _ways_27_io_resp_tailSlot_tarStat;
  wire        _ways_27_io_resp_tailSlot_sharing;
  wire        _ways_27_io_resp_tailSlot_valid;
  wire [3:0]  _ways_27_io_resp_pftAddr;
  wire        _ways_27_io_resp_carry;
  wire        _ways_27_io_resp_always_taken_0;
  wire        _ways_27_io_resp_always_taken_1;
  wire        _ways_27_io_resp_hit;
  wire        _ways_27_io_update_hit;
  wire [3:0]  _ways_26_io_resp_brSlots_0_offset;
  wire [11:0] _ways_26_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_26_io_resp_brSlots_0_tarStat;
  wire        _ways_26_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_26_io_resp_tailSlot_offset;
  wire [19:0] _ways_26_io_resp_tailSlot_lower;
  wire [1:0]  _ways_26_io_resp_tailSlot_tarStat;
  wire        _ways_26_io_resp_tailSlot_sharing;
  wire        _ways_26_io_resp_tailSlot_valid;
  wire [3:0]  _ways_26_io_resp_pftAddr;
  wire        _ways_26_io_resp_carry;
  wire        _ways_26_io_resp_always_taken_0;
  wire        _ways_26_io_resp_always_taken_1;
  wire        _ways_26_io_resp_hit;
  wire        _ways_26_io_update_hit;
  wire [3:0]  _ways_25_io_resp_brSlots_0_offset;
  wire [11:0] _ways_25_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_25_io_resp_brSlots_0_tarStat;
  wire        _ways_25_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_25_io_resp_tailSlot_offset;
  wire [19:0] _ways_25_io_resp_tailSlot_lower;
  wire [1:0]  _ways_25_io_resp_tailSlot_tarStat;
  wire        _ways_25_io_resp_tailSlot_sharing;
  wire        _ways_25_io_resp_tailSlot_valid;
  wire [3:0]  _ways_25_io_resp_pftAddr;
  wire        _ways_25_io_resp_carry;
  wire        _ways_25_io_resp_always_taken_0;
  wire        _ways_25_io_resp_always_taken_1;
  wire        _ways_25_io_resp_hit;
  wire        _ways_25_io_update_hit;
  wire [3:0]  _ways_24_io_resp_brSlots_0_offset;
  wire [11:0] _ways_24_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_24_io_resp_brSlots_0_tarStat;
  wire        _ways_24_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_24_io_resp_tailSlot_offset;
  wire [19:0] _ways_24_io_resp_tailSlot_lower;
  wire [1:0]  _ways_24_io_resp_tailSlot_tarStat;
  wire        _ways_24_io_resp_tailSlot_sharing;
  wire        _ways_24_io_resp_tailSlot_valid;
  wire [3:0]  _ways_24_io_resp_pftAddr;
  wire        _ways_24_io_resp_carry;
  wire        _ways_24_io_resp_always_taken_0;
  wire        _ways_24_io_resp_always_taken_1;
  wire        _ways_24_io_resp_hit;
  wire        _ways_24_io_update_hit;
  wire [3:0]  _ways_23_io_resp_brSlots_0_offset;
  wire [11:0] _ways_23_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_23_io_resp_brSlots_0_tarStat;
  wire        _ways_23_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_23_io_resp_tailSlot_offset;
  wire [19:0] _ways_23_io_resp_tailSlot_lower;
  wire [1:0]  _ways_23_io_resp_tailSlot_tarStat;
  wire        _ways_23_io_resp_tailSlot_sharing;
  wire        _ways_23_io_resp_tailSlot_valid;
  wire [3:0]  _ways_23_io_resp_pftAddr;
  wire        _ways_23_io_resp_carry;
  wire        _ways_23_io_resp_always_taken_0;
  wire        _ways_23_io_resp_always_taken_1;
  wire        _ways_23_io_resp_hit;
  wire        _ways_23_io_update_hit;
  wire [3:0]  _ways_22_io_resp_brSlots_0_offset;
  wire [11:0] _ways_22_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_22_io_resp_brSlots_0_tarStat;
  wire        _ways_22_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_22_io_resp_tailSlot_offset;
  wire [19:0] _ways_22_io_resp_tailSlot_lower;
  wire [1:0]  _ways_22_io_resp_tailSlot_tarStat;
  wire        _ways_22_io_resp_tailSlot_sharing;
  wire        _ways_22_io_resp_tailSlot_valid;
  wire [3:0]  _ways_22_io_resp_pftAddr;
  wire        _ways_22_io_resp_carry;
  wire        _ways_22_io_resp_always_taken_0;
  wire        _ways_22_io_resp_always_taken_1;
  wire        _ways_22_io_resp_hit;
  wire        _ways_22_io_update_hit;
  wire [3:0]  _ways_21_io_resp_brSlots_0_offset;
  wire [11:0] _ways_21_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_21_io_resp_brSlots_0_tarStat;
  wire        _ways_21_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_21_io_resp_tailSlot_offset;
  wire [19:0] _ways_21_io_resp_tailSlot_lower;
  wire [1:0]  _ways_21_io_resp_tailSlot_tarStat;
  wire        _ways_21_io_resp_tailSlot_sharing;
  wire        _ways_21_io_resp_tailSlot_valid;
  wire [3:0]  _ways_21_io_resp_pftAddr;
  wire        _ways_21_io_resp_carry;
  wire        _ways_21_io_resp_always_taken_0;
  wire        _ways_21_io_resp_always_taken_1;
  wire        _ways_21_io_resp_hit;
  wire        _ways_21_io_update_hit;
  wire [3:0]  _ways_20_io_resp_brSlots_0_offset;
  wire [11:0] _ways_20_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_20_io_resp_brSlots_0_tarStat;
  wire        _ways_20_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_20_io_resp_tailSlot_offset;
  wire [19:0] _ways_20_io_resp_tailSlot_lower;
  wire [1:0]  _ways_20_io_resp_tailSlot_tarStat;
  wire        _ways_20_io_resp_tailSlot_sharing;
  wire        _ways_20_io_resp_tailSlot_valid;
  wire [3:0]  _ways_20_io_resp_pftAddr;
  wire        _ways_20_io_resp_carry;
  wire        _ways_20_io_resp_always_taken_0;
  wire        _ways_20_io_resp_always_taken_1;
  wire        _ways_20_io_resp_hit;
  wire        _ways_20_io_update_hit;
  wire [3:0]  _ways_19_io_resp_brSlots_0_offset;
  wire [11:0] _ways_19_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_19_io_resp_brSlots_0_tarStat;
  wire        _ways_19_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_19_io_resp_tailSlot_offset;
  wire [19:0] _ways_19_io_resp_tailSlot_lower;
  wire [1:0]  _ways_19_io_resp_tailSlot_tarStat;
  wire        _ways_19_io_resp_tailSlot_sharing;
  wire        _ways_19_io_resp_tailSlot_valid;
  wire [3:0]  _ways_19_io_resp_pftAddr;
  wire        _ways_19_io_resp_carry;
  wire        _ways_19_io_resp_always_taken_0;
  wire        _ways_19_io_resp_always_taken_1;
  wire        _ways_19_io_resp_hit;
  wire        _ways_19_io_update_hit;
  wire [3:0]  _ways_18_io_resp_brSlots_0_offset;
  wire [11:0] _ways_18_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_18_io_resp_brSlots_0_tarStat;
  wire        _ways_18_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_18_io_resp_tailSlot_offset;
  wire [19:0] _ways_18_io_resp_tailSlot_lower;
  wire [1:0]  _ways_18_io_resp_tailSlot_tarStat;
  wire        _ways_18_io_resp_tailSlot_sharing;
  wire        _ways_18_io_resp_tailSlot_valid;
  wire [3:0]  _ways_18_io_resp_pftAddr;
  wire        _ways_18_io_resp_carry;
  wire        _ways_18_io_resp_always_taken_0;
  wire        _ways_18_io_resp_always_taken_1;
  wire        _ways_18_io_resp_hit;
  wire        _ways_18_io_update_hit;
  wire [3:0]  _ways_17_io_resp_brSlots_0_offset;
  wire [11:0] _ways_17_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_17_io_resp_brSlots_0_tarStat;
  wire        _ways_17_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_17_io_resp_tailSlot_offset;
  wire [19:0] _ways_17_io_resp_tailSlot_lower;
  wire [1:0]  _ways_17_io_resp_tailSlot_tarStat;
  wire        _ways_17_io_resp_tailSlot_sharing;
  wire        _ways_17_io_resp_tailSlot_valid;
  wire [3:0]  _ways_17_io_resp_pftAddr;
  wire        _ways_17_io_resp_carry;
  wire        _ways_17_io_resp_always_taken_0;
  wire        _ways_17_io_resp_always_taken_1;
  wire        _ways_17_io_resp_hit;
  wire        _ways_17_io_update_hit;
  wire [3:0]  _ways_16_io_resp_brSlots_0_offset;
  wire [11:0] _ways_16_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_16_io_resp_brSlots_0_tarStat;
  wire        _ways_16_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_16_io_resp_tailSlot_offset;
  wire [19:0] _ways_16_io_resp_tailSlot_lower;
  wire [1:0]  _ways_16_io_resp_tailSlot_tarStat;
  wire        _ways_16_io_resp_tailSlot_sharing;
  wire        _ways_16_io_resp_tailSlot_valid;
  wire [3:0]  _ways_16_io_resp_pftAddr;
  wire        _ways_16_io_resp_carry;
  wire        _ways_16_io_resp_always_taken_0;
  wire        _ways_16_io_resp_always_taken_1;
  wire        _ways_16_io_resp_hit;
  wire        _ways_16_io_update_hit;
  wire [3:0]  _ways_15_io_resp_brSlots_0_offset;
  wire [11:0] _ways_15_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_15_io_resp_brSlots_0_tarStat;
  wire        _ways_15_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_15_io_resp_tailSlot_offset;
  wire [19:0] _ways_15_io_resp_tailSlot_lower;
  wire [1:0]  _ways_15_io_resp_tailSlot_tarStat;
  wire        _ways_15_io_resp_tailSlot_sharing;
  wire        _ways_15_io_resp_tailSlot_valid;
  wire [3:0]  _ways_15_io_resp_pftAddr;
  wire        _ways_15_io_resp_carry;
  wire        _ways_15_io_resp_always_taken_0;
  wire        _ways_15_io_resp_always_taken_1;
  wire        _ways_15_io_resp_hit;
  wire        _ways_15_io_update_hit;
  wire [3:0]  _ways_14_io_resp_brSlots_0_offset;
  wire [11:0] _ways_14_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_14_io_resp_brSlots_0_tarStat;
  wire        _ways_14_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_14_io_resp_tailSlot_offset;
  wire [19:0] _ways_14_io_resp_tailSlot_lower;
  wire [1:0]  _ways_14_io_resp_tailSlot_tarStat;
  wire        _ways_14_io_resp_tailSlot_sharing;
  wire        _ways_14_io_resp_tailSlot_valid;
  wire [3:0]  _ways_14_io_resp_pftAddr;
  wire        _ways_14_io_resp_carry;
  wire        _ways_14_io_resp_always_taken_0;
  wire        _ways_14_io_resp_always_taken_1;
  wire        _ways_14_io_resp_hit;
  wire        _ways_14_io_update_hit;
  wire [3:0]  _ways_13_io_resp_brSlots_0_offset;
  wire [11:0] _ways_13_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_13_io_resp_brSlots_0_tarStat;
  wire        _ways_13_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_13_io_resp_tailSlot_offset;
  wire [19:0] _ways_13_io_resp_tailSlot_lower;
  wire [1:0]  _ways_13_io_resp_tailSlot_tarStat;
  wire        _ways_13_io_resp_tailSlot_sharing;
  wire        _ways_13_io_resp_tailSlot_valid;
  wire [3:0]  _ways_13_io_resp_pftAddr;
  wire        _ways_13_io_resp_carry;
  wire        _ways_13_io_resp_always_taken_0;
  wire        _ways_13_io_resp_always_taken_1;
  wire        _ways_13_io_resp_hit;
  wire        _ways_13_io_update_hit;
  wire [3:0]  _ways_12_io_resp_brSlots_0_offset;
  wire [11:0] _ways_12_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_12_io_resp_brSlots_0_tarStat;
  wire        _ways_12_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_12_io_resp_tailSlot_offset;
  wire [19:0] _ways_12_io_resp_tailSlot_lower;
  wire [1:0]  _ways_12_io_resp_tailSlot_tarStat;
  wire        _ways_12_io_resp_tailSlot_sharing;
  wire        _ways_12_io_resp_tailSlot_valid;
  wire [3:0]  _ways_12_io_resp_pftAddr;
  wire        _ways_12_io_resp_carry;
  wire        _ways_12_io_resp_always_taken_0;
  wire        _ways_12_io_resp_always_taken_1;
  wire        _ways_12_io_resp_hit;
  wire        _ways_12_io_update_hit;
  wire [3:0]  _ways_11_io_resp_brSlots_0_offset;
  wire [11:0] _ways_11_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_11_io_resp_brSlots_0_tarStat;
  wire        _ways_11_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_11_io_resp_tailSlot_offset;
  wire [19:0] _ways_11_io_resp_tailSlot_lower;
  wire [1:0]  _ways_11_io_resp_tailSlot_tarStat;
  wire        _ways_11_io_resp_tailSlot_sharing;
  wire        _ways_11_io_resp_tailSlot_valid;
  wire [3:0]  _ways_11_io_resp_pftAddr;
  wire        _ways_11_io_resp_carry;
  wire        _ways_11_io_resp_always_taken_0;
  wire        _ways_11_io_resp_always_taken_1;
  wire        _ways_11_io_resp_hit;
  wire        _ways_11_io_update_hit;
  wire [3:0]  _ways_10_io_resp_brSlots_0_offset;
  wire [11:0] _ways_10_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_10_io_resp_brSlots_0_tarStat;
  wire        _ways_10_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_10_io_resp_tailSlot_offset;
  wire [19:0] _ways_10_io_resp_tailSlot_lower;
  wire [1:0]  _ways_10_io_resp_tailSlot_tarStat;
  wire        _ways_10_io_resp_tailSlot_sharing;
  wire        _ways_10_io_resp_tailSlot_valid;
  wire [3:0]  _ways_10_io_resp_pftAddr;
  wire        _ways_10_io_resp_carry;
  wire        _ways_10_io_resp_always_taken_0;
  wire        _ways_10_io_resp_always_taken_1;
  wire        _ways_10_io_resp_hit;
  wire        _ways_10_io_update_hit;
  wire [3:0]  _ways_9_io_resp_brSlots_0_offset;
  wire [11:0] _ways_9_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_9_io_resp_brSlots_0_tarStat;
  wire        _ways_9_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_9_io_resp_tailSlot_offset;
  wire [19:0] _ways_9_io_resp_tailSlot_lower;
  wire [1:0]  _ways_9_io_resp_tailSlot_tarStat;
  wire        _ways_9_io_resp_tailSlot_sharing;
  wire        _ways_9_io_resp_tailSlot_valid;
  wire [3:0]  _ways_9_io_resp_pftAddr;
  wire        _ways_9_io_resp_carry;
  wire        _ways_9_io_resp_always_taken_0;
  wire        _ways_9_io_resp_always_taken_1;
  wire        _ways_9_io_resp_hit;
  wire        _ways_9_io_update_hit;
  wire [3:0]  _ways_8_io_resp_brSlots_0_offset;
  wire [11:0] _ways_8_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_8_io_resp_brSlots_0_tarStat;
  wire        _ways_8_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_8_io_resp_tailSlot_offset;
  wire [19:0] _ways_8_io_resp_tailSlot_lower;
  wire [1:0]  _ways_8_io_resp_tailSlot_tarStat;
  wire        _ways_8_io_resp_tailSlot_sharing;
  wire        _ways_8_io_resp_tailSlot_valid;
  wire [3:0]  _ways_8_io_resp_pftAddr;
  wire        _ways_8_io_resp_carry;
  wire        _ways_8_io_resp_always_taken_0;
  wire        _ways_8_io_resp_always_taken_1;
  wire        _ways_8_io_resp_hit;
  wire        _ways_8_io_update_hit;
  wire [3:0]  _ways_7_io_resp_brSlots_0_offset;
  wire [11:0] _ways_7_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_7_io_resp_brSlots_0_tarStat;
  wire        _ways_7_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_7_io_resp_tailSlot_offset;
  wire [19:0] _ways_7_io_resp_tailSlot_lower;
  wire [1:0]  _ways_7_io_resp_tailSlot_tarStat;
  wire        _ways_7_io_resp_tailSlot_sharing;
  wire        _ways_7_io_resp_tailSlot_valid;
  wire [3:0]  _ways_7_io_resp_pftAddr;
  wire        _ways_7_io_resp_carry;
  wire        _ways_7_io_resp_always_taken_0;
  wire        _ways_7_io_resp_always_taken_1;
  wire        _ways_7_io_resp_hit;
  wire        _ways_7_io_update_hit;
  wire [3:0]  _ways_6_io_resp_brSlots_0_offset;
  wire [11:0] _ways_6_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_6_io_resp_brSlots_0_tarStat;
  wire        _ways_6_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_6_io_resp_tailSlot_offset;
  wire [19:0] _ways_6_io_resp_tailSlot_lower;
  wire [1:0]  _ways_6_io_resp_tailSlot_tarStat;
  wire        _ways_6_io_resp_tailSlot_sharing;
  wire        _ways_6_io_resp_tailSlot_valid;
  wire [3:0]  _ways_6_io_resp_pftAddr;
  wire        _ways_6_io_resp_carry;
  wire        _ways_6_io_resp_always_taken_0;
  wire        _ways_6_io_resp_always_taken_1;
  wire        _ways_6_io_resp_hit;
  wire        _ways_6_io_update_hit;
  wire [3:0]  _ways_5_io_resp_brSlots_0_offset;
  wire [11:0] _ways_5_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_5_io_resp_brSlots_0_tarStat;
  wire        _ways_5_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_5_io_resp_tailSlot_offset;
  wire [19:0] _ways_5_io_resp_tailSlot_lower;
  wire [1:0]  _ways_5_io_resp_tailSlot_tarStat;
  wire        _ways_5_io_resp_tailSlot_sharing;
  wire        _ways_5_io_resp_tailSlot_valid;
  wire [3:0]  _ways_5_io_resp_pftAddr;
  wire        _ways_5_io_resp_carry;
  wire        _ways_5_io_resp_always_taken_0;
  wire        _ways_5_io_resp_always_taken_1;
  wire        _ways_5_io_resp_hit;
  wire        _ways_5_io_update_hit;
  wire [3:0]  _ways_4_io_resp_brSlots_0_offset;
  wire [11:0] _ways_4_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_4_io_resp_brSlots_0_tarStat;
  wire        _ways_4_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_4_io_resp_tailSlot_offset;
  wire [19:0] _ways_4_io_resp_tailSlot_lower;
  wire [1:0]  _ways_4_io_resp_tailSlot_tarStat;
  wire        _ways_4_io_resp_tailSlot_sharing;
  wire        _ways_4_io_resp_tailSlot_valid;
  wire [3:0]  _ways_4_io_resp_pftAddr;
  wire        _ways_4_io_resp_carry;
  wire        _ways_4_io_resp_always_taken_0;
  wire        _ways_4_io_resp_always_taken_1;
  wire        _ways_4_io_resp_hit;
  wire        _ways_4_io_update_hit;
  wire [3:0]  _ways_3_io_resp_brSlots_0_offset;
  wire [11:0] _ways_3_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_3_io_resp_brSlots_0_tarStat;
  wire        _ways_3_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_3_io_resp_tailSlot_offset;
  wire [19:0] _ways_3_io_resp_tailSlot_lower;
  wire [1:0]  _ways_3_io_resp_tailSlot_tarStat;
  wire        _ways_3_io_resp_tailSlot_sharing;
  wire        _ways_3_io_resp_tailSlot_valid;
  wire [3:0]  _ways_3_io_resp_pftAddr;
  wire        _ways_3_io_resp_carry;
  wire        _ways_3_io_resp_always_taken_0;
  wire        _ways_3_io_resp_always_taken_1;
  wire        _ways_3_io_resp_hit;
  wire        _ways_3_io_update_hit;
  wire [3:0]  _ways_2_io_resp_brSlots_0_offset;
  wire [11:0] _ways_2_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_2_io_resp_brSlots_0_tarStat;
  wire        _ways_2_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_2_io_resp_tailSlot_offset;
  wire [19:0] _ways_2_io_resp_tailSlot_lower;
  wire [1:0]  _ways_2_io_resp_tailSlot_tarStat;
  wire        _ways_2_io_resp_tailSlot_sharing;
  wire        _ways_2_io_resp_tailSlot_valid;
  wire [3:0]  _ways_2_io_resp_pftAddr;
  wire        _ways_2_io_resp_carry;
  wire        _ways_2_io_resp_always_taken_0;
  wire        _ways_2_io_resp_always_taken_1;
  wire        _ways_2_io_resp_hit;
  wire        _ways_2_io_update_hit;
  wire [3:0]  _ways_1_io_resp_brSlots_0_offset;
  wire [11:0] _ways_1_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_1_io_resp_brSlots_0_tarStat;
  wire        _ways_1_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_1_io_resp_tailSlot_offset;
  wire [19:0] _ways_1_io_resp_tailSlot_lower;
  wire [1:0]  _ways_1_io_resp_tailSlot_tarStat;
  wire        _ways_1_io_resp_tailSlot_sharing;
  wire        _ways_1_io_resp_tailSlot_valid;
  wire [3:0]  _ways_1_io_resp_pftAddr;
  wire        _ways_1_io_resp_carry;
  wire        _ways_1_io_resp_always_taken_0;
  wire        _ways_1_io_resp_always_taken_1;
  wire        _ways_1_io_resp_hit;
  wire        _ways_1_io_update_hit;
  wire [3:0]  _ways_0_io_resp_brSlots_0_offset;
  wire [11:0] _ways_0_io_resp_brSlots_0_lower;
  wire [1:0]  _ways_0_io_resp_brSlots_0_tarStat;
  wire        _ways_0_io_resp_brSlots_0_valid;
  wire [3:0]  _ways_0_io_resp_tailSlot_offset;
  wire [19:0] _ways_0_io_resp_tailSlot_lower;
  wire [1:0]  _ways_0_io_resp_tailSlot_tarStat;
  wire        _ways_0_io_resp_tailSlot_sharing;
  wire        _ways_0_io_resp_tailSlot_valid;
  wire [3:0]  _ways_0_io_resp_pftAddr;
  wire        _ways_0_io_resp_carry;
  wire        _ways_0_io_resp_always_taken_0;
  wire        _ways_0_io_resp_always_taken_1;
  wire        _ways_0_io_resp_hit;
  wire        _ways_0_io_update_hit;
  wire [35:0] _reset_vector_delay_io_out;
  reg  [40:0] s1_pc_dup_0;
  reg  [40:0] s1_pc_dup_1;
  reg  [40:0] s1_pc_dup_2;
  reg  [40:0] s1_pc_dup_3;
  reg         REG;
  reg         REG_1;
  reg  [1:0]  ctrs_0_0;
  reg  [1:0]  ctrs_0_1;
  reg  [1:0]  ctrs_1_0;
  reg  [1:0]  ctrs_1_1;
  reg  [1:0]  ctrs_2_0;
  reg  [1:0]  ctrs_2_1;
  reg  [1:0]  ctrs_3_0;
  reg  [1:0]  ctrs_3_1;
  reg  [1:0]  ctrs_4_0;
  reg  [1:0]  ctrs_4_1;
  reg  [1:0]  ctrs_5_0;
  reg  [1:0]  ctrs_5_1;
  reg  [1:0]  ctrs_6_0;
  reg  [1:0]  ctrs_6_1;
  reg  [1:0]  ctrs_7_0;
  reg  [1:0]  ctrs_7_1;
  reg  [1:0]  ctrs_8_0;
  reg  [1:0]  ctrs_8_1;
  reg  [1:0]  ctrs_9_0;
  reg  [1:0]  ctrs_9_1;
  reg  [1:0]  ctrs_10_0;
  reg  [1:0]  ctrs_10_1;
  reg  [1:0]  ctrs_11_0;
  reg  [1:0]  ctrs_11_1;
  reg  [1:0]  ctrs_12_0;
  reg  [1:0]  ctrs_12_1;
  reg  [1:0]  ctrs_13_0;
  reg  [1:0]  ctrs_13_1;
  reg  [1:0]  ctrs_14_0;
  reg  [1:0]  ctrs_14_1;
  reg  [1:0]  ctrs_15_0;
  reg  [1:0]  ctrs_15_1;
  reg  [1:0]  ctrs_16_0;
  reg  [1:0]  ctrs_16_1;
  reg  [1:0]  ctrs_17_0;
  reg  [1:0]  ctrs_17_1;
  reg  [1:0]  ctrs_18_0;
  reg  [1:0]  ctrs_18_1;
  reg  [1:0]  ctrs_19_0;
  reg  [1:0]  ctrs_19_1;
  reg  [1:0]  ctrs_20_0;
  reg  [1:0]  ctrs_20_1;
  reg  [1:0]  ctrs_21_0;
  reg  [1:0]  ctrs_21_1;
  reg  [1:0]  ctrs_22_0;
  reg  [1:0]  ctrs_22_1;
  reg  [1:0]  ctrs_23_0;
  reg  [1:0]  ctrs_23_1;
  reg  [1:0]  ctrs_24_0;
  reg  [1:0]  ctrs_24_1;
  reg  [1:0]  ctrs_25_0;
  reg  [1:0]  ctrs_25_1;
  reg  [1:0]  ctrs_26_0;
  reg  [1:0]  ctrs_26_1;
  reg  [1:0]  ctrs_27_0;
  reg  [1:0]  ctrs_27_1;
  reg  [1:0]  ctrs_28_0;
  reg  [1:0]  ctrs_28_1;
  reg  [1:0]  ctrs_29_0;
  reg  [1:0]  ctrs_29_1;
  reg  [1:0]  ctrs_30_0;
  reg  [1:0]  ctrs_30_1;
  reg  [1:0]  ctrs_31_0;
  reg  [1:0]  ctrs_31_1;
  reg  [30:0] state_reg;
  wire [31:0] s1_hit_oh =
    {_ways_31_io_resp_hit,
     _ways_30_io_resp_hit,
     _ways_29_io_resp_hit,
     _ways_28_io_resp_hit,
     _ways_27_io_resp_hit,
     _ways_26_io_resp_hit,
     _ways_25_io_resp_hit,
     _ways_24_io_resp_hit,
     _ways_23_io_resp_hit,
     _ways_22_io_resp_hit,
     _ways_21_io_resp_hit,
     _ways_20_io_resp_hit,
     _ways_19_io_resp_hit,
     _ways_18_io_resp_hit,
     _ways_17_io_resp_hit,
     _ways_16_io_resp_hit,
     _ways_15_io_resp_hit,
     _ways_14_io_resp_hit,
     _ways_13_io_resp_hit,
     _ways_12_io_resp_hit,
     _ways_11_io_resp_hit,
     _ways_10_io_resp_hit,
     _ways_9_io_resp_hit,
     _ways_8_io_resp_hit,
     _ways_7_io_resp_hit,
     _ways_6_io_resp_hit,
     _ways_5_io_resp_hit,
     _ways_4_io_resp_hit,
     _ways_3_io_resp_hit,
     _ways_2_io_resp_hit,
     _ways_1_io_resp_hit,
     _ways_0_io_resp_hit};
  wire        _target_T_18 = _ways_0_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_19 = _ways_0_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_20 = _ways_0_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_0_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_0_io_resp_carry, _ways_0_io_resp_pftAddr};
  wire [40:0] _s1_possible_full_preds_31_fallThroughAddr_T = 41'(s1_pc_dup_0 + 41'h20);
  wire        _target_T_45 = _ways_1_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_46 = _ways_1_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_47 = _ways_1_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_1_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_1_io_resp_carry, _ways_1_io_resp_pftAddr};
  wire        _target_T_72 = _ways_2_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_73 = _ways_2_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_74 = _ways_2_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_2_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_2_io_resp_carry, _ways_2_io_resp_pftAddr};
  wire        _target_T_99 = _ways_3_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_100 = _ways_3_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_101 = _ways_3_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_3_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_3_io_resp_carry, _ways_3_io_resp_pftAddr};
  wire        _target_T_126 = _ways_4_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_127 = _ways_4_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_128 = _ways_4_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_4_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_4_io_resp_carry, _ways_4_io_resp_pftAddr};
  wire        _target_T_153 = _ways_5_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_154 = _ways_5_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_155 = _ways_5_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_5_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_5_io_resp_carry, _ways_5_io_resp_pftAddr};
  wire        _target_T_180 = _ways_6_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_181 = _ways_6_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_182 = _ways_6_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_6_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_6_io_resp_carry, _ways_6_io_resp_pftAddr};
  wire        _target_T_207 = _ways_7_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_208 = _ways_7_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_209 = _ways_7_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_7_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_7_io_resp_carry, _ways_7_io_resp_pftAddr};
  wire        _target_T_234 = _ways_8_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_235 = _ways_8_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_236 = _ways_8_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_8_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_8_io_resp_carry, _ways_8_io_resp_pftAddr};
  wire        _target_T_261 = _ways_9_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_262 = _ways_9_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_263 = _ways_9_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_9_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_9_io_resp_carry, _ways_9_io_resp_pftAddr};
  wire        _target_T_288 = _ways_10_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_289 = _ways_10_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_290 = _ways_10_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_10_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_10_io_resp_carry, _ways_10_io_resp_pftAddr};
  wire        _target_T_315 = _ways_11_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_316 = _ways_11_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_317 = _ways_11_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_11_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_11_io_resp_carry, _ways_11_io_resp_pftAddr};
  wire        _target_T_342 = _ways_12_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_343 = _ways_12_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_344 = _ways_12_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_12_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_12_io_resp_carry, _ways_12_io_resp_pftAddr};
  wire        _target_T_369 = _ways_13_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_370 = _ways_13_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_371 = _ways_13_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_13_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_13_io_resp_carry, _ways_13_io_resp_pftAddr};
  wire        _target_T_396 = _ways_14_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_397 = _ways_14_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_398 = _ways_14_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_14_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_14_io_resp_carry, _ways_14_io_resp_pftAddr};
  wire        _target_T_423 = _ways_15_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_424 = _ways_15_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_425 = _ways_15_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_15_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_15_io_resp_carry, _ways_15_io_resp_pftAddr};
  wire        _target_T_450 = _ways_16_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_451 = _ways_16_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_452 = _ways_16_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_16_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_16_io_resp_carry, _ways_16_io_resp_pftAddr};
  wire        _target_T_477 = _ways_17_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_478 = _ways_17_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_479 = _ways_17_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_17_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_17_io_resp_carry, _ways_17_io_resp_pftAddr};
  wire        _target_T_504 = _ways_18_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_505 = _ways_18_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_506 = _ways_18_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_18_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_18_io_resp_carry, _ways_18_io_resp_pftAddr};
  wire        _target_T_531 = _ways_19_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_532 = _ways_19_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_533 = _ways_19_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_19_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_19_io_resp_carry, _ways_19_io_resp_pftAddr};
  wire        _target_T_558 = _ways_20_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_559 = _ways_20_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_560 = _ways_20_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_20_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_20_io_resp_carry, _ways_20_io_resp_pftAddr};
  wire        _target_T_585 = _ways_21_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_586 = _ways_21_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_587 = _ways_21_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_21_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_21_io_resp_carry, _ways_21_io_resp_pftAddr};
  wire        _target_T_612 = _ways_22_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_613 = _ways_22_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_614 = _ways_22_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_22_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_22_io_resp_carry, _ways_22_io_resp_pftAddr};
  wire        _target_T_639 = _ways_23_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_640 = _ways_23_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_641 = _ways_23_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_23_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_23_io_resp_carry, _ways_23_io_resp_pftAddr};
  wire        _target_T_666 = _ways_24_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_667 = _ways_24_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_668 = _ways_24_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_24_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_24_io_resp_carry, _ways_24_io_resp_pftAddr};
  wire        _target_T_693 = _ways_25_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_694 = _ways_25_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_695 = _ways_25_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_25_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_25_io_resp_carry, _ways_25_io_resp_pftAddr};
  wire        _target_T_720 = _ways_26_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_721 = _ways_26_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_722 = _ways_26_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_26_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_26_io_resp_carry, _ways_26_io_resp_pftAddr};
  wire        _target_T_747 = _ways_27_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_748 = _ways_27_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_749 = _ways_27_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_27_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_27_io_resp_carry, _ways_27_io_resp_pftAddr};
  wire        _target_T_774 = _ways_28_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_775 = _ways_28_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_776 = _ways_28_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_28_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_28_io_resp_carry, _ways_28_io_resp_pftAddr};
  wire        _target_T_801 = _ways_29_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_802 = _ways_29_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_803 = _ways_29_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_29_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_29_io_resp_carry, _ways_29_io_resp_pftAddr};
  wire        _target_T_828 = _ways_30_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_829 = _ways_30_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_830 = _ways_30_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_30_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_30_io_resp_carry, _ways_30_io_resp_pftAddr};
  wire        _target_T_855 = _ways_31_io_resp_tailSlot_tarStat == 2'h1;
  wire        _target_T_856 = _ways_31_io_resp_tailSlot_tarStat == 2'h2;
  wire        _target_T_857 = _ways_31_io_resp_tailSlot_tarStat == 2'h0;
  wire        s1_possible_full_preds_31_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= {_ways_31_io_resp_carry, _ways_31_io_resp_pftAddr};
  wire        _s1_hit_full_pred_T_157 =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_valid
    & _ways_0_io_resp_tailSlot_sharing | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_valid & _ways_1_io_resp_tailSlot_sharing
    | _ways_2_io_resp_hit & _ways_2_io_resp_tailSlot_valid
    & _ways_2_io_resp_tailSlot_sharing | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_valid & _ways_3_io_resp_tailSlot_sharing
    | _ways_4_io_resp_hit & _ways_4_io_resp_tailSlot_valid
    & _ways_4_io_resp_tailSlot_sharing | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_valid & _ways_5_io_resp_tailSlot_sharing
    | _ways_6_io_resp_hit & _ways_6_io_resp_tailSlot_valid
    & _ways_6_io_resp_tailSlot_sharing | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_valid & _ways_7_io_resp_tailSlot_sharing
    | _ways_8_io_resp_hit & _ways_8_io_resp_tailSlot_valid
    & _ways_8_io_resp_tailSlot_sharing | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_valid & _ways_9_io_resp_tailSlot_sharing
    | _ways_10_io_resp_hit & _ways_10_io_resp_tailSlot_valid
    & _ways_10_io_resp_tailSlot_sharing | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_valid & _ways_11_io_resp_tailSlot_sharing
    | _ways_12_io_resp_hit & _ways_12_io_resp_tailSlot_valid
    & _ways_12_io_resp_tailSlot_sharing | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_valid & _ways_13_io_resp_tailSlot_sharing
    | _ways_14_io_resp_hit & _ways_14_io_resp_tailSlot_valid
    & _ways_14_io_resp_tailSlot_sharing | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_valid & _ways_15_io_resp_tailSlot_sharing
    | _ways_16_io_resp_hit & _ways_16_io_resp_tailSlot_valid
    & _ways_16_io_resp_tailSlot_sharing | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_valid & _ways_17_io_resp_tailSlot_sharing
    | _ways_18_io_resp_hit & _ways_18_io_resp_tailSlot_valid
    & _ways_18_io_resp_tailSlot_sharing | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_valid & _ways_19_io_resp_tailSlot_sharing
    | _ways_20_io_resp_hit & _ways_20_io_resp_tailSlot_valid
    & _ways_20_io_resp_tailSlot_sharing | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_valid & _ways_21_io_resp_tailSlot_sharing
    | _ways_22_io_resp_hit & _ways_22_io_resp_tailSlot_valid
    & _ways_22_io_resp_tailSlot_sharing | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_valid & _ways_23_io_resp_tailSlot_sharing
    | _ways_24_io_resp_hit & _ways_24_io_resp_tailSlot_valid
    & _ways_24_io_resp_tailSlot_sharing | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_valid & _ways_25_io_resp_tailSlot_sharing
    | _ways_26_io_resp_hit & _ways_26_io_resp_tailSlot_valid
    & _ways_26_io_resp_tailSlot_sharing | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_valid & _ways_27_io_resp_tailSlot_sharing
    | _ways_28_io_resp_hit & _ways_28_io_resp_tailSlot_valid
    & _ways_28_io_resp_tailSlot_sharing | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_valid & _ways_29_io_resp_tailSlot_sharing
    | _ways_30_io_resp_hit & _ways_30_io_resp_tailSlot_valid
    & _ways_30_io_resp_tailSlot_sharing | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_valid & _ways_31_io_resp_tailSlot_sharing;
  wire [40:0] _s1_hit_full_pred_T_598 =
    (_ways_0_io_resp_hit
       ? (s1_possible_full_preds_0_fallThroughErr
            ? _s1_possible_full_preds_31_fallThroughAddr_T
            : {_ways_0_io_resp_carry ? 36'(s1_pc_dup_0[40:5] + 36'h1) : s1_pc_dup_0[40:5],
               _ways_0_io_resp_pftAddr,
               1'h0})
       : 41'h0)
    | (_ways_1_io_resp_hit
         ? (s1_possible_full_preds_1_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_1_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_1_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_2_io_resp_hit
         ? (s1_possible_full_preds_2_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_2_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_2_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_3_io_resp_hit
         ? (s1_possible_full_preds_3_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_3_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_3_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_4_io_resp_hit
         ? (s1_possible_full_preds_4_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_4_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_4_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_5_io_resp_hit
         ? (s1_possible_full_preds_5_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_5_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_5_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_6_io_resp_hit
         ? (s1_possible_full_preds_6_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_6_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_6_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_7_io_resp_hit
         ? (s1_possible_full_preds_7_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_7_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_7_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_8_io_resp_hit
         ? (s1_possible_full_preds_8_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_8_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_8_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_9_io_resp_hit
         ? (s1_possible_full_preds_9_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_9_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_9_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_10_io_resp_hit
         ? (s1_possible_full_preds_10_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_10_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_10_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_11_io_resp_hit
         ? (s1_possible_full_preds_11_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_11_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_11_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_12_io_resp_hit
         ? (s1_possible_full_preds_12_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_12_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_12_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_13_io_resp_hit
         ? (s1_possible_full_preds_13_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_13_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_13_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_14_io_resp_hit
         ? (s1_possible_full_preds_14_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_14_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_14_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_15_io_resp_hit
         ? (s1_possible_full_preds_15_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_15_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_15_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_16_io_resp_hit
         ? (s1_possible_full_preds_16_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_16_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_16_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_17_io_resp_hit
         ? (s1_possible_full_preds_17_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_17_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_17_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_18_io_resp_hit
         ? (s1_possible_full_preds_18_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_18_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_18_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_19_io_resp_hit
         ? (s1_possible_full_preds_19_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_19_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_19_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_20_io_resp_hit
         ? (s1_possible_full_preds_20_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_20_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_20_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_21_io_resp_hit
         ? (s1_possible_full_preds_21_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_21_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_21_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_22_io_resp_hit
         ? (s1_possible_full_preds_22_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_22_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_22_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_23_io_resp_hit
         ? (s1_possible_full_preds_23_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_23_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_23_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_24_io_resp_hit
         ? (s1_possible_full_preds_24_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_24_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_24_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_25_io_resp_hit
         ? (s1_possible_full_preds_25_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_25_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_25_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_26_io_resp_hit
         ? (s1_possible_full_preds_26_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_26_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_26_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_27_io_resp_hit
         ? (s1_possible_full_preds_27_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_27_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_27_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_28_io_resp_hit
         ? (s1_possible_full_preds_28_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_28_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_28_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_29_io_resp_hit
         ? (s1_possible_full_preds_29_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_29_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_29_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_30_io_resp_hit
         ? (s1_possible_full_preds_30_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_30_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_30_io_resp_pftAddr,
                 1'h0})
         : 41'h0)
    | (_ways_31_io_resp_hit
         ? (s1_possible_full_preds_31_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_31_io_resp_carry
                   ? 36'(s1_pc_dup_0[40:5] + 36'h1)
                   : s1_pc_dup_0[40:5],
                 _ways_31_io_resp_pftAddr,
                 1'h0})
         : 41'h0);
  wire [3:0]  _s1_hit_full_pred_T_661 =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_brSlots_0_offset : 4'h0);
  wire [3:0]  _s1_hit_full_pred_T_724 =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_tailSlot_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_tailSlot_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_tailSlot_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_tailSlot_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_tailSlot_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_tailSlot_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_tailSlot_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_tailSlot_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_tailSlot_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_tailSlot_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_tailSlot_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_tailSlot_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_tailSlot_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_tailSlot_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_tailSlot_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_tailSlot_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_tailSlot_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_tailSlot_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_tailSlot_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_tailSlot_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_tailSlot_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_tailSlot_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_tailSlot_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_tailSlot_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_tailSlot_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_tailSlot_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_tailSlot_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_tailSlot_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_tailSlot_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_tailSlot_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_tailSlot_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_tailSlot_offset : 4'h0);
  wire [40:0] _GEN =
    (_ways_0_io_resp_hit
       ? {(_ways_0_io_resp_brSlots_0_tarStat == 2'h1
             ? 28'(s1_pc_dup_0[40:13] + 28'h1)
             : 28'h0)
            | (_ways_0_io_resp_brSlots_0_tarStat == 2'h2
                 ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                 : 28'h0)
            | (_ways_0_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
          _ways_0_io_resp_brSlots_0_lower,
          1'h0}
       : 41'h0)
    | (_ways_1_io_resp_hit
         ? {(_ways_1_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_1_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_1_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_1_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_2_io_resp_hit
         ? {(_ways_2_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_2_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_2_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_2_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_3_io_resp_hit
         ? {(_ways_3_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_3_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_3_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_3_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_4_io_resp_hit
         ? {(_ways_4_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_4_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_4_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_4_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_5_io_resp_hit
         ? {(_ways_5_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_5_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_5_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_5_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_6_io_resp_hit
         ? {(_ways_6_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_6_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_6_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_6_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_7_io_resp_hit
         ? {(_ways_7_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_7_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_7_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_7_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_8_io_resp_hit
         ? {(_ways_8_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_8_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_8_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_8_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_9_io_resp_hit
         ? {(_ways_9_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_9_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_9_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_9_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_10_io_resp_hit
         ? {(_ways_10_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_10_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_10_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_10_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_11_io_resp_hit
         ? {(_ways_11_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_11_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_11_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_11_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_12_io_resp_hit
         ? {(_ways_12_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_12_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_12_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_12_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_13_io_resp_hit
         ? {(_ways_13_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_13_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_13_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_13_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_14_io_resp_hit
         ? {(_ways_14_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_14_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_14_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_14_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_15_io_resp_hit
         ? {(_ways_15_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_15_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_15_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_15_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0);
  wire [40:0] _GEN_0 =
    (_ways_16_io_resp_hit
       ? {(_ways_16_io_resp_brSlots_0_tarStat == 2'h1
             ? 28'(s1_pc_dup_0[40:13] + 28'h1)
             : 28'h0)
            | (_ways_16_io_resp_brSlots_0_tarStat == 2'h2
                 ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                 : 28'h0)
            | (_ways_16_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
          _ways_16_io_resp_brSlots_0_lower,
          1'h0}
       : 41'h0)
    | (_ways_17_io_resp_hit
         ? {(_ways_17_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_17_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_17_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_17_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_18_io_resp_hit
         ? {(_ways_18_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_18_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_18_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_18_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_19_io_resp_hit
         ? {(_ways_19_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_19_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_19_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_19_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_20_io_resp_hit
         ? {(_ways_20_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_20_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_20_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_20_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_21_io_resp_hit
         ? {(_ways_21_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_21_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_21_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_21_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_22_io_resp_hit
         ? {(_ways_22_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_22_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_22_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_22_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_23_io_resp_hit
         ? {(_ways_23_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_23_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_23_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_23_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_24_io_resp_hit
         ? {(_ways_24_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_24_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_24_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_24_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_25_io_resp_hit
         ? {(_ways_25_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_25_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_25_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_25_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_26_io_resp_hit
         ? {(_ways_26_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_26_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_26_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_26_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_27_io_resp_hit
         ? {(_ways_27_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_27_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_27_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_27_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_28_io_resp_hit
         ? {(_ways_28_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_28_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_28_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_28_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_29_io_resp_hit
         ? {(_ways_29_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_29_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_29_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_29_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_30_io_resp_hit
         ? {(_ways_30_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_30_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_30_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_30_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0)
    | (_ways_31_io_resp_hit
         ? {(_ways_31_io_resp_brSlots_0_tarStat == 2'h1
               ? 28'(s1_pc_dup_0[40:13] + 28'h1)
               : 28'h0)
              | (_ways_31_io_resp_brSlots_0_tarStat == 2'h2
                   ? 28'(s1_pc_dup_0[40:13] - 28'h1)
                   : 28'h0)
              | (_ways_31_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[40:13] : 28'h0),
            _ways_31_io_resp_brSlots_0_lower,
            1'h0}
         : 41'h0);
  wire [40:0] _s1_hit_full_pred_T_850 = _GEN | _GEN_0;
  wire [40:0] _GEN_1 =
    (_ways_0_io_resp_hit
       ? {_ways_0_io_resp_tailSlot_sharing
            ? {(_target_T_18 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                 | (_target_T_19 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                 | (_target_T_20 ? s1_pc_dup_0[40:13] : 28'h0),
               _ways_0_io_resp_tailSlot_lower[11:0]}
            : {(_target_T_18 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                 | (_target_T_19 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                 | (_target_T_20 ? s1_pc_dup_0[40:21] : 20'h0),
               _ways_0_io_resp_tailSlot_lower},
          1'h0}
       : 41'h0)
    | (_ways_1_io_resp_hit
         ? {_ways_1_io_resp_tailSlot_sharing
              ? {(_target_T_45 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_46 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_47 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_1_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_45 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_46 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_47 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_1_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_2_io_resp_hit
         ? {_ways_2_io_resp_tailSlot_sharing
              ? {(_target_T_72 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_73 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_74 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_2_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_72 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_73 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_74 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_2_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_3_io_resp_hit
         ? {_ways_3_io_resp_tailSlot_sharing
              ? {(_target_T_99 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_100 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_101 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_3_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_99 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_100 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_101 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_3_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_4_io_resp_hit
         ? {_ways_4_io_resp_tailSlot_sharing
              ? {(_target_T_126 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_127 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_128 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_4_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_126 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_127 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_128 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_4_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_5_io_resp_hit
         ? {_ways_5_io_resp_tailSlot_sharing
              ? {(_target_T_153 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_154 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_155 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_5_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_153 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_154 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_155 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_5_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_6_io_resp_hit
         ? {_ways_6_io_resp_tailSlot_sharing
              ? {(_target_T_180 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_181 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_182 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_6_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_180 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_181 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_182 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_6_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_7_io_resp_hit
         ? {_ways_7_io_resp_tailSlot_sharing
              ? {(_target_T_207 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_208 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_209 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_7_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_207 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_208 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_209 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_7_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_8_io_resp_hit
         ? {_ways_8_io_resp_tailSlot_sharing
              ? {(_target_T_234 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_235 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_236 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_8_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_234 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_235 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_236 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_8_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_9_io_resp_hit
         ? {_ways_9_io_resp_tailSlot_sharing
              ? {(_target_T_261 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_262 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_263 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_9_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_261 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_262 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_263 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_9_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_10_io_resp_hit
         ? {_ways_10_io_resp_tailSlot_sharing
              ? {(_target_T_288 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_289 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_290 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_10_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_288 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_289 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_290 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_10_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_11_io_resp_hit
         ? {_ways_11_io_resp_tailSlot_sharing
              ? {(_target_T_315 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_316 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_317 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_11_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_315 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_316 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_317 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_11_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_12_io_resp_hit
         ? {_ways_12_io_resp_tailSlot_sharing
              ? {(_target_T_342 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_343 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_344 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_12_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_342 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_343 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_344 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_12_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_13_io_resp_hit
         ? {_ways_13_io_resp_tailSlot_sharing
              ? {(_target_T_369 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_370 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_371 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_13_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_369 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_370 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_371 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_13_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_14_io_resp_hit
         ? {_ways_14_io_resp_tailSlot_sharing
              ? {(_target_T_396 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_397 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_398 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_14_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_396 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_397 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_398 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_14_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_15_io_resp_hit
         ? {_ways_15_io_resp_tailSlot_sharing
              ? {(_target_T_423 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_424 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_425 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_15_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_423 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_424 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_425 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_15_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0);
  wire [40:0] _GEN_2 =
    (_ways_16_io_resp_hit
       ? {_ways_16_io_resp_tailSlot_sharing
            ? {(_target_T_450 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                 | (_target_T_451 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                 | (_target_T_452 ? s1_pc_dup_0[40:13] : 28'h0),
               _ways_16_io_resp_tailSlot_lower[11:0]}
            : {(_target_T_450 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                 | (_target_T_451 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                 | (_target_T_452 ? s1_pc_dup_0[40:21] : 20'h0),
               _ways_16_io_resp_tailSlot_lower},
          1'h0}
       : 41'h0)
    | (_ways_17_io_resp_hit
         ? {_ways_17_io_resp_tailSlot_sharing
              ? {(_target_T_477 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_478 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_479 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_17_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_477 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_478 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_479 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_17_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_18_io_resp_hit
         ? {_ways_18_io_resp_tailSlot_sharing
              ? {(_target_T_504 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_505 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_506 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_18_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_504 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_505 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_506 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_18_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_19_io_resp_hit
         ? {_ways_19_io_resp_tailSlot_sharing
              ? {(_target_T_531 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_532 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_533 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_19_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_531 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_532 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_533 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_19_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_20_io_resp_hit
         ? {_ways_20_io_resp_tailSlot_sharing
              ? {(_target_T_558 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_559 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_560 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_20_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_558 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_559 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_560 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_20_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_21_io_resp_hit
         ? {_ways_21_io_resp_tailSlot_sharing
              ? {(_target_T_585 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_586 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_587 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_21_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_585 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_586 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_587 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_21_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_22_io_resp_hit
         ? {_ways_22_io_resp_tailSlot_sharing
              ? {(_target_T_612 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_613 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_614 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_22_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_612 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_613 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_614 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_22_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_23_io_resp_hit
         ? {_ways_23_io_resp_tailSlot_sharing
              ? {(_target_T_639 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_640 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_641 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_23_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_639 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_640 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_641 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_23_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_24_io_resp_hit
         ? {_ways_24_io_resp_tailSlot_sharing
              ? {(_target_T_666 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_667 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_668 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_24_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_666 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_667 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_668 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_24_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_25_io_resp_hit
         ? {_ways_25_io_resp_tailSlot_sharing
              ? {(_target_T_693 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_694 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_695 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_25_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_693 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_694 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_695 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_25_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_26_io_resp_hit
         ? {_ways_26_io_resp_tailSlot_sharing
              ? {(_target_T_720 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_721 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_722 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_26_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_720 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_721 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_722 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_26_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_27_io_resp_hit
         ? {_ways_27_io_resp_tailSlot_sharing
              ? {(_target_T_747 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_748 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_749 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_27_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_747 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_748 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_749 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_27_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_28_io_resp_hit
         ? {_ways_28_io_resp_tailSlot_sharing
              ? {(_target_T_774 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_775 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_776 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_28_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_774 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_775 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_776 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_28_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_29_io_resp_hit
         ? {_ways_29_io_resp_tailSlot_sharing
              ? {(_target_T_801 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_802 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_803 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_29_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_801 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_802 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_803 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_29_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_30_io_resp_hit
         ? {_ways_30_io_resp_tailSlot_sharing
              ? {(_target_T_828 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_829 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_830 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_30_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_828 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_829 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_830 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_30_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0)
    | (_ways_31_io_resp_hit
         ? {_ways_31_io_resp_tailSlot_sharing
              ? {(_target_T_855 ? 28'(s1_pc_dup_0[40:13] + 28'h1) : 28'h0)
                   | (_target_T_856 ? 28'(s1_pc_dup_0[40:13] - 28'h1) : 28'h0)
                   | (_target_T_857 ? s1_pc_dup_0[40:13] : 28'h0),
                 _ways_31_io_resp_tailSlot_lower[11:0]}
              : {(_target_T_855 ? 20'(s1_pc_dup_0[40:21] + 20'h1) : 20'h0)
                   | (_target_T_856 ? 20'(s1_pc_dup_0[40:21] - 20'h1) : 20'h0)
                   | (_target_T_857 ? s1_pc_dup_0[40:21] : 20'h0),
                 _ways_31_io_resp_tailSlot_lower},
            1'h0}
         : 41'h0);
  wire [40:0] _s1_hit_full_pred_T_913 = _GEN_1 | _GEN_2;
  wire        _s1_hit_full_pred_T_976 =
    _ways_0_io_resp_hit & _ways_0_io_resp_brSlots_0_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_brSlots_0_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_brSlots_0_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_brSlots_0_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_brSlots_0_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_brSlots_0_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_brSlots_0_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_brSlots_0_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_brSlots_0_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_brSlots_0_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_brSlots_0_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_brSlots_0_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_brSlots_0_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_brSlots_0_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_brSlots_0_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_brSlots_0_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_brSlots_0_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_brSlots_0_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_brSlots_0_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_brSlots_0_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_brSlots_0_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_brSlots_0_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_brSlots_0_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_brSlots_0_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_brSlots_0_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_brSlots_0_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_brSlots_0_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_brSlots_0_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_brSlots_0_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_brSlots_0_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_brSlots_0_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_brSlots_0_valid;
  wire        _s1_hit_full_pred_T_1039 =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_tailSlot_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_tailSlot_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_tailSlot_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_tailSlot_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_tailSlot_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_tailSlot_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_tailSlot_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_tailSlot_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_tailSlot_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_tailSlot_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_tailSlot_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_tailSlot_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_tailSlot_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_tailSlot_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_tailSlot_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_valid;
  wire        _s1_hit_full_pred_T_1102 =
    _ways_0_io_resp_hit & (ctrs_0_0[1] | _ways_0_io_resp_always_taken_0)
    | _ways_1_io_resp_hit & (ctrs_1_0[1] | _ways_1_io_resp_always_taken_0)
    | _ways_2_io_resp_hit & (ctrs_2_0[1] | _ways_2_io_resp_always_taken_0)
    | _ways_3_io_resp_hit & (ctrs_3_0[1] | _ways_3_io_resp_always_taken_0)
    | _ways_4_io_resp_hit & (ctrs_4_0[1] | _ways_4_io_resp_always_taken_0)
    | _ways_5_io_resp_hit & (ctrs_5_0[1] | _ways_5_io_resp_always_taken_0)
    | _ways_6_io_resp_hit & (ctrs_6_0[1] | _ways_6_io_resp_always_taken_0)
    | _ways_7_io_resp_hit & (ctrs_7_0[1] | _ways_7_io_resp_always_taken_0)
    | _ways_8_io_resp_hit & (ctrs_8_0[1] | _ways_8_io_resp_always_taken_0)
    | _ways_9_io_resp_hit & (ctrs_9_0[1] | _ways_9_io_resp_always_taken_0)
    | _ways_10_io_resp_hit & (ctrs_10_0[1] | _ways_10_io_resp_always_taken_0)
    | _ways_11_io_resp_hit & (ctrs_11_0[1] | _ways_11_io_resp_always_taken_0)
    | _ways_12_io_resp_hit & (ctrs_12_0[1] | _ways_12_io_resp_always_taken_0)
    | _ways_13_io_resp_hit & (ctrs_13_0[1] | _ways_13_io_resp_always_taken_0)
    | _ways_14_io_resp_hit & (ctrs_14_0[1] | _ways_14_io_resp_always_taken_0)
    | _ways_15_io_resp_hit & (ctrs_15_0[1] | _ways_15_io_resp_always_taken_0)
    | _ways_16_io_resp_hit & (ctrs_16_0[1] | _ways_16_io_resp_always_taken_0)
    | _ways_17_io_resp_hit & (ctrs_17_0[1] | _ways_17_io_resp_always_taken_0)
    | _ways_18_io_resp_hit & (ctrs_18_0[1] | _ways_18_io_resp_always_taken_0)
    | _ways_19_io_resp_hit & (ctrs_19_0[1] | _ways_19_io_resp_always_taken_0)
    | _ways_20_io_resp_hit & (ctrs_20_0[1] | _ways_20_io_resp_always_taken_0)
    | _ways_21_io_resp_hit & (ctrs_21_0[1] | _ways_21_io_resp_always_taken_0)
    | _ways_22_io_resp_hit & (ctrs_22_0[1] | _ways_22_io_resp_always_taken_0)
    | _ways_23_io_resp_hit & (ctrs_23_0[1] | _ways_23_io_resp_always_taken_0)
    | _ways_24_io_resp_hit & (ctrs_24_0[1] | _ways_24_io_resp_always_taken_0)
    | _ways_25_io_resp_hit & (ctrs_25_0[1] | _ways_25_io_resp_always_taken_0)
    | _ways_26_io_resp_hit & (ctrs_26_0[1] | _ways_26_io_resp_always_taken_0)
    | _ways_27_io_resp_hit & (ctrs_27_0[1] | _ways_27_io_resp_always_taken_0)
    | _ways_28_io_resp_hit & (ctrs_28_0[1] | _ways_28_io_resp_always_taken_0)
    | _ways_29_io_resp_hit & (ctrs_29_0[1] | _ways_29_io_resp_always_taken_0)
    | _ways_30_io_resp_hit & (ctrs_30_0[1] | _ways_30_io_resp_always_taken_0)
    | _ways_31_io_resp_hit & (ctrs_31_0[1] | _ways_31_io_resp_always_taken_0);
  wire        _s1_hit_full_pred_T_1165 =
    _ways_0_io_resp_hit & (ctrs_0_1[1] | _ways_0_io_resp_always_taken_1)
    | _ways_1_io_resp_hit & (ctrs_1_1[1] | _ways_1_io_resp_always_taken_1)
    | _ways_2_io_resp_hit & (ctrs_2_1[1] | _ways_2_io_resp_always_taken_1)
    | _ways_3_io_resp_hit & (ctrs_3_1[1] | _ways_3_io_resp_always_taken_1)
    | _ways_4_io_resp_hit & (ctrs_4_1[1] | _ways_4_io_resp_always_taken_1)
    | _ways_5_io_resp_hit & (ctrs_5_1[1] | _ways_5_io_resp_always_taken_1)
    | _ways_6_io_resp_hit & (ctrs_6_1[1] | _ways_6_io_resp_always_taken_1)
    | _ways_7_io_resp_hit & (ctrs_7_1[1] | _ways_7_io_resp_always_taken_1)
    | _ways_8_io_resp_hit & (ctrs_8_1[1] | _ways_8_io_resp_always_taken_1)
    | _ways_9_io_resp_hit & (ctrs_9_1[1] | _ways_9_io_resp_always_taken_1)
    | _ways_10_io_resp_hit & (ctrs_10_1[1] | _ways_10_io_resp_always_taken_1)
    | _ways_11_io_resp_hit & (ctrs_11_1[1] | _ways_11_io_resp_always_taken_1)
    | _ways_12_io_resp_hit & (ctrs_12_1[1] | _ways_12_io_resp_always_taken_1)
    | _ways_13_io_resp_hit & (ctrs_13_1[1] | _ways_13_io_resp_always_taken_1)
    | _ways_14_io_resp_hit & (ctrs_14_1[1] | _ways_14_io_resp_always_taken_1)
    | _ways_15_io_resp_hit & (ctrs_15_1[1] | _ways_15_io_resp_always_taken_1)
    | _ways_16_io_resp_hit & (ctrs_16_1[1] | _ways_16_io_resp_always_taken_1)
    | _ways_17_io_resp_hit & (ctrs_17_1[1] | _ways_17_io_resp_always_taken_1)
    | _ways_18_io_resp_hit & (ctrs_18_1[1] | _ways_18_io_resp_always_taken_1)
    | _ways_19_io_resp_hit & (ctrs_19_1[1] | _ways_19_io_resp_always_taken_1)
    | _ways_20_io_resp_hit & (ctrs_20_1[1] | _ways_20_io_resp_always_taken_1)
    | _ways_21_io_resp_hit & (ctrs_21_1[1] | _ways_21_io_resp_always_taken_1)
    | _ways_22_io_resp_hit & (ctrs_22_1[1] | _ways_22_io_resp_always_taken_1)
    | _ways_23_io_resp_hit & (ctrs_23_1[1] | _ways_23_io_resp_always_taken_1)
    | _ways_24_io_resp_hit & (ctrs_24_1[1] | _ways_24_io_resp_always_taken_1)
    | _ways_25_io_resp_hit & (ctrs_25_1[1] | _ways_25_io_resp_always_taken_1)
    | _ways_26_io_resp_hit & (ctrs_26_1[1] | _ways_26_io_resp_always_taken_1)
    | _ways_27_io_resp_hit & (ctrs_27_1[1] | _ways_27_io_resp_always_taken_1)
    | _ways_28_io_resp_hit & (ctrs_28_1[1] | _ways_28_io_resp_always_taken_1)
    | _ways_29_io_resp_hit & (ctrs_29_1[1] | _ways_29_io_resp_always_taken_1)
    | _ways_30_io_resp_hit & (ctrs_30_1[1] | _ways_30_io_resp_always_taken_1)
    | _ways_31_io_resp_hit & (ctrs_31_1[1] | _ways_31_io_resp_always_taken_1);
  reg         fauftb_enable;
  wire        io_out_s1_full_pred_3_hit_0 = (|s1_hit_oh) & fauftb_enable;
  reg         resp_meta_hit_r;
  reg  [4:0]  resp_meta_pred_way_r;
  reg         replacer_touch_ways_0_valid_REG;
  reg  [4:0]  replacer_touch_ways_0_bits_r;
  reg         u_s1_valid;
  reg  [15:0] u_s1_tag;
  reg  [31:0] u_s1_hit_oh;
  reg         u_s1_hit;
  wire [31:0] u_s1_write_way_oh =
    u_s1_hit
      ? u_s1_hit_oh
      : 32'h1
        << {27'h0,
            state_reg[30],
            state_reg[30]
              ? {state_reg[29],
                 state_reg[29]
                   ? {state_reg[28],
                      state_reg[28]
                        ? {state_reg[27], state_reg[27] ? state_reg[26] : state_reg[25]}
                        : {state_reg[24], state_reg[24] ? state_reg[23] : state_reg[22]}}
                   : {state_reg[21],
                      state_reg[21]
                        ? {state_reg[20], state_reg[20] ? state_reg[19] : state_reg[18]}
                        : {state_reg[17], state_reg[17] ? state_reg[16] : state_reg[15]}}}
              : {state_reg[14],
                 state_reg[14]
                   ? {state_reg[13],
                      state_reg[13]
                        ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                        : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
                   : {state_reg[6],
                      state_reg[6]
                        ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                        : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}}};
  reg  [3:0]  u_s1_ftb_entry_brSlots_0_offset;
  reg  [11:0] u_s1_ftb_entry_brSlots_0_lower;
  reg  [1:0]  u_s1_ftb_entry_brSlots_0_tarStat;
  reg         u_s1_ftb_entry_brSlots_0_valid;
  reg  [3:0]  u_s1_ftb_entry_tailSlot_offset;
  reg  [19:0] u_s1_ftb_entry_tailSlot_lower;
  reg  [1:0]  u_s1_ftb_entry_tailSlot_tarStat;
  reg         u_s1_ftb_entry_tailSlot_sharing;
  reg         u_s1_ftb_entry_tailSlot_valid;
  reg  [3:0]  u_s1_ftb_entry_pftAddr;
  reg         u_s1_ftb_entry_carry;
  reg         u_s1_ftb_entry_always_taken_0;
  reg         u_s1_ftb_entry_always_taken_1;
  wire        u_s1_ways_write_valid_0 = u_s1_write_way_oh[0] & u_s1_valid;
  wire        u_s1_ways_write_valid_1 = u_s1_write_way_oh[1] & u_s1_valid;
  wire        u_s1_ways_write_valid_2 = u_s1_write_way_oh[2] & u_s1_valid;
  wire        u_s1_ways_write_valid_3 = u_s1_write_way_oh[3] & u_s1_valid;
  wire        u_s1_ways_write_valid_4 = u_s1_write_way_oh[4] & u_s1_valid;
  wire        u_s1_ways_write_valid_5 = u_s1_write_way_oh[5] & u_s1_valid;
  wire        u_s1_ways_write_valid_6 = u_s1_write_way_oh[6] & u_s1_valid;
  wire        u_s1_ways_write_valid_7 = u_s1_write_way_oh[7] & u_s1_valid;
  wire        u_s1_ways_write_valid_8 = u_s1_write_way_oh[8] & u_s1_valid;
  wire        u_s1_ways_write_valid_9 = u_s1_write_way_oh[9] & u_s1_valid;
  wire        u_s1_ways_write_valid_10 = u_s1_write_way_oh[10] & u_s1_valid;
  wire        u_s1_ways_write_valid_11 = u_s1_write_way_oh[11] & u_s1_valid;
  wire        u_s1_ways_write_valid_12 = u_s1_write_way_oh[12] & u_s1_valid;
  wire        u_s1_ways_write_valid_13 = u_s1_write_way_oh[13] & u_s1_valid;
  wire        u_s1_ways_write_valid_14 = u_s1_write_way_oh[14] & u_s1_valid;
  wire        u_s1_ways_write_valid_15 = u_s1_write_way_oh[15] & u_s1_valid;
  wire        u_s1_ways_write_valid_16 = u_s1_write_way_oh[16] & u_s1_valid;
  wire        u_s1_ways_write_valid_17 = u_s1_write_way_oh[17] & u_s1_valid;
  wire        u_s1_ways_write_valid_18 = u_s1_write_way_oh[18] & u_s1_valid;
  wire        u_s1_ways_write_valid_19 = u_s1_write_way_oh[19] & u_s1_valid;
  wire        u_s1_ways_write_valid_20 = u_s1_write_way_oh[20] & u_s1_valid;
  wire        u_s1_ways_write_valid_21 = u_s1_write_way_oh[21] & u_s1_valid;
  wire        u_s1_ways_write_valid_22 = u_s1_write_way_oh[22] & u_s1_valid;
  wire        u_s1_ways_write_valid_23 = u_s1_write_way_oh[23] & u_s1_valid;
  wire        u_s1_ways_write_valid_24 = u_s1_write_way_oh[24] & u_s1_valid;
  wire        u_s1_ways_write_valid_25 = u_s1_write_way_oh[25] & u_s1_valid;
  wire        u_s1_ways_write_valid_26 = u_s1_write_way_oh[26] & u_s1_valid;
  wire        u_s1_ways_write_valid_27 = u_s1_write_way_oh[27] & u_s1_valid;
  wire        u_s1_ways_write_valid_28 = u_s1_write_way_oh[28] & u_s1_valid;
  wire        u_s1_ways_write_valid_29 = u_s1_write_way_oh[29] & u_s1_valid;
  wire        u_s1_ways_write_valid_30 = u_s1_write_way_oh[30] & u_s1_valid;
  wire        u_s1_ways_write_valid_31 = u_s1_write_way_oh[31] & u_s1_valid;
  reg         u_s1_br_update_valids_0;
  reg         u_s1_br_update_valids_1;
  reg         u_s1_br_takens_0;
  reg         u_s1_br_takens_1;
  reg         io_perf_0_value_REG;
  reg         io_perf_0_value_REG_1;
  reg         io_perf_1_value_REG;
  reg         io_perf_1_value_REG_1;
  wire [40:0] _GEN_3 = {5'h0, _reset_vector_delay_io_out};
  wire [31:0] u_s0_hit_oh =
    {_ways_31_io_update_hit,
     _ways_30_io_update_hit,
     _ways_29_io_update_hit,
     _ways_28_io_update_hit,
     _ways_27_io_update_hit,
     _ways_26_io_update_hit,
     _ways_25_io_update_hit,
     _ways_24_io_update_hit,
     _ways_23_io_update_hit,
     _ways_22_io_update_hit,
     _ways_21_io_update_hit,
     _ways_20_io_update_hit,
     _ways_19_io_update_hit,
     _ways_18_io_update_hit,
     _ways_17_io_update_hit,
     _ways_16_io_update_hit,
     _ways_15_io_update_hit,
     _ways_14_io_update_hit,
     _ways_13_io_update_hit,
     _ways_12_io_update_hit,
     _ways_11_io_update_hit,
     _ways_10_io_update_hit,
     _ways_9_io_update_hit,
     _ways_8_io_update_hit,
     _ways_7_io_update_hit,
     _ways_6_io_update_hit,
     _ways_5_io_update_hit,
     _ways_4_io_update_hit,
     _ways_3_io_update_hit,
     _ways_2_io_update_hit,
     _ways_1_io_update_hit,
     _ways_0_io_update_hit};
  wire [14:0] _s1_hit_way_T_1 =
    {_ways_31_io_resp_hit,
     _ways_30_io_resp_hit,
     _ways_29_io_resp_hit,
     _ways_28_io_resp_hit,
     _ways_27_io_resp_hit,
     _ways_26_io_resp_hit,
     _ways_25_io_resp_hit,
     _ways_24_io_resp_hit,
     _ways_23_io_resp_hit,
     _ways_22_io_resp_hit,
     _ways_21_io_resp_hit,
     _ways_20_io_resp_hit,
     _ways_19_io_resp_hit,
     _ways_18_io_resp_hit,
     _ways_17_io_resp_hit}
    | {_ways_15_io_resp_hit,
       _ways_14_io_resp_hit,
       _ways_13_io_resp_hit,
       _ways_12_io_resp_hit,
       _ways_11_io_resp_hit,
       _ways_10_io_resp_hit,
       _ways_9_io_resp_hit,
       _ways_8_io_resp_hit,
       _ways_7_io_resp_hit,
       _ways_6_io_resp_hit,
       _ways_5_io_resp_hit,
       _ways_4_io_resp_hit,
       _ways_3_io_resp_hit,
       _ways_2_io_resp_hit,
       _ways_1_io_resp_hit};
  wire [6:0]  _s1_hit_way_T_3 = _s1_hit_way_T_1[14:8] | _s1_hit_way_T_1[6:0];
  wire [2:0]  _s1_hit_way_T_5 = _s1_hit_way_T_3[6:4] | _s1_hit_way_T_3[2:0];
  wire [4:0]  s1_hit_way =
    {|{_ways_31_io_resp_hit,
       _ways_30_io_resp_hit,
       _ways_29_io_resp_hit,
       _ways_28_io_resp_hit,
       _ways_27_io_resp_hit,
       _ways_26_io_resp_hit,
       _ways_25_io_resp_hit,
       _ways_24_io_resp_hit,
       _ways_23_io_resp_hit,
       _ways_22_io_resp_hit,
       _ways_21_io_resp_hit,
       _ways_20_io_resp_hit,
       _ways_19_io_resp_hit,
       _ways_18_io_resp_hit,
       _ways_17_io_resp_hit,
       _ways_16_io_resp_hit},
     |(_s1_hit_way_T_1[14:7]),
     |(_s1_hit_way_T_3[6:3]),
     |(_s1_hit_way_T_5[2:1]),
     _s1_hit_way_T_5[2] | _s1_hit_way_T_5[0]};
  always @(posedge clock) begin
    if (REG_1) begin
      s1_pc_dup_0 <= _GEN_3;
      s1_pc_dup_1 <= _GEN_3;
      s1_pc_dup_2 <= _GEN_3;
      s1_pc_dup_3 <= _GEN_3;
    end
    else begin
      if (io_s0_fire_0)
        s1_pc_dup_0 <= io_in_bits_s0_pc_0;
      if (io_s0_fire_1)
        s1_pc_dup_1 <= io_in_bits_s0_pc_1;
      if (io_s0_fire_2)
        s1_pc_dup_2 <= io_in_bits_s0_pc_2;
      if (io_s0_fire_3)
        s1_pc_dup_3 <= io_in_bits_s0_pc_3;
    end
    REG <= reset;
    REG_1 <= REG & ~reset;
    fauftb_enable <= io_ctrl_ubtb_enable;
    if (io_s1_fire_0) begin
      resp_meta_hit_r <= |s1_hit_oh;
      resp_meta_pred_way_r <= s1_hit_way;
    end
    if (io_s2_fire_0) begin
      resp_meta_hit_r_1 <= resp_meta_hit_r;
      resp_meta_pred_way_r_1 <= resp_meta_pred_way_r;
    end
    replacer_touch_ways_0_valid_REG <= io_s1_fire_0 & (|s1_hit_oh);
    if (io_s1_fire_0 & (|s1_hit_oh))
      replacer_touch_ways_0_bits_r <= s1_hit_way;
    u_s1_valid <= io_update_valid;
    if (io_update_valid) begin
      u_s1_tag <= io_update_bits_pc[16:1];
      u_s1_hit_oh <= u_s0_hit_oh;
      u_s1_hit <= |u_s0_hit_oh;
      u_s1_ftb_entry_brSlots_0_offset <= io_update_bits_ftb_entry_brSlots_0_offset;
      u_s1_ftb_entry_brSlots_0_lower <= io_update_bits_ftb_entry_brSlots_0_lower;
      u_s1_ftb_entry_brSlots_0_tarStat <= io_update_bits_ftb_entry_brSlots_0_tarStat;
      u_s1_ftb_entry_brSlots_0_valid <= io_update_bits_ftb_entry_brSlots_0_valid;
      u_s1_ftb_entry_tailSlot_offset <= io_update_bits_ftb_entry_tailSlot_offset;
      u_s1_ftb_entry_tailSlot_lower <= io_update_bits_ftb_entry_tailSlot_lower;
      u_s1_ftb_entry_tailSlot_tarStat <= io_update_bits_ftb_entry_tailSlot_tarStat;
      u_s1_ftb_entry_tailSlot_sharing <= io_update_bits_ftb_entry_tailSlot_sharing;
      u_s1_ftb_entry_tailSlot_valid <= io_update_bits_ftb_entry_tailSlot_valid;
      u_s1_ftb_entry_pftAddr <= io_update_bits_ftb_entry_pftAddr;
      u_s1_ftb_entry_carry <= io_update_bits_ftb_entry_carry;
      u_s1_ftb_entry_always_taken_0 <= io_update_bits_ftb_entry_always_taken_0;
      u_s1_ftb_entry_always_taken_1 <= io_update_bits_ftb_entry_always_taken_1;
      u_s1_br_update_valids_0 <=
        io_update_bits_ftb_entry_brSlots_0_valid & io_update_valid
        & ~io_update_bits_ftb_entry_always_taken_0;
      u_s1_br_update_valids_1 <=
        io_update_bits_ftb_entry_tailSlot_valid
        & io_update_bits_ftb_entry_tailSlot_sharing & io_update_valid
        & ~io_update_bits_ftb_entry_always_taken_1 & ~io_update_bits_br_taken_mask_0;
      u_s1_br_takens_0 <= io_update_bits_br_taken_mask_0;
      u_s1_br_takens_1 <= io_update_bits_br_taken_mask_1;
    end
    io_perf_0_value_REG <= io_update_valid & io_update_bits_meta[0];
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= io_update_valid & ~(io_update_bits_meta[0]);
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
  end // always @(posedge)
  wire [14:0] _replacer_touch_ways_1_bits_T_1 =
    u_s1_write_way_oh[31:17] | u_s1_write_way_oh[15:1];
  wire [6:0]  _replacer_touch_ways_1_bits_T_3 =
    _replacer_touch_ways_1_bits_T_1[14:8] | _replacer_touch_ways_1_bits_T_1[6:0];
  wire [2:0]  _replacer_touch_ways_1_bits_T_5 =
    _replacer_touch_ways_1_bits_T_3[6:4] | _replacer_touch_ways_1_bits_T_3[2:0];
  wire        _replacer_touch_ways_1_bits_T_7 =
    _replacer_touch_ways_1_bits_T_5[2] | _replacer_touch_ways_1_bits_T_5[0];
  wire [14:0] _state_reg_T_52 =
    replacer_touch_ways_0_bits_r[4]
      ? {~(replacer_touch_ways_0_bits_r[3]),
         replacer_touch_ways_0_bits_r[3]
           ? {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[26],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[25]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[27:25],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[24:22]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[23],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[22]
                     : ~(replacer_touch_ways_0_bits_r[0])}}
           : state_reg[28:22],
         replacer_touch_ways_0_bits_r[3]
           ? state_reg[21:15]
           : {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[19],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[18]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[20:18],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[17:15]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[16],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[15]
                     : ~(replacer_touch_ways_0_bits_r[0])}}}
      : state_reg[29:15];
  wire [14:0] _state_reg_T_105 =
    replacer_touch_ways_0_bits_r[4]
      ? state_reg[14:0]
      : {~(replacer_touch_ways_0_bits_r[3]),
         replacer_touch_ways_0_bits_r[3]
           ? {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[11],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[10]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[12:10],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[9:7]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[8],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[7]
                     : ~(replacer_touch_ways_0_bits_r[0])}}
           : state_reg[13:7],
         replacer_touch_ways_0_bits_r[3]
           ? state_reg[6:0]
           : {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[4],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[3]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[5:3],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[2:0]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[1],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[0]
                     : ~(replacer_touch_ways_0_bits_r[0])}}};
  wire [29:0] _state_reg_T_107 =
    replacer_touch_ways_0_valid_REG
      ? {_state_reg_T_52, _state_reg_T_105}
      : state_reg[29:0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ctrs_0_0 <= 2'h2;
      ctrs_0_1 <= 2'h2;
      ctrs_1_0 <= 2'h2;
      ctrs_1_1 <= 2'h2;
      ctrs_2_0 <= 2'h2;
      ctrs_2_1 <= 2'h2;
      ctrs_3_0 <= 2'h2;
      ctrs_3_1 <= 2'h2;
      ctrs_4_0 <= 2'h2;
      ctrs_4_1 <= 2'h2;
      ctrs_5_0 <= 2'h2;
      ctrs_5_1 <= 2'h2;
      ctrs_6_0 <= 2'h2;
      ctrs_6_1 <= 2'h2;
      ctrs_7_0 <= 2'h2;
      ctrs_7_1 <= 2'h2;
      ctrs_8_0 <= 2'h2;
      ctrs_8_1 <= 2'h2;
      ctrs_9_0 <= 2'h2;
      ctrs_9_1 <= 2'h2;
      ctrs_10_0 <= 2'h2;
      ctrs_10_1 <= 2'h2;
      ctrs_11_0 <= 2'h2;
      ctrs_11_1 <= 2'h2;
      ctrs_12_0 <= 2'h2;
      ctrs_12_1 <= 2'h2;
      ctrs_13_0 <= 2'h2;
      ctrs_13_1 <= 2'h2;
      ctrs_14_0 <= 2'h2;
      ctrs_14_1 <= 2'h2;
      ctrs_15_0 <= 2'h2;
      ctrs_15_1 <= 2'h2;
      ctrs_16_0 <= 2'h2;
      ctrs_16_1 <= 2'h2;
      ctrs_17_0 <= 2'h2;
      ctrs_17_1 <= 2'h2;
      ctrs_18_0 <= 2'h2;
      ctrs_18_1 <= 2'h2;
      ctrs_19_0 <= 2'h2;
      ctrs_19_1 <= 2'h2;
      ctrs_20_0 <= 2'h2;
      ctrs_20_1 <= 2'h2;
      ctrs_21_0 <= 2'h2;
      ctrs_21_1 <= 2'h2;
      ctrs_22_0 <= 2'h2;
      ctrs_22_1 <= 2'h2;
      ctrs_23_0 <= 2'h2;
      ctrs_23_1 <= 2'h2;
      ctrs_24_0 <= 2'h2;
      ctrs_24_1 <= 2'h2;
      ctrs_25_0 <= 2'h2;
      ctrs_25_1 <= 2'h2;
      ctrs_26_0 <= 2'h2;
      ctrs_26_1 <= 2'h2;
      ctrs_27_0 <= 2'h2;
      ctrs_27_1 <= 2'h2;
      ctrs_28_0 <= 2'h2;
      ctrs_28_1 <= 2'h2;
      ctrs_29_0 <= 2'h2;
      ctrs_29_1 <= 2'h2;
      ctrs_30_0 <= 2'h2;
      ctrs_30_1 <= 2'h2;
      ctrs_31_0 <= 2'h2;
      ctrs_31_1 <= 2'h2;
      state_reg <= 31'h0;
    end
    else begin
      if (u_s1_ways_write_valid_0 & u_s1_br_update_valids_0) begin
        if ((&ctrs_0_0) & u_s1_br_takens_0)
          ctrs_0_0 <= 2'h3;
        else if (ctrs_0_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_0_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_0_0 <= 2'(ctrs_0_0 + 2'h1);
        else
          ctrs_0_0 <= 2'(ctrs_0_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_0 & u_s1_br_update_valids_1) begin
        if ((&ctrs_0_1) & u_s1_br_takens_1)
          ctrs_0_1 <= 2'h3;
        else if (ctrs_0_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_0_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_0_1 <= 2'(ctrs_0_1 + 2'h1);
        else
          ctrs_0_1 <= 2'(ctrs_0_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_1 & u_s1_br_update_valids_0) begin
        if ((&ctrs_1_0) & u_s1_br_takens_0)
          ctrs_1_0 <= 2'h3;
        else if (ctrs_1_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_1_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_1_0 <= 2'(ctrs_1_0 + 2'h1);
        else
          ctrs_1_0 <= 2'(ctrs_1_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_1 & u_s1_br_update_valids_1) begin
        if ((&ctrs_1_1) & u_s1_br_takens_1)
          ctrs_1_1 <= 2'h3;
        else if (ctrs_1_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_1_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_1_1 <= 2'(ctrs_1_1 + 2'h1);
        else
          ctrs_1_1 <= 2'(ctrs_1_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_2 & u_s1_br_update_valids_0) begin
        if ((&ctrs_2_0) & u_s1_br_takens_0)
          ctrs_2_0 <= 2'h3;
        else if (ctrs_2_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_2_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_2_0 <= 2'(ctrs_2_0 + 2'h1);
        else
          ctrs_2_0 <= 2'(ctrs_2_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_2 & u_s1_br_update_valids_1) begin
        if ((&ctrs_2_1) & u_s1_br_takens_1)
          ctrs_2_1 <= 2'h3;
        else if (ctrs_2_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_2_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_2_1 <= 2'(ctrs_2_1 + 2'h1);
        else
          ctrs_2_1 <= 2'(ctrs_2_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_3 & u_s1_br_update_valids_0) begin
        if ((&ctrs_3_0) & u_s1_br_takens_0)
          ctrs_3_0 <= 2'h3;
        else if (ctrs_3_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_3_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_3_0 <= 2'(ctrs_3_0 + 2'h1);
        else
          ctrs_3_0 <= 2'(ctrs_3_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_3 & u_s1_br_update_valids_1) begin
        if ((&ctrs_3_1) & u_s1_br_takens_1)
          ctrs_3_1 <= 2'h3;
        else if (ctrs_3_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_3_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_3_1 <= 2'(ctrs_3_1 + 2'h1);
        else
          ctrs_3_1 <= 2'(ctrs_3_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_4 & u_s1_br_update_valids_0) begin
        if ((&ctrs_4_0) & u_s1_br_takens_0)
          ctrs_4_0 <= 2'h3;
        else if (ctrs_4_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_4_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_4_0 <= 2'(ctrs_4_0 + 2'h1);
        else
          ctrs_4_0 <= 2'(ctrs_4_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_4 & u_s1_br_update_valids_1) begin
        if ((&ctrs_4_1) & u_s1_br_takens_1)
          ctrs_4_1 <= 2'h3;
        else if (ctrs_4_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_4_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_4_1 <= 2'(ctrs_4_1 + 2'h1);
        else
          ctrs_4_1 <= 2'(ctrs_4_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_5 & u_s1_br_update_valids_0) begin
        if ((&ctrs_5_0) & u_s1_br_takens_0)
          ctrs_5_0 <= 2'h3;
        else if (ctrs_5_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_5_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_5_0 <= 2'(ctrs_5_0 + 2'h1);
        else
          ctrs_5_0 <= 2'(ctrs_5_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_5 & u_s1_br_update_valids_1) begin
        if ((&ctrs_5_1) & u_s1_br_takens_1)
          ctrs_5_1 <= 2'h3;
        else if (ctrs_5_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_5_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_5_1 <= 2'(ctrs_5_1 + 2'h1);
        else
          ctrs_5_1 <= 2'(ctrs_5_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_6 & u_s1_br_update_valids_0) begin
        if ((&ctrs_6_0) & u_s1_br_takens_0)
          ctrs_6_0 <= 2'h3;
        else if (ctrs_6_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_6_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_6_0 <= 2'(ctrs_6_0 + 2'h1);
        else
          ctrs_6_0 <= 2'(ctrs_6_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_6 & u_s1_br_update_valids_1) begin
        if ((&ctrs_6_1) & u_s1_br_takens_1)
          ctrs_6_1 <= 2'h3;
        else if (ctrs_6_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_6_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_6_1 <= 2'(ctrs_6_1 + 2'h1);
        else
          ctrs_6_1 <= 2'(ctrs_6_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_7 & u_s1_br_update_valids_0) begin
        if ((&ctrs_7_0) & u_s1_br_takens_0)
          ctrs_7_0 <= 2'h3;
        else if (ctrs_7_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_7_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_7_0 <= 2'(ctrs_7_0 + 2'h1);
        else
          ctrs_7_0 <= 2'(ctrs_7_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_7 & u_s1_br_update_valids_1) begin
        if ((&ctrs_7_1) & u_s1_br_takens_1)
          ctrs_7_1 <= 2'h3;
        else if (ctrs_7_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_7_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_7_1 <= 2'(ctrs_7_1 + 2'h1);
        else
          ctrs_7_1 <= 2'(ctrs_7_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_8 & u_s1_br_update_valids_0) begin
        if ((&ctrs_8_0) & u_s1_br_takens_0)
          ctrs_8_0 <= 2'h3;
        else if (ctrs_8_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_8_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_8_0 <= 2'(ctrs_8_0 + 2'h1);
        else
          ctrs_8_0 <= 2'(ctrs_8_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_8 & u_s1_br_update_valids_1) begin
        if ((&ctrs_8_1) & u_s1_br_takens_1)
          ctrs_8_1 <= 2'h3;
        else if (ctrs_8_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_8_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_8_1 <= 2'(ctrs_8_1 + 2'h1);
        else
          ctrs_8_1 <= 2'(ctrs_8_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_9 & u_s1_br_update_valids_0) begin
        if ((&ctrs_9_0) & u_s1_br_takens_0)
          ctrs_9_0 <= 2'h3;
        else if (ctrs_9_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_9_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_9_0 <= 2'(ctrs_9_0 + 2'h1);
        else
          ctrs_9_0 <= 2'(ctrs_9_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_9 & u_s1_br_update_valids_1) begin
        if ((&ctrs_9_1) & u_s1_br_takens_1)
          ctrs_9_1 <= 2'h3;
        else if (ctrs_9_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_9_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_9_1 <= 2'(ctrs_9_1 + 2'h1);
        else
          ctrs_9_1 <= 2'(ctrs_9_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_10 & u_s1_br_update_valids_0) begin
        if ((&ctrs_10_0) & u_s1_br_takens_0)
          ctrs_10_0 <= 2'h3;
        else if (ctrs_10_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_10_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_10_0 <= 2'(ctrs_10_0 + 2'h1);
        else
          ctrs_10_0 <= 2'(ctrs_10_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_10 & u_s1_br_update_valids_1) begin
        if ((&ctrs_10_1) & u_s1_br_takens_1)
          ctrs_10_1 <= 2'h3;
        else if (ctrs_10_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_10_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_10_1 <= 2'(ctrs_10_1 + 2'h1);
        else
          ctrs_10_1 <= 2'(ctrs_10_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_11 & u_s1_br_update_valids_0) begin
        if ((&ctrs_11_0) & u_s1_br_takens_0)
          ctrs_11_0 <= 2'h3;
        else if (ctrs_11_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_11_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_11_0 <= 2'(ctrs_11_0 + 2'h1);
        else
          ctrs_11_0 <= 2'(ctrs_11_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_11 & u_s1_br_update_valids_1) begin
        if ((&ctrs_11_1) & u_s1_br_takens_1)
          ctrs_11_1 <= 2'h3;
        else if (ctrs_11_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_11_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_11_1 <= 2'(ctrs_11_1 + 2'h1);
        else
          ctrs_11_1 <= 2'(ctrs_11_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_12 & u_s1_br_update_valids_0) begin
        if ((&ctrs_12_0) & u_s1_br_takens_0)
          ctrs_12_0 <= 2'h3;
        else if (ctrs_12_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_12_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_12_0 <= 2'(ctrs_12_0 + 2'h1);
        else
          ctrs_12_0 <= 2'(ctrs_12_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_12 & u_s1_br_update_valids_1) begin
        if ((&ctrs_12_1) & u_s1_br_takens_1)
          ctrs_12_1 <= 2'h3;
        else if (ctrs_12_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_12_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_12_1 <= 2'(ctrs_12_1 + 2'h1);
        else
          ctrs_12_1 <= 2'(ctrs_12_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_13 & u_s1_br_update_valids_0) begin
        if ((&ctrs_13_0) & u_s1_br_takens_0)
          ctrs_13_0 <= 2'h3;
        else if (ctrs_13_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_13_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_13_0 <= 2'(ctrs_13_0 + 2'h1);
        else
          ctrs_13_0 <= 2'(ctrs_13_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_13 & u_s1_br_update_valids_1) begin
        if ((&ctrs_13_1) & u_s1_br_takens_1)
          ctrs_13_1 <= 2'h3;
        else if (ctrs_13_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_13_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_13_1 <= 2'(ctrs_13_1 + 2'h1);
        else
          ctrs_13_1 <= 2'(ctrs_13_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_14 & u_s1_br_update_valids_0) begin
        if ((&ctrs_14_0) & u_s1_br_takens_0)
          ctrs_14_0 <= 2'h3;
        else if (ctrs_14_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_14_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_14_0 <= 2'(ctrs_14_0 + 2'h1);
        else
          ctrs_14_0 <= 2'(ctrs_14_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_14 & u_s1_br_update_valids_1) begin
        if ((&ctrs_14_1) & u_s1_br_takens_1)
          ctrs_14_1 <= 2'h3;
        else if (ctrs_14_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_14_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_14_1 <= 2'(ctrs_14_1 + 2'h1);
        else
          ctrs_14_1 <= 2'(ctrs_14_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_15 & u_s1_br_update_valids_0) begin
        if ((&ctrs_15_0) & u_s1_br_takens_0)
          ctrs_15_0 <= 2'h3;
        else if (ctrs_15_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_15_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_15_0 <= 2'(ctrs_15_0 + 2'h1);
        else
          ctrs_15_0 <= 2'(ctrs_15_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_15 & u_s1_br_update_valids_1) begin
        if ((&ctrs_15_1) & u_s1_br_takens_1)
          ctrs_15_1 <= 2'h3;
        else if (ctrs_15_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_15_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_15_1 <= 2'(ctrs_15_1 + 2'h1);
        else
          ctrs_15_1 <= 2'(ctrs_15_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_16 & u_s1_br_update_valids_0) begin
        if ((&ctrs_16_0) & u_s1_br_takens_0)
          ctrs_16_0 <= 2'h3;
        else if (ctrs_16_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_16_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_16_0 <= 2'(ctrs_16_0 + 2'h1);
        else
          ctrs_16_0 <= 2'(ctrs_16_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_16 & u_s1_br_update_valids_1) begin
        if ((&ctrs_16_1) & u_s1_br_takens_1)
          ctrs_16_1 <= 2'h3;
        else if (ctrs_16_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_16_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_16_1 <= 2'(ctrs_16_1 + 2'h1);
        else
          ctrs_16_1 <= 2'(ctrs_16_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_17 & u_s1_br_update_valids_0) begin
        if ((&ctrs_17_0) & u_s1_br_takens_0)
          ctrs_17_0 <= 2'h3;
        else if (ctrs_17_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_17_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_17_0 <= 2'(ctrs_17_0 + 2'h1);
        else
          ctrs_17_0 <= 2'(ctrs_17_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_17 & u_s1_br_update_valids_1) begin
        if ((&ctrs_17_1) & u_s1_br_takens_1)
          ctrs_17_1 <= 2'h3;
        else if (ctrs_17_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_17_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_17_1 <= 2'(ctrs_17_1 + 2'h1);
        else
          ctrs_17_1 <= 2'(ctrs_17_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_18 & u_s1_br_update_valids_0) begin
        if ((&ctrs_18_0) & u_s1_br_takens_0)
          ctrs_18_0 <= 2'h3;
        else if (ctrs_18_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_18_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_18_0 <= 2'(ctrs_18_0 + 2'h1);
        else
          ctrs_18_0 <= 2'(ctrs_18_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_18 & u_s1_br_update_valids_1) begin
        if ((&ctrs_18_1) & u_s1_br_takens_1)
          ctrs_18_1 <= 2'h3;
        else if (ctrs_18_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_18_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_18_1 <= 2'(ctrs_18_1 + 2'h1);
        else
          ctrs_18_1 <= 2'(ctrs_18_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_19 & u_s1_br_update_valids_0) begin
        if ((&ctrs_19_0) & u_s1_br_takens_0)
          ctrs_19_0 <= 2'h3;
        else if (ctrs_19_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_19_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_19_0 <= 2'(ctrs_19_0 + 2'h1);
        else
          ctrs_19_0 <= 2'(ctrs_19_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_19 & u_s1_br_update_valids_1) begin
        if ((&ctrs_19_1) & u_s1_br_takens_1)
          ctrs_19_1 <= 2'h3;
        else if (ctrs_19_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_19_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_19_1 <= 2'(ctrs_19_1 + 2'h1);
        else
          ctrs_19_1 <= 2'(ctrs_19_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_20 & u_s1_br_update_valids_0) begin
        if ((&ctrs_20_0) & u_s1_br_takens_0)
          ctrs_20_0 <= 2'h3;
        else if (ctrs_20_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_20_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_20_0 <= 2'(ctrs_20_0 + 2'h1);
        else
          ctrs_20_0 <= 2'(ctrs_20_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_20 & u_s1_br_update_valids_1) begin
        if ((&ctrs_20_1) & u_s1_br_takens_1)
          ctrs_20_1 <= 2'h3;
        else if (ctrs_20_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_20_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_20_1 <= 2'(ctrs_20_1 + 2'h1);
        else
          ctrs_20_1 <= 2'(ctrs_20_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_21 & u_s1_br_update_valids_0) begin
        if ((&ctrs_21_0) & u_s1_br_takens_0)
          ctrs_21_0 <= 2'h3;
        else if (ctrs_21_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_21_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_21_0 <= 2'(ctrs_21_0 + 2'h1);
        else
          ctrs_21_0 <= 2'(ctrs_21_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_21 & u_s1_br_update_valids_1) begin
        if ((&ctrs_21_1) & u_s1_br_takens_1)
          ctrs_21_1 <= 2'h3;
        else if (ctrs_21_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_21_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_21_1 <= 2'(ctrs_21_1 + 2'h1);
        else
          ctrs_21_1 <= 2'(ctrs_21_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_22 & u_s1_br_update_valids_0) begin
        if ((&ctrs_22_0) & u_s1_br_takens_0)
          ctrs_22_0 <= 2'h3;
        else if (ctrs_22_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_22_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_22_0 <= 2'(ctrs_22_0 + 2'h1);
        else
          ctrs_22_0 <= 2'(ctrs_22_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_22 & u_s1_br_update_valids_1) begin
        if ((&ctrs_22_1) & u_s1_br_takens_1)
          ctrs_22_1 <= 2'h3;
        else if (ctrs_22_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_22_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_22_1 <= 2'(ctrs_22_1 + 2'h1);
        else
          ctrs_22_1 <= 2'(ctrs_22_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_23 & u_s1_br_update_valids_0) begin
        if ((&ctrs_23_0) & u_s1_br_takens_0)
          ctrs_23_0 <= 2'h3;
        else if (ctrs_23_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_23_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_23_0 <= 2'(ctrs_23_0 + 2'h1);
        else
          ctrs_23_0 <= 2'(ctrs_23_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_23 & u_s1_br_update_valids_1) begin
        if ((&ctrs_23_1) & u_s1_br_takens_1)
          ctrs_23_1 <= 2'h3;
        else if (ctrs_23_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_23_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_23_1 <= 2'(ctrs_23_1 + 2'h1);
        else
          ctrs_23_1 <= 2'(ctrs_23_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_24 & u_s1_br_update_valids_0) begin
        if ((&ctrs_24_0) & u_s1_br_takens_0)
          ctrs_24_0 <= 2'h3;
        else if (ctrs_24_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_24_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_24_0 <= 2'(ctrs_24_0 + 2'h1);
        else
          ctrs_24_0 <= 2'(ctrs_24_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_24 & u_s1_br_update_valids_1) begin
        if ((&ctrs_24_1) & u_s1_br_takens_1)
          ctrs_24_1 <= 2'h3;
        else if (ctrs_24_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_24_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_24_1 <= 2'(ctrs_24_1 + 2'h1);
        else
          ctrs_24_1 <= 2'(ctrs_24_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_25 & u_s1_br_update_valids_0) begin
        if ((&ctrs_25_0) & u_s1_br_takens_0)
          ctrs_25_0 <= 2'h3;
        else if (ctrs_25_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_25_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_25_0 <= 2'(ctrs_25_0 + 2'h1);
        else
          ctrs_25_0 <= 2'(ctrs_25_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_25 & u_s1_br_update_valids_1) begin
        if ((&ctrs_25_1) & u_s1_br_takens_1)
          ctrs_25_1 <= 2'h3;
        else if (ctrs_25_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_25_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_25_1 <= 2'(ctrs_25_1 + 2'h1);
        else
          ctrs_25_1 <= 2'(ctrs_25_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_26 & u_s1_br_update_valids_0) begin
        if ((&ctrs_26_0) & u_s1_br_takens_0)
          ctrs_26_0 <= 2'h3;
        else if (ctrs_26_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_26_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_26_0 <= 2'(ctrs_26_0 + 2'h1);
        else
          ctrs_26_0 <= 2'(ctrs_26_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_26 & u_s1_br_update_valids_1) begin
        if ((&ctrs_26_1) & u_s1_br_takens_1)
          ctrs_26_1 <= 2'h3;
        else if (ctrs_26_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_26_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_26_1 <= 2'(ctrs_26_1 + 2'h1);
        else
          ctrs_26_1 <= 2'(ctrs_26_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_27 & u_s1_br_update_valids_0) begin
        if ((&ctrs_27_0) & u_s1_br_takens_0)
          ctrs_27_0 <= 2'h3;
        else if (ctrs_27_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_27_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_27_0 <= 2'(ctrs_27_0 + 2'h1);
        else
          ctrs_27_0 <= 2'(ctrs_27_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_27 & u_s1_br_update_valids_1) begin
        if ((&ctrs_27_1) & u_s1_br_takens_1)
          ctrs_27_1 <= 2'h3;
        else if (ctrs_27_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_27_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_27_1 <= 2'(ctrs_27_1 + 2'h1);
        else
          ctrs_27_1 <= 2'(ctrs_27_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_28 & u_s1_br_update_valids_0) begin
        if ((&ctrs_28_0) & u_s1_br_takens_0)
          ctrs_28_0 <= 2'h3;
        else if (ctrs_28_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_28_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_28_0 <= 2'(ctrs_28_0 + 2'h1);
        else
          ctrs_28_0 <= 2'(ctrs_28_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_28 & u_s1_br_update_valids_1) begin
        if ((&ctrs_28_1) & u_s1_br_takens_1)
          ctrs_28_1 <= 2'h3;
        else if (ctrs_28_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_28_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_28_1 <= 2'(ctrs_28_1 + 2'h1);
        else
          ctrs_28_1 <= 2'(ctrs_28_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_29 & u_s1_br_update_valids_0) begin
        if ((&ctrs_29_0) & u_s1_br_takens_0)
          ctrs_29_0 <= 2'h3;
        else if (ctrs_29_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_29_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_29_0 <= 2'(ctrs_29_0 + 2'h1);
        else
          ctrs_29_0 <= 2'(ctrs_29_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_29 & u_s1_br_update_valids_1) begin
        if ((&ctrs_29_1) & u_s1_br_takens_1)
          ctrs_29_1 <= 2'h3;
        else if (ctrs_29_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_29_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_29_1 <= 2'(ctrs_29_1 + 2'h1);
        else
          ctrs_29_1 <= 2'(ctrs_29_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_30 & u_s1_br_update_valids_0) begin
        if ((&ctrs_30_0) & u_s1_br_takens_0)
          ctrs_30_0 <= 2'h3;
        else if (ctrs_30_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_30_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_30_0 <= 2'(ctrs_30_0 + 2'h1);
        else
          ctrs_30_0 <= 2'(ctrs_30_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_30 & u_s1_br_update_valids_1) begin
        if ((&ctrs_30_1) & u_s1_br_takens_1)
          ctrs_30_1 <= 2'h3;
        else if (ctrs_30_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_30_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_30_1 <= 2'(ctrs_30_1 + 2'h1);
        else
          ctrs_30_1 <= 2'(ctrs_30_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_31 & u_s1_br_update_valids_0) begin
        if ((&ctrs_31_0) & u_s1_br_takens_0)
          ctrs_31_0 <= 2'h3;
        else if (ctrs_31_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_31_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_31_0 <= 2'(ctrs_31_0 + 2'h1);
        else
          ctrs_31_0 <= 2'(ctrs_31_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_31 & u_s1_br_update_valids_1) begin
        if ((&ctrs_31_1) & u_s1_br_takens_1)
          ctrs_31_1 <= 2'h3;
        else if (ctrs_31_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_31_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_31_1 <= 2'(ctrs_31_1 + 2'h1);
        else
          ctrs_31_1 <= 2'(ctrs_31_1 - 2'h1);
      end
      if (replacer_touch_ways_0_valid_REG | u_s1_valid) begin
        if (u_s1_valid)
          state_reg <=
            {~(|(u_s1_write_way_oh[31:16])),
             (|(u_s1_write_way_oh[31:16]))
               ? {~(|(_replacer_touch_ways_1_bits_T_1[14:7])),
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[26],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[25]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[27:25],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[24:22]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[23],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[22]
                              : ~_replacer_touch_ways_1_bits_T_7}}
                    : _state_reg_T_107[28:22],
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? _state_reg_T_107[21:15]
                    : {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[19],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[18]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[20:18],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[17:15]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[16],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[15]
                              : ~_replacer_touch_ways_1_bits_T_7}}}
               : _state_reg_T_107[29:15],
             (|(u_s1_write_way_oh[31:16]))
               ? _state_reg_T_107[14:0]
               : {~(|(_replacer_touch_ways_1_bits_T_1[14:7])),
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[11],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[10]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[12:10],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[9:7]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[8],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[7]
                              : ~_replacer_touch_ways_1_bits_T_7}}
                    : _state_reg_T_107[13:7],
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? _state_reg_T_107[6:0]
                    : {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[4],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[3]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[5:3],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[2:0]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[1],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[0]
                              : ~_replacer_touch_ways_1_bits_T_7}}}};
        else if (replacer_touch_ways_0_valid_REG)
          state_reg <=
            {~(replacer_touch_ways_0_bits_r[4]), _state_reg_T_52, _state_reg_T_105};
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:24];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h19; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_pc_dup_0 = {_RANDOM[5'h0], _RANDOM[5'h1][8:0]};
        s1_pc_dup_1 = {_RANDOM[5'h1][31:9], _RANDOM[5'h2][17:0]};
        s1_pc_dup_2 = {_RANDOM[5'h2][31:18], _RANDOM[5'h3][26:0]};
        s1_pc_dup_3 = {_RANDOM[5'h3][31:27], _RANDOM[5'h4], _RANDOM[5'h5][3:0]};
        REG = _RANDOM[5'hF][12];
        REG_1 = _RANDOM[5'hF][13];
        ctrs_0_0 = _RANDOM[5'hF][15:14];
        ctrs_0_1 = _RANDOM[5'hF][17:16];
        ctrs_1_0 = _RANDOM[5'hF][19:18];
        ctrs_1_1 = _RANDOM[5'hF][21:20];
        ctrs_2_0 = _RANDOM[5'hF][23:22];
        ctrs_2_1 = _RANDOM[5'hF][25:24];
        ctrs_3_0 = _RANDOM[5'hF][27:26];
        ctrs_3_1 = _RANDOM[5'hF][29:28];
        ctrs_4_0 = _RANDOM[5'hF][31:30];
        ctrs_4_1 = _RANDOM[5'h10][1:0];
        ctrs_5_0 = _RANDOM[5'h10][3:2];
        ctrs_5_1 = _RANDOM[5'h10][5:4];
        ctrs_6_0 = _RANDOM[5'h10][7:6];
        ctrs_6_1 = _RANDOM[5'h10][9:8];
        ctrs_7_0 = _RANDOM[5'h10][11:10];
        ctrs_7_1 = _RANDOM[5'h10][13:12];
        ctrs_8_0 = _RANDOM[5'h10][15:14];
        ctrs_8_1 = _RANDOM[5'h10][17:16];
        ctrs_9_0 = _RANDOM[5'h10][19:18];
        ctrs_9_1 = _RANDOM[5'h10][21:20];
        ctrs_10_0 = _RANDOM[5'h10][23:22];
        ctrs_10_1 = _RANDOM[5'h10][25:24];
        ctrs_11_0 = _RANDOM[5'h10][27:26];
        ctrs_11_1 = _RANDOM[5'h10][29:28];
        ctrs_12_0 = _RANDOM[5'h10][31:30];
        ctrs_12_1 = _RANDOM[5'h11][1:0];
        ctrs_13_0 = _RANDOM[5'h11][3:2];
        ctrs_13_1 = _RANDOM[5'h11][5:4];
        ctrs_14_0 = _RANDOM[5'h11][7:6];
        ctrs_14_1 = _RANDOM[5'h11][9:8];
        ctrs_15_0 = _RANDOM[5'h11][11:10];
        ctrs_15_1 = _RANDOM[5'h11][13:12];
        ctrs_16_0 = _RANDOM[5'h11][15:14];
        ctrs_16_1 = _RANDOM[5'h11][17:16];
        ctrs_17_0 = _RANDOM[5'h11][19:18];
        ctrs_17_1 = _RANDOM[5'h11][21:20];
        ctrs_18_0 = _RANDOM[5'h11][23:22];
        ctrs_18_1 = _RANDOM[5'h11][25:24];
        ctrs_19_0 = _RANDOM[5'h11][27:26];
        ctrs_19_1 = _RANDOM[5'h11][29:28];
        ctrs_20_0 = _RANDOM[5'h11][31:30];
        ctrs_20_1 = _RANDOM[5'h12][1:0];
        ctrs_21_0 = _RANDOM[5'h12][3:2];
        ctrs_21_1 = _RANDOM[5'h12][5:4];
        ctrs_22_0 = _RANDOM[5'h12][7:6];
        ctrs_22_1 = _RANDOM[5'h12][9:8];
        ctrs_23_0 = _RANDOM[5'h12][11:10];
        ctrs_23_1 = _RANDOM[5'h12][13:12];
        ctrs_24_0 = _RANDOM[5'h12][15:14];
        ctrs_24_1 = _RANDOM[5'h12][17:16];
        ctrs_25_0 = _RANDOM[5'h12][19:18];
        ctrs_25_1 = _RANDOM[5'h12][21:20];
        ctrs_26_0 = _RANDOM[5'h12][23:22];
        ctrs_26_1 = _RANDOM[5'h12][25:24];
        ctrs_27_0 = _RANDOM[5'h12][27:26];
        ctrs_27_1 = _RANDOM[5'h12][29:28];
        ctrs_28_0 = _RANDOM[5'h12][31:30];
        ctrs_28_1 = _RANDOM[5'h13][1:0];
        ctrs_29_0 = _RANDOM[5'h13][3:2];
        ctrs_29_1 = _RANDOM[5'h13][5:4];
        ctrs_30_0 = _RANDOM[5'h13][7:6];
        ctrs_30_1 = _RANDOM[5'h13][9:8];
        ctrs_31_0 = _RANDOM[5'h13][11:10];
        ctrs_31_1 = _RANDOM[5'h13][13:12];
        state_reg = {_RANDOM[5'h13][31:14], _RANDOM[5'h14][12:0]};
        fauftb_enable = _RANDOM[5'h14][13];
        resp_meta_hit_r = _RANDOM[5'h14][14];
        resp_meta_hit_r_1 = _RANDOM[5'h14][15];
        resp_meta_pred_way_r = _RANDOM[5'h14][20:16];
        resp_meta_pred_way_r_1 = _RANDOM[5'h14][25:21];
        replacer_touch_ways_0_valid_REG = _RANDOM[5'h14][26];
        replacer_touch_ways_0_bits_r = _RANDOM[5'h14][31:27];
        u_s1_valid = _RANDOM[5'h15][0];
        u_s1_tag = _RANDOM[5'h15][16:1];
        u_s1_hit_oh = {_RANDOM[5'h15][31:17], _RANDOM[5'h16][16:0]};
        u_s1_hit = _RANDOM[5'h16][17];
        u_s1_ftb_entry_brSlots_0_offset = _RANDOM[5'h16][22:19];
        u_s1_ftb_entry_brSlots_0_lower = {_RANDOM[5'h16][31:23], _RANDOM[5'h17][2:0]};
        u_s1_ftb_entry_brSlots_0_tarStat = _RANDOM[5'h17][4:3];
        u_s1_ftb_entry_brSlots_0_valid = _RANDOM[5'h17][6];
        u_s1_ftb_entry_tailSlot_offset = _RANDOM[5'h17][10:7];
        u_s1_ftb_entry_tailSlot_lower = _RANDOM[5'h17][30:11];
        u_s1_ftb_entry_tailSlot_tarStat = {_RANDOM[5'h17][31], _RANDOM[5'h18][0]};
        u_s1_ftb_entry_tailSlot_sharing = _RANDOM[5'h18][1];
        u_s1_ftb_entry_tailSlot_valid = _RANDOM[5'h18][2];
        u_s1_ftb_entry_pftAddr = _RANDOM[5'h18][6:3];
        u_s1_ftb_entry_carry = _RANDOM[5'h18][7];
        u_s1_ftb_entry_always_taken_0 = _RANDOM[5'h18][12];
        u_s1_ftb_entry_always_taken_1 = _RANDOM[5'h18][13];
        u_s1_br_update_valids_0 = _RANDOM[5'h18][14];
        u_s1_br_update_valids_1 = _RANDOM[5'h18][15];
        u_s1_br_takens_0 = _RANDOM[5'h18][16];
        u_s1_br_takens_1 = _RANDOM[5'h18][17];
        io_perf_0_value_REG = _RANDOM[5'h18][19];
        io_perf_0_value_REG_1 = _RANDOM[5'h18][20];
        io_perf_1_value_REG = _RANDOM[5'h18][21];
        io_perf_1_value_REG_1 = _RANDOM[5'h18][22];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        ctrs_0_0 = 2'h2;
        ctrs_0_1 = 2'h2;
        ctrs_1_0 = 2'h2;
        ctrs_1_1 = 2'h2;
        ctrs_2_0 = 2'h2;
        ctrs_2_1 = 2'h2;
        ctrs_3_0 = 2'h2;
        ctrs_3_1 = 2'h2;
        ctrs_4_0 = 2'h2;
        ctrs_4_1 = 2'h2;
        ctrs_5_0 = 2'h2;
        ctrs_5_1 = 2'h2;
        ctrs_6_0 = 2'h2;
        ctrs_6_1 = 2'h2;
        ctrs_7_0 = 2'h2;
        ctrs_7_1 = 2'h2;
        ctrs_8_0 = 2'h2;
        ctrs_8_1 = 2'h2;
        ctrs_9_0 = 2'h2;
        ctrs_9_1 = 2'h2;
        ctrs_10_0 = 2'h2;
        ctrs_10_1 = 2'h2;
        ctrs_11_0 = 2'h2;
        ctrs_11_1 = 2'h2;
        ctrs_12_0 = 2'h2;
        ctrs_12_1 = 2'h2;
        ctrs_13_0 = 2'h2;
        ctrs_13_1 = 2'h2;
        ctrs_14_0 = 2'h2;
        ctrs_14_1 = 2'h2;
        ctrs_15_0 = 2'h2;
        ctrs_15_1 = 2'h2;
        ctrs_16_0 = 2'h2;
        ctrs_16_1 = 2'h2;
        ctrs_17_0 = 2'h2;
        ctrs_17_1 = 2'h2;
        ctrs_18_0 = 2'h2;
        ctrs_18_1 = 2'h2;
        ctrs_19_0 = 2'h2;
        ctrs_19_1 = 2'h2;
        ctrs_20_0 = 2'h2;
        ctrs_20_1 = 2'h2;
        ctrs_21_0 = 2'h2;
        ctrs_21_1 = 2'h2;
        ctrs_22_0 = 2'h2;
        ctrs_22_1 = 2'h2;
        ctrs_23_0 = 2'h2;
        ctrs_23_1 = 2'h2;
        ctrs_24_0 = 2'h2;
        ctrs_24_1 = 2'h2;
        ctrs_25_0 = 2'h2;
        ctrs_25_1 = 2'h2;
        ctrs_26_0 = 2'h2;
        ctrs_26_1 = 2'h2;
        ctrs_27_0 = 2'h2;
        ctrs_27_1 = 2'h2;
        ctrs_28_0 = 2'h2;
        ctrs_28_1 = 2'h2;
        ctrs_29_0 = 2'h2;
        ctrs_29_1 = 2'h2;
        ctrs_30_0 = 2'h2;
        ctrs_30_1 = 2'h2;
        ctrs_31_0 = 2'h2;
        ctrs_31_1 = 2'h2;
        state_reg = 31'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DelayN_2 reset_vector_delay (
    .clock  (clock),
    .io_in  (io_reset_vector),
    .io_out (_reset_vector_delay_io_out)
  );
  FauFTBWay ways_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_0_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_0_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_0_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_0_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_0_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_0_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_0_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_0_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_0_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_0_io_resp_pftAddr),
    .io_resp_carry                    (_ways_0_io_resp_carry),
    .io_resp_always_taken_0           (_ways_0_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_0_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_0_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_0_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_0),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_1_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_1_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_1_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_1_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_1_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_1_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_1_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_1_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_1_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_1_io_resp_pftAddr),
    .io_resp_carry                    (_ways_1_io_resp_carry),
    .io_resp_always_taken_0           (_ways_1_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_1_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_1_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_1_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_1),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_2 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_2_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_2_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_2_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_2_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_2_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_2_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_2_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_2_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_2_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_2_io_resp_pftAddr),
    .io_resp_carry                    (_ways_2_io_resp_carry),
    .io_resp_always_taken_0           (_ways_2_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_2_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_2_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_2_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_2),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_3 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_3_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_3_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_3_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_3_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_3_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_3_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_3_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_3_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_3_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_3_io_resp_pftAddr),
    .io_resp_carry                    (_ways_3_io_resp_carry),
    .io_resp_always_taken_0           (_ways_3_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_3_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_3_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_3_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_3),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_4 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_4_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_4_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_4_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_4_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_4_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_4_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_4_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_4_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_4_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_4_io_resp_pftAddr),
    .io_resp_carry                    (_ways_4_io_resp_carry),
    .io_resp_always_taken_0           (_ways_4_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_4_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_4_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_4_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_4),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_5 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_5_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_5_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_5_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_5_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_5_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_5_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_5_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_5_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_5_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_5_io_resp_pftAddr),
    .io_resp_carry                    (_ways_5_io_resp_carry),
    .io_resp_always_taken_0           (_ways_5_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_5_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_5_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_5_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_5),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_6 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_6_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_6_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_6_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_6_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_6_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_6_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_6_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_6_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_6_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_6_io_resp_pftAddr),
    .io_resp_carry                    (_ways_6_io_resp_carry),
    .io_resp_always_taken_0           (_ways_6_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_6_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_6_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_6_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_6),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_7 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_7_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_7_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_7_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_7_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_7_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_7_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_7_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_7_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_7_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_7_io_resp_pftAddr),
    .io_resp_carry                    (_ways_7_io_resp_carry),
    .io_resp_always_taken_0           (_ways_7_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_7_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_7_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_7_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_7),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_8 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_8_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_8_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_8_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_8_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_8_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_8_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_8_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_8_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_8_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_8_io_resp_pftAddr),
    .io_resp_carry                    (_ways_8_io_resp_carry),
    .io_resp_always_taken_0           (_ways_8_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_8_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_8_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_8_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_8),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_9 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_9_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_9_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_9_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_9_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_9_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_9_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_9_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_9_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_9_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_9_io_resp_pftAddr),
    .io_resp_carry                    (_ways_9_io_resp_carry),
    .io_resp_always_taken_0           (_ways_9_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_9_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_9_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_9_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_9),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_10 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_10_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_10_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_10_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_10_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_10_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_10_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_10_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_10_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_10_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_10_io_resp_pftAddr),
    .io_resp_carry                    (_ways_10_io_resp_carry),
    .io_resp_always_taken_0           (_ways_10_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_10_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_10_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_10_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_10),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_11 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_11_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_11_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_11_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_11_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_11_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_11_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_11_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_11_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_11_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_11_io_resp_pftAddr),
    .io_resp_carry                    (_ways_11_io_resp_carry),
    .io_resp_always_taken_0           (_ways_11_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_11_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_11_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_11_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_11),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_12 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_12_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_12_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_12_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_12_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_12_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_12_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_12_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_12_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_12_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_12_io_resp_pftAddr),
    .io_resp_carry                    (_ways_12_io_resp_carry),
    .io_resp_always_taken_0           (_ways_12_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_12_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_12_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_12_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_12),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_13 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_13_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_13_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_13_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_13_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_13_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_13_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_13_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_13_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_13_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_13_io_resp_pftAddr),
    .io_resp_carry                    (_ways_13_io_resp_carry),
    .io_resp_always_taken_0           (_ways_13_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_13_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_13_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_13_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_13),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_14 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_14_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_14_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_14_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_14_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_14_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_14_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_14_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_14_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_14_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_14_io_resp_pftAddr),
    .io_resp_carry                    (_ways_14_io_resp_carry),
    .io_resp_always_taken_0           (_ways_14_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_14_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_14_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_14_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_14),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_15 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_15_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_15_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_15_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_15_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_15_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_15_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_15_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_15_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_15_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_15_io_resp_pftAddr),
    .io_resp_carry                    (_ways_15_io_resp_carry),
    .io_resp_always_taken_0           (_ways_15_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_15_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_15_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_15_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_15),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_16 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_16_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_16_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_16_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_16_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_16_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_16_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_16_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_16_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_16_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_16_io_resp_pftAddr),
    .io_resp_carry                    (_ways_16_io_resp_carry),
    .io_resp_always_taken_0           (_ways_16_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_16_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_16_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_16_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_16),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_17 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_17_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_17_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_17_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_17_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_17_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_17_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_17_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_17_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_17_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_17_io_resp_pftAddr),
    .io_resp_carry                    (_ways_17_io_resp_carry),
    .io_resp_always_taken_0           (_ways_17_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_17_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_17_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_17_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_17),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_18 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_18_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_18_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_18_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_18_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_18_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_18_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_18_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_18_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_18_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_18_io_resp_pftAddr),
    .io_resp_carry                    (_ways_18_io_resp_carry),
    .io_resp_always_taken_0           (_ways_18_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_18_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_18_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_18_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_18),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_19 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_19_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_19_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_19_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_19_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_19_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_19_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_19_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_19_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_19_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_19_io_resp_pftAddr),
    .io_resp_carry                    (_ways_19_io_resp_carry),
    .io_resp_always_taken_0           (_ways_19_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_19_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_19_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_19_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_19),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_20 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_20_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_20_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_20_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_20_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_20_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_20_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_20_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_20_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_20_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_20_io_resp_pftAddr),
    .io_resp_carry                    (_ways_20_io_resp_carry),
    .io_resp_always_taken_0           (_ways_20_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_20_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_20_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_20_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_20),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_21 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_21_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_21_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_21_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_21_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_21_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_21_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_21_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_21_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_21_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_21_io_resp_pftAddr),
    .io_resp_carry                    (_ways_21_io_resp_carry),
    .io_resp_always_taken_0           (_ways_21_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_21_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_21_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_21_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_21),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_22 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_22_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_22_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_22_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_22_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_22_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_22_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_22_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_22_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_22_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_22_io_resp_pftAddr),
    .io_resp_carry                    (_ways_22_io_resp_carry),
    .io_resp_always_taken_0           (_ways_22_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_22_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_22_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_22_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_22),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_23 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_23_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_23_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_23_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_23_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_23_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_23_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_23_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_23_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_23_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_23_io_resp_pftAddr),
    .io_resp_carry                    (_ways_23_io_resp_carry),
    .io_resp_always_taken_0           (_ways_23_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_23_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_23_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_23_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_23),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_24 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_24_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_24_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_24_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_24_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_24_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_24_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_24_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_24_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_24_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_24_io_resp_pftAddr),
    .io_resp_carry                    (_ways_24_io_resp_carry),
    .io_resp_always_taken_0           (_ways_24_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_24_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_24_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_24_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_24),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_25 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_25_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_25_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_25_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_25_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_25_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_25_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_25_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_25_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_25_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_25_io_resp_pftAddr),
    .io_resp_carry                    (_ways_25_io_resp_carry),
    .io_resp_always_taken_0           (_ways_25_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_25_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_25_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_25_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_25),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_26 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_26_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_26_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_26_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_26_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_26_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_26_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_26_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_26_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_26_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_26_io_resp_pftAddr),
    .io_resp_carry                    (_ways_26_io_resp_carry),
    .io_resp_always_taken_0           (_ways_26_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_26_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_26_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_26_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_26),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_27 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_27_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_27_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_27_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_27_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_27_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_27_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_27_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_27_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_27_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_27_io_resp_pftAddr),
    .io_resp_carry                    (_ways_27_io_resp_carry),
    .io_resp_always_taken_0           (_ways_27_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_27_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_27_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_27_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_27),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_28 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_28_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_28_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_28_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_28_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_28_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_28_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_28_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_28_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_28_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_28_io_resp_pftAddr),
    .io_resp_carry                    (_ways_28_io_resp_carry),
    .io_resp_always_taken_0           (_ways_28_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_28_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_28_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_28_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_28),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_29 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_29_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_29_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_29_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_29_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_29_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_29_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_29_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_29_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_29_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_29_io_resp_pftAddr),
    .io_resp_carry                    (_ways_29_io_resp_carry),
    .io_resp_always_taken_0           (_ways_29_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_29_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_29_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_29_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_29),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_30 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_30_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_30_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_30_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_30_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_30_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_30_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_30_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_30_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_30_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_30_io_resp_pftAddr),
    .io_resp_carry                    (_ways_30_io_resp_carry),
    .io_resp_always_taken_0           (_ways_30_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_30_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_30_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_30_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_30),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  FauFTBWay ways_31 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_tag                       (s1_pc_dup_0[16:1]),
    .io_resp_brSlots_0_offset         (_ways_31_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_lower          (_ways_31_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat        (_ways_31_io_resp_brSlots_0_tarStat),
    .io_resp_brSlots_0_valid          (_ways_31_io_resp_brSlots_0_valid),
    .io_resp_tailSlot_offset          (_ways_31_io_resp_tailSlot_offset),
    .io_resp_tailSlot_lower           (_ways_31_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat         (_ways_31_io_resp_tailSlot_tarStat),
    .io_resp_tailSlot_sharing         (_ways_31_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid           (_ways_31_io_resp_tailSlot_valid),
    .io_resp_pftAddr                  (_ways_31_io_resp_pftAddr),
    .io_resp_carry                    (_ways_31_io_resp_carry),
    .io_resp_always_taken_0           (_ways_31_io_resp_always_taken_0),
    .io_resp_always_taken_1           (_ways_31_io_resp_always_taken_1),
    .io_resp_hit                      (_ways_31_io_resp_hit),
    .io_update_req_tag                (io_update_bits_pc[16:1]),
    .io_update_hit                    (_ways_31_io_update_hit),
    .io_write_valid                   (u_s1_ways_write_valid_31),
    .io_write_entry_brSlots_0_offset  (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_lower   (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_brSlots_0_valid   (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_tailSlot_offset   (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_lower    (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat  (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_tailSlot_sharing  (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid    (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_pftAddr           (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry             (u_s1_ftb_entry_carry),
    .io_write_entry_always_taken_0    (u_s1_ftb_entry_always_taken_0),
    .io_write_entry_always_taken_1    (u_s1_ftb_entry_always_taken_1),
    .io_write_tag                     (u_s1_tag)
  );
  assign io_out_s1_pc_0 = s1_pc_dup_0;
  assign io_out_s1_pc_1 = s1_pc_dup_1;
  assign io_out_s1_pc_2 = s1_pc_dup_2;
  assign io_out_s1_pc_3 = s1_pc_dup_3;
  assign io_out_s1_full_pred_0_br_taken_mask_0 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_0_br_taken_mask_1 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_0_slot_valids_0 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_0_slot_valids_1 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_0_targets_0 = _s1_hit_full_pred_T_850;
  assign io_out_s1_full_pred_0_targets_1 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_0_offsets_0 = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_0_offsets_1 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_0_fallThroughAddr = _s1_hit_full_pred_T_598;
  assign io_out_s1_full_pred_0_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_0_hit = io_out_s1_full_pred_3_hit_0;
  assign io_out_s1_full_pred_1_br_taken_mask_0 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_1_br_taken_mask_1 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_1_slot_valids_0 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_1_slot_valids_1 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_1_targets_0 = _s1_hit_full_pred_T_850;
  assign io_out_s1_full_pred_1_targets_1 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_1_offsets_0 = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_1_offsets_1 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_1_fallThroughAddr = _s1_hit_full_pred_T_598;
  assign io_out_s1_full_pred_1_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_1_hit = io_out_s1_full_pred_3_hit_0;
  assign io_out_s1_full_pred_2_br_taken_mask_0 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_2_br_taken_mask_1 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_2_slot_valids_0 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_2_slot_valids_1 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_2_targets_0 = _s1_hit_full_pred_T_850;
  assign io_out_s1_full_pred_2_targets_1 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_2_offsets_0 = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_2_offsets_1 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_2_fallThroughAddr = _s1_hit_full_pred_T_598;
  assign io_out_s1_full_pred_2_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_2_hit = io_out_s1_full_pred_3_hit_0;
  assign io_out_s1_full_pred_3_br_taken_mask_0 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_3_br_taken_mask_1 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_3_slot_valids_0 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_3_slot_valids_1 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_3_targets_0 = _s1_hit_full_pred_T_850;
  assign io_out_s1_full_pred_3_targets_1 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_3_offsets_0 = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_3_offsets_1 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_3_fallThroughAddr = _s1_hit_full_pred_T_598;
  assign io_out_s1_full_pred_3_fallThroughErr =
    _ways_0_io_resp_hit & s1_possible_full_preds_0_fallThroughErr | _ways_1_io_resp_hit
    & s1_possible_full_preds_1_fallThroughErr | _ways_2_io_resp_hit
    & s1_possible_full_preds_2_fallThroughErr | _ways_3_io_resp_hit
    & s1_possible_full_preds_3_fallThroughErr | _ways_4_io_resp_hit
    & s1_possible_full_preds_4_fallThroughErr | _ways_5_io_resp_hit
    & s1_possible_full_preds_5_fallThroughErr | _ways_6_io_resp_hit
    & s1_possible_full_preds_6_fallThroughErr | _ways_7_io_resp_hit
    & s1_possible_full_preds_7_fallThroughErr | _ways_8_io_resp_hit
    & s1_possible_full_preds_8_fallThroughErr | _ways_9_io_resp_hit
    & s1_possible_full_preds_9_fallThroughErr | _ways_10_io_resp_hit
    & s1_possible_full_preds_10_fallThroughErr | _ways_11_io_resp_hit
    & s1_possible_full_preds_11_fallThroughErr | _ways_12_io_resp_hit
    & s1_possible_full_preds_12_fallThroughErr | _ways_13_io_resp_hit
    & s1_possible_full_preds_13_fallThroughErr | _ways_14_io_resp_hit
    & s1_possible_full_preds_14_fallThroughErr | _ways_15_io_resp_hit
    & s1_possible_full_preds_15_fallThroughErr | _ways_16_io_resp_hit
    & s1_possible_full_preds_16_fallThroughErr | _ways_17_io_resp_hit
    & s1_possible_full_preds_17_fallThroughErr | _ways_18_io_resp_hit
    & s1_possible_full_preds_18_fallThroughErr | _ways_19_io_resp_hit
    & s1_possible_full_preds_19_fallThroughErr | _ways_20_io_resp_hit
    & s1_possible_full_preds_20_fallThroughErr | _ways_21_io_resp_hit
    & s1_possible_full_preds_21_fallThroughErr | _ways_22_io_resp_hit
    & s1_possible_full_preds_22_fallThroughErr | _ways_23_io_resp_hit
    & s1_possible_full_preds_23_fallThroughErr | _ways_24_io_resp_hit
    & s1_possible_full_preds_24_fallThroughErr | _ways_25_io_resp_hit
    & s1_possible_full_preds_25_fallThroughErr | _ways_26_io_resp_hit
    & s1_possible_full_preds_26_fallThroughErr | _ways_27_io_resp_hit
    & s1_possible_full_preds_27_fallThroughErr | _ways_28_io_resp_hit
    & s1_possible_full_preds_28_fallThroughErr | _ways_29_io_resp_hit
    & s1_possible_full_preds_29_fallThroughErr | _ways_30_io_resp_hit
    & s1_possible_full_preds_30_fallThroughErr | _ways_31_io_resp_hit
    & s1_possible_full_preds_31_fallThroughErr;
  assign io_out_s1_full_pred_3_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_3_hit = io_out_s1_full_pred_3_hit_0;
  assign io_out_last_stage_meta = {217'h0, resp_meta_pred_way_r_1, resp_meta_hit_r_1};
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
endmodule

