#ifndef IM920SL_SETTINGS_H
#define IM920SL_SETTINGS_H

namespace IM920SLCtrl {

enum BAUDRATE {
  BPS_1200 = 0,
  BPS_2400 = 1,
  BPS_4800 = 2,
  BPS_9600 = 3,
  BPS_19200 = 4, // default
  BPS_38400 = 5,
  BPS_57600 = 6,
  BPS_115200 = 7
};

enum CHANNEL {
  CH360S_922_4MHz = 1,
  CH360S_922_6MHz = 2,
  CH360S_922_8MHz = 3,
  CH360S_923_0MHz = 4,
  CH360S_923_2MHz = 5,
  CH360S_923_4MHz = 6,
  CH360S_923_6MHz = 7,
  CH360S_923_8MHz = 8,
  CH360S_924_0MHz = 9,
  CH360S_924_2MHz = 10,
  CH360S_924_4MHz = 11,
  CH360S_924_6MHz = 12,
  CH360S_924_8MHz = 13,
  CH360S_925_0MHz = 14,
  CH360S_925_2MHz = 15,
  CH360S_925_4MHz = 16,
  CH360S_925_6MHz = 17,
  CH360S_925_8MHz = 18,
  CH360S_926_0MHz = 19,
  CH360S_926_2MHz = 20,
  CH360S_926_4MHz = 21,
  CH360S_926_6MHz = 22,
  CH360S_926_8MHz = 23,
  CH360S_927_0MHz = 24,
  CH360S_927_2MHz = 25,
  CH360S_927_4MHz = 26,
  CH360S_927_6MHz = 27,
  CH360S_927_8MHz = 28,
  CH360S_928_0MHz = 29,
  CH4S_920_6MHz = 31,
  CH4S_920_8MHz = 32,
  CH4S_921_0MHz = 33,
  CH4S_921_2MHz = 34,
  CH4S_921_4MHz = 35,
  CH4S_921_6MHz = 36,
  CH4S_921_8MHz = 37,
  CH4S_922_0MHz = 38,
  CH4S_922_2MHz = 39,
  CH4S_922_4MHz = 40,
  CH4S_922_6MHz = 41,
  CH4S_922_8MHz = 42,
  CH4S_923_0MHz = 43,
  CH4S_923_2MHz = 44,
  CH4S_923_4MHz = 45,
};

enum RF_POWER {
  POWER_1_mW = 1,
  POWER_10_mW = 2 // default
};

enum RF_RATE {
  RATE_FAST = 1,
  RATE_MIDDLE = 2,
  RATE_LONG = 3 // default
};

} // namespace IM920SLCtrl

#endif /* IM920SL_SETTINGS_H */
