#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ddfd2d9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ddfd5adfc0_0 .net "PC", 31 0, L_000001ddfd63bda0;  1 drivers
v000001ddfd5ad0c0_0 .net "cycles_consumed", 31 0, v000001ddfd5aeec0_0;  1 drivers
v000001ddfd5ae2e0_0 .var "input_clk", 0 0;
v000001ddfd5aeba0_0 .var "rst", 0 0;
S_000001ddfd3cd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ddfd2d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ddfd4f0960 .functor NOR 1, v000001ddfd5ae2e0_0, v000001ddfd5a3d40_0, C4<0>, C4<0>;
L_000001ddfd4f14c0 .functor AND 1, v000001ddfd585050_0, v000001ddfd584f10_0, C4<1>, C4<1>;
L_000001ddfd4f0810 .functor AND 1, L_000001ddfd4f14c0, L_000001ddfd5aef60, C4<1>, C4<1>;
L_000001ddfd4f0b20 .functor AND 1, v000001ddfd575310_0, v000001ddfd574d70_0, C4<1>, C4<1>;
L_000001ddfd4f0880 .functor AND 1, L_000001ddfd4f0b20, L_000001ddfd5af000, C4<1>, C4<1>;
L_000001ddfd4f15a0 .functor AND 1, v000001ddfd5a49c0_0, v000001ddfd5a3480_0, C4<1>, C4<1>;
L_000001ddfd4f1ae0 .functor AND 1, L_000001ddfd4f15a0, L_000001ddfd5ad160, C4<1>, C4<1>;
L_000001ddfd4f1df0 .functor AND 1, v000001ddfd585050_0, v000001ddfd584f10_0, C4<1>, C4<1>;
L_000001ddfd4f2170 .functor AND 1, L_000001ddfd4f1df0, L_000001ddfd5af0a0, C4<1>, C4<1>;
L_000001ddfd4f1e60 .functor AND 1, v000001ddfd575310_0, v000001ddfd574d70_0, C4<1>, C4<1>;
L_000001ddfd4f08f0 .functor AND 1, L_000001ddfd4f1e60, L_000001ddfd5ad2a0, C4<1>, C4<1>;
L_000001ddfd4f0c00 .functor AND 1, v000001ddfd5a49c0_0, v000001ddfd5a3480_0, C4<1>, C4<1>;
L_000001ddfd4f0dc0 .functor AND 1, L_000001ddfd4f0c00, L_000001ddfd5ad340, C4<1>, C4<1>;
L_000001ddfd5b58e0 .functor NOT 1, L_000001ddfd4f0960, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b6980 .functor NOT 1, L_000001ddfd4f0960, C4<0>, C4<0>, C4<0>;
L_000001ddfd61ea10 .functor NOT 1, L_000001ddfd4f0960, C4<0>, C4<0>, C4<0>;
L_000001ddfd6201b0 .functor NOT 1, L_000001ddfd4f0960, C4<0>, C4<0>, C4<0>;
L_000001ddfd61ff80 .functor NOT 1, L_000001ddfd4f0960, C4<0>, C4<0>, C4<0>;
L_000001ddfd63bda0 .functor BUFZ 32, v000001ddfd5a94c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd5a3840_0 .net "EX1_ALU_OPER1", 31 0, L_000001ddfd5b6c20;  1 drivers
v000001ddfd5a4560_0 .net "EX1_ALU_OPER2", 31 0, L_000001ddfd61e540;  1 drivers
v000001ddfd5a4600_0 .net "EX1_PC", 31 0, v000001ddfd581b30_0;  1 drivers
v000001ddfd5a46a0_0 .net "EX1_PFC", 31 0, v000001ddfd583d90_0;  1 drivers
v000001ddfd5a4740_0 .net "EX1_PFC_to_IF", 31 0, L_000001ddfd5b3880;  1 drivers
v000001ddfd5a2b20_0 .net "EX1_forward_to_B", 31 0, v000001ddfd581f90_0;  1 drivers
v000001ddfd5a4b00_0 .net "EX1_is_beq", 0 0, v000001ddfd581950_0;  1 drivers
v000001ddfd5a4f60_0 .net "EX1_is_bne", 0 0, v000001ddfd582cb0_0;  1 drivers
v000001ddfd5a6040_0 .net "EX1_is_jal", 0 0, v000001ddfd582170_0;  1 drivers
v000001ddfd5a6e00_0 .net "EX1_is_jr", 0 0, v000001ddfd5837f0_0;  1 drivers
v000001ddfd5a79e0_0 .net "EX1_is_oper2_immed", 0 0, v000001ddfd582f30_0;  1 drivers
v000001ddfd5a65e0_0 .net "EX1_memread", 0 0, v000001ddfd5836b0_0;  1 drivers
v000001ddfd5a5d20_0 .net "EX1_memwrite", 0 0, v000001ddfd582df0_0;  1 drivers
v000001ddfd5a6a40_0 .net "EX1_opcode", 11 0, v000001ddfd583070_0;  1 drivers
v000001ddfd5a53c0_0 .net "EX1_predicted", 0 0, v000001ddfd5827b0_0;  1 drivers
v000001ddfd5a7440_0 .net "EX1_rd_ind", 4 0, v000001ddfd582210_0;  1 drivers
v000001ddfd5a7620_0 .net "EX1_rd_indzero", 0 0, v000001ddfd581e50_0;  1 drivers
v000001ddfd5a7300_0 .net "EX1_regwrite", 0 0, v000001ddfd583bb0_0;  1 drivers
v000001ddfd5a6720_0 .net "EX1_rs1", 31 0, v000001ddfd5828f0_0;  1 drivers
v000001ddfd5a5820_0 .net "EX1_rs1_ind", 4 0, v000001ddfd581ef0_0;  1 drivers
v000001ddfd5a6f40_0 .net "EX1_rs2", 31 0, v000001ddfd582530_0;  1 drivers
v000001ddfd5a7580_0 .net "EX1_rs2_ind", 4 0, v000001ddfd582d50_0;  1 drivers
v000001ddfd5a69a0_0 .net "EX1_rs2_out", 31 0, L_000001ddfd61f030;  1 drivers
v000001ddfd5a5280_0 .net "EX2_ALU_OPER1", 31 0, v000001ddfd584470_0;  1 drivers
v000001ddfd5a6ea0_0 .net "EX2_ALU_OPER2", 31 0, v000001ddfd584510_0;  1 drivers
v000001ddfd5a76c0_0 .net "EX2_ALU_OUT", 31 0, L_000001ddfd5b41e0;  1 drivers
v000001ddfd5a6860_0 .net "EX2_PC", 31 0, v000001ddfd584d30_0;  1 drivers
v000001ddfd5a6220_0 .net "EX2_PFC_to_IF", 31 0, v000001ddfd584fb0_0;  1 drivers
v000001ddfd5a67c0_0 .net "EX2_forward_to_B", 31 0, v000001ddfd5845b0_0;  1 drivers
v000001ddfd5a5fa0_0 .net "EX2_is_beq", 0 0, v000001ddfd5846f0_0;  1 drivers
v000001ddfd5a74e0_0 .net "EX2_is_bne", 0 0, v000001ddfd585730_0;  1 drivers
v000001ddfd5a6900_0 .net "EX2_is_jal", 0 0, v000001ddfd584790_0;  1 drivers
v000001ddfd5a6fe0_0 .net "EX2_is_jr", 0 0, v000001ddfd5848d0_0;  1 drivers
v000001ddfd5a58c0_0 .net "EX2_is_oper2_immed", 0 0, v000001ddfd584970_0;  1 drivers
v000001ddfd5a5500_0 .net "EX2_memread", 0 0, v000001ddfd584ab0_0;  1 drivers
v000001ddfd5a7800_0 .net "EX2_memwrite", 0 0, v000001ddfd584b50_0;  1 drivers
v000001ddfd5a7080_0 .net "EX2_opcode", 11 0, v000001ddfd584bf0_0;  1 drivers
v000001ddfd5a7940_0 .net "EX2_predicted", 0 0, v000001ddfd584c90_0;  1 drivers
v000001ddfd5a73a0_0 .net "EX2_rd_ind", 4 0, v000001ddfd584dd0_0;  1 drivers
v000001ddfd5a5780_0 .net "EX2_rd_indzero", 0 0, v000001ddfd584f10_0;  1 drivers
v000001ddfd5a6680_0 .net "EX2_regwrite", 0 0, v000001ddfd585050_0;  1 drivers
v000001ddfd5a7760_0 .net "EX2_rs1", 31 0, v000001ddfd5850f0_0;  1 drivers
v000001ddfd5a78a0_0 .net "EX2_rs1_ind", 4 0, v000001ddfd585190_0;  1 drivers
v000001ddfd5a5320_0 .net "EX2_rs2_ind", 4 0, v000001ddfd585230_0;  1 drivers
v000001ddfd5a6ae0_0 .net "EX2_rs2_out", 31 0, v000001ddfd5852d0_0;  1 drivers
v000001ddfd5a5460_0 .net "ID_INST", 31 0, v000001ddfd589a20_0;  1 drivers
v000001ddfd5a5640_0 .net "ID_PC", 31 0, v000001ddfd58ab00_0;  1 drivers
v000001ddfd5a6b80_0 .net "ID_PFC_to_EX", 31 0, L_000001ddfd5af820;  1 drivers
v000001ddfd5a55a0_0 .net "ID_PFC_to_IF", 31 0, L_000001ddfd5b09a0;  1 drivers
v000001ddfd5a6c20_0 .net "ID_forward_to_B", 31 0, L_000001ddfd5b1300;  1 drivers
v000001ddfd5a56e0_0 .net "ID_is_beq", 0 0, L_000001ddfd5b0680;  1 drivers
v000001ddfd5a6180_0 .net "ID_is_bne", 0 0, L_000001ddfd5b07c0;  1 drivers
v000001ddfd5a5960_0 .net "ID_is_j", 0 0, L_000001ddfd5b2d40;  1 drivers
v000001ddfd5a5a00_0 .net "ID_is_jal", 0 0, L_000001ddfd5b3380;  1 drivers
v000001ddfd5a6cc0_0 .net "ID_is_jr", 0 0, L_000001ddfd5b0900;  1 drivers
v000001ddfd5a7260_0 .net "ID_is_oper2_immed", 0 0, L_000001ddfd5b6910;  1 drivers
v000001ddfd5a5aa0_0 .net "ID_memread", 0 0, L_000001ddfd5b2f20;  1 drivers
v000001ddfd5a5b40_0 .net "ID_memwrite", 0 0, L_000001ddfd5b27a0;  1 drivers
v000001ddfd5a6d60_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  1 drivers
v000001ddfd5a5be0_0 .net "ID_predicted", 0 0, v000001ddfd58cb80_0;  1 drivers
v000001ddfd5a5f00_0 .net "ID_rd_ind", 4 0, v000001ddfd5a9600_0;  1 drivers
v000001ddfd5a60e0_0 .net "ID_regwrite", 0 0, L_000001ddfd5b2160;  1 drivers
v000001ddfd5a5c80_0 .net "ID_rs1", 31 0, v000001ddfd586b40_0;  1 drivers
v000001ddfd5a5dc0_0 .net "ID_rs1_ind", 4 0, v000001ddfd5a9740_0;  1 drivers
v000001ddfd5a5e60_0 .net "ID_rs2", 31 0, v000001ddfd586d20_0;  1 drivers
v000001ddfd5a62c0_0 .net "ID_rs2_ind", 4 0, v000001ddfd5a8020_0;  1 drivers
v000001ddfd5a6360_0 .net "IF_INST", 31 0, L_000001ddfd5b51e0;  1 drivers
v000001ddfd5a6400_0 .net "IF_pc", 31 0, v000001ddfd5a94c0_0;  1 drivers
v000001ddfd5a64a0_0 .net "MEM_ALU_OUT", 31 0, v000001ddfd574ff0_0;  1 drivers
v000001ddfd5a6540_0 .net "MEM_Data_mem_out", 31 0, v000001ddfd5a3c00_0;  1 drivers
v000001ddfd5a7120_0 .net "MEM_memread", 0 0, v000001ddfd5749b0_0;  1 drivers
v000001ddfd5a71c0_0 .net "MEM_memwrite", 0 0, v000001ddfd574a50_0;  1 drivers
v000001ddfd5ae4c0_0 .net "MEM_opcode", 11 0, v000001ddfd5756d0_0;  1 drivers
v000001ddfd5ad480_0 .net "MEM_rd_ind", 4 0, v000001ddfd574b90_0;  1 drivers
v000001ddfd5ae060_0 .net "MEM_rd_indzero", 0 0, v000001ddfd574d70_0;  1 drivers
v000001ddfd5ad520_0 .net "MEM_regwrite", 0 0, v000001ddfd575310_0;  1 drivers
v000001ddfd5ae920_0 .net "MEM_rs2", 31 0, v000001ddfd575950_0;  1 drivers
v000001ddfd5aece0_0 .net "PC", 31 0, L_000001ddfd63bda0;  alias, 1 drivers
v000001ddfd5ae7e0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ddfd58c2c0_0;  1 drivers
v000001ddfd5ad5c0_0 .net "STALL_ID2_FLUSH", 0 0, v000001ddfd58c4a0_0;  1 drivers
v000001ddfd5af640_0 .net "STALL_IF_FLUSH", 0 0, v000001ddfd58dbc0_0;  1 drivers
v000001ddfd5aed80_0 .net "WB_ALU_OUT", 31 0, v000001ddfd5a3340_0;  1 drivers
v000001ddfd5ae380_0 .net "WB_Data_mem_out", 31 0, v000001ddfd5a3ca0_0;  1 drivers
v000001ddfd5ada20_0 .net "WB_memread", 0 0, v000001ddfd5a2e40_0;  1 drivers
v000001ddfd5af780_0 .net "WB_rd_ind", 4 0, v000001ddfd5a50a0_0;  1 drivers
v000001ddfd5af460_0 .net "WB_rd_indzero", 0 0, v000001ddfd5a3480_0;  1 drivers
v000001ddfd5adac0_0 .net "WB_regwrite", 0 0, v000001ddfd5a49c0_0;  1 drivers
v000001ddfd5ae600_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  1 drivers
v000001ddfd5ad3e0_0 .net *"_ivl_1", 0 0, L_000001ddfd4f14c0;  1 drivers
v000001ddfd5ae9c0_0 .net *"_ivl_13", 0 0, L_000001ddfd4f15a0;  1 drivers
v000001ddfd5ae420_0 .net *"_ivl_14", 0 0, L_000001ddfd5ad160;  1 drivers
v000001ddfd5ade80_0 .net *"_ivl_19", 0 0, L_000001ddfd4f1df0;  1 drivers
v000001ddfd5ad660_0 .net *"_ivl_2", 0 0, L_000001ddfd5aef60;  1 drivers
v000001ddfd5af1e0_0 .net *"_ivl_20", 0 0, L_000001ddfd5af0a0;  1 drivers
v000001ddfd5adb60_0 .net *"_ivl_25", 0 0, L_000001ddfd4f1e60;  1 drivers
v000001ddfd5ae6a0_0 .net *"_ivl_26", 0 0, L_000001ddfd5ad2a0;  1 drivers
v000001ddfd5ad700_0 .net *"_ivl_31", 0 0, L_000001ddfd4f0c00;  1 drivers
v000001ddfd5ae560_0 .net *"_ivl_32", 0 0, L_000001ddfd5ad340;  1 drivers
v000001ddfd5af140_0 .net *"_ivl_40", 31 0, L_000001ddfd5b2840;  1 drivers
L_000001ddfd5d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5ad7a0_0 .net *"_ivl_43", 26 0, L_000001ddfd5d0c58;  1 drivers
L_000001ddfd5d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5adca0_0 .net/2u *"_ivl_44", 31 0, L_000001ddfd5d0ca0;  1 drivers
v000001ddfd5ae100_0 .net *"_ivl_52", 31 0, L_000001ddfd629890;  1 drivers
L_000001ddfd5d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5af280_0 .net *"_ivl_55", 26 0, L_000001ddfd5d0d30;  1 drivers
L_000001ddfd5d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5af320_0 .net/2u *"_ivl_56", 31 0, L_000001ddfd5d0d78;  1 drivers
v000001ddfd5ad980_0 .net *"_ivl_7", 0 0, L_000001ddfd4f0b20;  1 drivers
v000001ddfd5ad840_0 .net *"_ivl_8", 0 0, L_000001ddfd5af000;  1 drivers
v000001ddfd5aee20_0 .net "alu_selA", 1 0, L_000001ddfd5ad200;  1 drivers
v000001ddfd5af500_0 .net "alu_selB", 1 0, L_000001ddfd5b0cc0;  1 drivers
v000001ddfd5ae1a0_0 .net "clk", 0 0, L_000001ddfd4f0960;  1 drivers
v000001ddfd5aeec0_0 .var "cycles_consumed", 31 0;
v000001ddfd5ad020_0 .net "exhaz", 0 0, L_000001ddfd4f0880;  1 drivers
v000001ddfd5af5a0_0 .net "exhaz2", 0 0, L_000001ddfd4f08f0;  1 drivers
v000001ddfd5adc00_0 .net "hlt", 0 0, v000001ddfd5a3d40_0;  1 drivers
v000001ddfd5ad8e0_0 .net "idhaz", 0 0, L_000001ddfd4f0810;  1 drivers
v000001ddfd5aea60_0 .net "idhaz2", 0 0, L_000001ddfd4f2170;  1 drivers
v000001ddfd5ae740_0 .net "if_id_write", 0 0, v000001ddfd58dc60_0;  1 drivers
v000001ddfd5af3c0_0 .net "input_clk", 0 0, v000001ddfd5ae2e0_0;  1 drivers
v000001ddfd5af6e0_0 .net "is_branch_and_taken", 0 0, L_000001ddfd5b6a60;  1 drivers
v000001ddfd5ae880_0 .net "memhaz", 0 0, L_000001ddfd4f1ae0;  1 drivers
v000001ddfd5ae240_0 .net "memhaz2", 0 0, L_000001ddfd4f0dc0;  1 drivers
v000001ddfd5add40_0 .net "pc_src", 2 0, L_000001ddfd5af960;  1 drivers
v000001ddfd5adde0_0 .net "pc_write", 0 0, v000001ddfd58dda0_0;  1 drivers
v000001ddfd5aeb00_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  1 drivers
v000001ddfd5adf20_0 .net "store_rs2_forward", 1 0, L_000001ddfd5b0fe0;  1 drivers
v000001ddfd5aec40_0 .net "wdata_to_reg_file", 31 0, L_000001ddfd63c2e0;  1 drivers
E_000001ddfd4fa720/0 .event negedge, v000001ddfd58d080_0;
E_000001ddfd4fa720/1 .event posedge, v000001ddfd574550_0;
E_000001ddfd4fa720 .event/or E_000001ddfd4fa720/0, E_000001ddfd4fa720/1;
L_000001ddfd5aef60 .cmp/eq 5, v000001ddfd584dd0_0, v000001ddfd581ef0_0;
L_000001ddfd5af000 .cmp/eq 5, v000001ddfd574b90_0, v000001ddfd581ef0_0;
L_000001ddfd5ad160 .cmp/eq 5, v000001ddfd5a50a0_0, v000001ddfd581ef0_0;
L_000001ddfd5af0a0 .cmp/eq 5, v000001ddfd584dd0_0, v000001ddfd582d50_0;
L_000001ddfd5ad2a0 .cmp/eq 5, v000001ddfd574b90_0, v000001ddfd582d50_0;
L_000001ddfd5ad340 .cmp/eq 5, v000001ddfd5a50a0_0, v000001ddfd582d50_0;
L_000001ddfd5b2840 .concat [ 5 27 0 0], v000001ddfd5a9600_0, L_000001ddfd5d0c58;
L_000001ddfd5b4460 .cmp/ne 32, L_000001ddfd5b2840, L_000001ddfd5d0ca0;
L_000001ddfd629890 .concat [ 5 27 0 0], v000001ddfd584dd0_0, L_000001ddfd5d0d30;
L_000001ddfd6294d0 .cmp/ne 32, L_000001ddfd629890, L_000001ddfd5d0d78;
S_000001ddfd3cd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ddfd4f1d10 .functor NOT 1, L_000001ddfd4f0880, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f0ab0 .functor AND 1, L_000001ddfd4f1ae0, L_000001ddfd4f1d10, C4<1>, C4<1>;
L_000001ddfd4f0ea0 .functor OR 1, L_000001ddfd4f0810, L_000001ddfd4f0ab0, C4<0>, C4<0>;
L_000001ddfd4f1d80 .functor OR 1, L_000001ddfd4f0810, L_000001ddfd4f0880, C4<0>, C4<0>;
v000001ddfd51beb0_0 .net *"_ivl_12", 0 0, L_000001ddfd4f1d80;  1 drivers
v000001ddfd51b230_0 .net *"_ivl_2", 0 0, L_000001ddfd4f1d10;  1 drivers
v000001ddfd51bff0_0 .net *"_ivl_5", 0 0, L_000001ddfd4f0ab0;  1 drivers
v000001ddfd51b870_0 .net *"_ivl_7", 0 0, L_000001ddfd4f0ea0;  1 drivers
v000001ddfd51c090_0 .net "alu_selA", 1 0, L_000001ddfd5ad200;  alias, 1 drivers
v000001ddfd51b190_0 .net "exhaz", 0 0, L_000001ddfd4f0880;  alias, 1 drivers
v000001ddfd51c1d0_0 .net "idhaz", 0 0, L_000001ddfd4f0810;  alias, 1 drivers
v000001ddfd51baf0_0 .net "memhaz", 0 0, L_000001ddfd4f1ae0;  alias, 1 drivers
L_000001ddfd5ad200 .concat8 [ 1 1 0 0], L_000001ddfd4f0ea0, L_000001ddfd4f1d80;
S_000001ddfd3c69c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ddfd4f0c70 .functor NOT 1, L_000001ddfd4f08f0, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f0f80 .functor AND 1, L_000001ddfd4f0dc0, L_000001ddfd4f0c70, C4<1>, C4<1>;
L_000001ddfd4f0ff0 .functor OR 1, L_000001ddfd4f2170, L_000001ddfd4f0f80, C4<0>, C4<0>;
L_000001ddfd4f1060 .functor NOT 1, v000001ddfd582f30_0, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f11b0 .functor AND 1, L_000001ddfd4f0ff0, L_000001ddfd4f1060, C4<1>, C4<1>;
L_000001ddfd4f1300 .functor OR 1, L_000001ddfd4f2170, L_000001ddfd4f08f0, C4<0>, C4<0>;
L_000001ddfd4f25d0 .functor NOT 1, v000001ddfd582f30_0, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f2640 .functor AND 1, L_000001ddfd4f1300, L_000001ddfd4f25d0, C4<1>, C4<1>;
v000001ddfd51c270_0 .net "EX1_is_oper2_immed", 0 0, v000001ddfd582f30_0;  alias, 1 drivers
v000001ddfd51a830_0 .net *"_ivl_11", 0 0, L_000001ddfd4f11b0;  1 drivers
v000001ddfd51b9b0_0 .net *"_ivl_16", 0 0, L_000001ddfd4f1300;  1 drivers
v000001ddfd51a8d0_0 .net *"_ivl_17", 0 0, L_000001ddfd4f25d0;  1 drivers
v000001ddfd51c4f0_0 .net *"_ivl_2", 0 0, L_000001ddfd4f0c70;  1 drivers
v000001ddfd51a970_0 .net *"_ivl_20", 0 0, L_000001ddfd4f2640;  1 drivers
v000001ddfd51aa10_0 .net *"_ivl_5", 0 0, L_000001ddfd4f0f80;  1 drivers
v000001ddfd51abf0_0 .net *"_ivl_7", 0 0, L_000001ddfd4f0ff0;  1 drivers
v000001ddfd51ad30_0 .net *"_ivl_8", 0 0, L_000001ddfd4f1060;  1 drivers
v000001ddfd51add0_0 .net "alu_selB", 1 0, L_000001ddfd5b0cc0;  alias, 1 drivers
v000001ddfd51c590_0 .net "exhaz", 0 0, L_000001ddfd4f08f0;  alias, 1 drivers
v000001ddfd51ae70_0 .net "idhaz", 0 0, L_000001ddfd4f2170;  alias, 1 drivers
v000001ddfd51afb0_0 .net "memhaz", 0 0, L_000001ddfd4f0dc0;  alias, 1 drivers
L_000001ddfd5b0cc0 .concat8 [ 1 1 0 0], L_000001ddfd4f11b0, L_000001ddfd4f2640;
S_000001ddfd3c6b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ddfd4f2410 .functor NOT 1, L_000001ddfd4f08f0, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f2330 .functor AND 1, L_000001ddfd4f0dc0, L_000001ddfd4f2410, C4<1>, C4<1>;
L_000001ddfd4f23a0 .functor OR 1, L_000001ddfd4f2170, L_000001ddfd4f2330, C4<0>, C4<0>;
L_000001ddfd4f2480 .functor OR 1, L_000001ddfd4f2170, L_000001ddfd4f08f0, C4<0>, C4<0>;
v000001ddfd51b050_0 .net *"_ivl_12", 0 0, L_000001ddfd4f2480;  1 drivers
v000001ddfd51b370_0 .net *"_ivl_2", 0 0, L_000001ddfd4f2410;  1 drivers
v000001ddfd51b5f0_0 .net *"_ivl_5", 0 0, L_000001ddfd4f2330;  1 drivers
v000001ddfd51b690_0 .net *"_ivl_7", 0 0, L_000001ddfd4f23a0;  1 drivers
v000001ddfd51b910_0 .net "exhaz", 0 0, L_000001ddfd4f08f0;  alias, 1 drivers
v000001ddfd51bb90_0 .net "idhaz", 0 0, L_000001ddfd4f2170;  alias, 1 drivers
v000001ddfd496280_0 .net "memhaz", 0 0, L_000001ddfd4f0dc0;  alias, 1 drivers
v000001ddfd4968c0_0 .net "store_rs2_forward", 1 0, L_000001ddfd5b0fe0;  alias, 1 drivers
L_000001ddfd5b0fe0 .concat8 [ 1 1 0 0], L_000001ddfd4f23a0, L_000001ddfd4f2480;
S_000001ddfd2c9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ddfd496a00_0 .net "EX_ALU_OUT", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd496d20_0 .net "EX_memread", 0 0, v000001ddfd584ab0_0;  alias, 1 drivers
v000001ddfd47fe40_0 .net "EX_memwrite", 0 0, v000001ddfd584b50_0;  alias, 1 drivers
v000001ddfd480e80_0 .net "EX_opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
v000001ddfd5744b0_0 .net "EX_rd_ind", 4 0, v000001ddfd584dd0_0;  alias, 1 drivers
v000001ddfd575630_0 .net "EX_rd_indzero", 0 0, L_000001ddfd6294d0;  1 drivers
v000001ddfd574f50_0 .net "EX_regwrite", 0 0, v000001ddfd585050_0;  alias, 1 drivers
v000001ddfd574c30_0 .net "EX_rs2_out", 31 0, v000001ddfd5852d0_0;  alias, 1 drivers
v000001ddfd574ff0_0 .var "MEM_ALU_OUT", 31 0;
v000001ddfd5749b0_0 .var "MEM_memread", 0 0;
v000001ddfd574a50_0 .var "MEM_memwrite", 0 0;
v000001ddfd5756d0_0 .var "MEM_opcode", 11 0;
v000001ddfd574b90_0 .var "MEM_rd_ind", 4 0;
v000001ddfd574d70_0 .var "MEM_rd_indzero", 0 0;
v000001ddfd575310_0 .var "MEM_regwrite", 0 0;
v000001ddfd575950_0 .var "MEM_rs2", 31 0;
v000001ddfd5742d0_0 .net "clk", 0 0, L_000001ddfd6201b0;  1 drivers
v000001ddfd574550_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4fa420 .event posedge, v000001ddfd574550_0, v000001ddfd5742d0_0;
S_000001ddfd2c9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ddfd2b1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd2b14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd2b1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd2b1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd2b1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd2b15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd2b15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd2b1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd2b1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd2b1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd2b16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd2b16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd2b1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd2b1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd2b17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd2b17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd2b1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd2b1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd2b1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd2b18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd2b18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd2b1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd2b1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd2b1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd2b19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ddfd6200d0 .functor XOR 1, L_000001ddfd61fab0, v000001ddfd584c90_0, C4<0>, C4<0>;
L_000001ddfd620290 .functor NOT 1, L_000001ddfd6200d0, C4<0>, C4<0>, C4<0>;
L_000001ddfd620220 .functor OR 1, v000001ddfd5aeba0_0, L_000001ddfd620290, C4<0>, C4<0>;
L_000001ddfd620140 .functor NOT 1, L_000001ddfd620220, C4<0>, C4<0>, C4<0>;
v000001ddfd5775c0_0 .net "ALU_OP", 3 0, v000001ddfd576bc0_0;  1 drivers
v000001ddfd578c40_0 .net "BranchDecision", 0 0, L_000001ddfd61fab0;  1 drivers
v000001ddfd579780_0 .net "CF", 0 0, v000001ddfd5763a0_0;  1 drivers
v000001ddfd579320_0 .net "EX_opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
v000001ddfd5790a0_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  alias, 1 drivers
v000001ddfd5793c0_0 .net "ZF", 0 0, L_000001ddfd61ed20;  1 drivers
L_000001ddfd5d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ddfd579820_0 .net/2u *"_ivl_0", 31 0, L_000001ddfd5d0ce8;  1 drivers
v000001ddfd579460_0 .net *"_ivl_11", 0 0, L_000001ddfd620220;  1 drivers
v000001ddfd5789c0_0 .net *"_ivl_2", 31 0, L_000001ddfd5b40a0;  1 drivers
v000001ddfd5795a0_0 .net *"_ivl_6", 0 0, L_000001ddfd6200d0;  1 drivers
v000001ddfd5784c0_0 .net *"_ivl_8", 0 0, L_000001ddfd620290;  1 drivers
v000001ddfd578560_0 .net "alu_out", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd578b00_0 .net "alu_outw", 31 0, v000001ddfd576a80_0;  1 drivers
v000001ddfd578f60_0 .net "is_beq", 0 0, v000001ddfd5846f0_0;  alias, 1 drivers
v000001ddfd578ce0_0 .net "is_bne", 0 0, v000001ddfd585730_0;  alias, 1 drivers
v000001ddfd578740_0 .net "is_jal", 0 0, v000001ddfd584790_0;  alias, 1 drivers
v000001ddfd579140_0 .net "oper1", 31 0, v000001ddfd584470_0;  alias, 1 drivers
v000001ddfd578a60_0 .net "oper2", 31 0, v000001ddfd584510_0;  alias, 1 drivers
v000001ddfd578ba0_0 .net "pc", 31 0, v000001ddfd584d30_0;  alias, 1 drivers
v000001ddfd578420_0 .net "predicted", 0 0, v000001ddfd584c90_0;  alias, 1 drivers
v000001ddfd578d80_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
L_000001ddfd5b40a0 .arith/sum 32, v000001ddfd584d30_0, L_000001ddfd5d0ce8;
L_000001ddfd5b41e0 .functor MUXZ 32, v000001ddfd576a80_0, L_000001ddfd5b40a0, v000001ddfd584790_0, C4<>;
S_000001ddfd310140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ddfd2c9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ddfd61f260 .functor AND 1, v000001ddfd5846f0_0, L_000001ddfd61eb60, C4<1>, C4<1>;
L_000001ddfd61ebd0 .functor NOT 1, L_000001ddfd61eb60, C4<0>, C4<0>, C4<0>;
L_000001ddfd61f960 .functor AND 1, v000001ddfd585730_0, L_000001ddfd61ebd0, C4<1>, C4<1>;
L_000001ddfd61fab0 .functor OR 1, L_000001ddfd61f260, L_000001ddfd61f960, C4<0>, C4<0>;
v000001ddfd577340_0 .net "BranchDecision", 0 0, L_000001ddfd61fab0;  alias, 1 drivers
v000001ddfd5764e0_0 .net *"_ivl_2", 0 0, L_000001ddfd61ebd0;  1 drivers
v000001ddfd577520_0 .net "is_beq", 0 0, v000001ddfd5846f0_0;  alias, 1 drivers
v000001ddfd575d60_0 .net "is_beq_taken", 0 0, L_000001ddfd61f260;  1 drivers
v000001ddfd575e00_0 .net "is_bne", 0 0, v000001ddfd585730_0;  alias, 1 drivers
v000001ddfd575fe0_0 .net "is_bne_taken", 0 0, L_000001ddfd61f960;  1 drivers
v000001ddfd576580_0 .net "is_eq", 0 0, L_000001ddfd61eb60;  1 drivers
v000001ddfd577200_0 .net "oper1", 31 0, v000001ddfd584470_0;  alias, 1 drivers
v000001ddfd5769e0_0 .net "oper2", 31 0, v000001ddfd584510_0;  alias, 1 drivers
S_000001ddfd3102d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ddfd310140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ddfd61fd50 .functor XOR 1, L_000001ddfd5b4960, L_000001ddfd5b48c0, C4<0>, C4<0>;
L_000001ddfd61fdc0 .functor XOR 1, L_000001ddfd5b4f00, L_000001ddfd5b4dc0, C4<0>, C4<0>;
L_000001ddfd61e700 .functor XOR 1, L_000001ddfd5b4aa0, L_000001ddfd5b4e60, C4<0>, C4<0>;
L_000001ddfd61f420 .functor XOR 1, L_000001ddfd5b4820, L_000001ddfd5b4be0, C4<0>, C4<0>;
L_000001ddfd61ed90 .functor XOR 1, L_000001ddfd5b4a00, L_000001ddfd5b4b40, C4<0>, C4<0>;
L_000001ddfd61f2d0 .functor XOR 1, L_000001ddfd5b4c80, L_000001ddfd5b4d20, C4<0>, C4<0>;
L_000001ddfd61fb20 .functor XOR 1, L_000001ddfd626870, L_000001ddfd625dd0, C4<0>, C4<0>;
L_000001ddfd61f490 .functor XOR 1, L_000001ddfd626cd0, L_000001ddfd6258d0, C4<0>, C4<0>;
L_000001ddfd61fe30 .functor XOR 1, L_000001ddfd626050, L_000001ddfd625290, C4<0>, C4<0>;
L_000001ddfd61ff10 .functor XOR 1, L_000001ddfd625510, L_000001ddfd624f70, C4<0>, C4<0>;
L_000001ddfd61e380 .functor XOR 1, L_000001ddfd627310, L_000001ddfd626d70, C4<0>, C4<0>;
L_000001ddfd61f500 .functor XOR 1, L_000001ddfd626e10, L_000001ddfd626eb0, C4<0>, C4<0>;
L_000001ddfd61f5e0 .functor XOR 1, L_000001ddfd626410, L_000001ddfd6251f0, C4<0>, C4<0>;
L_000001ddfd61f7a0 .functor XOR 1, L_000001ddfd626370, L_000001ddfd625330, C4<0>, C4<0>;
L_000001ddfd61ef50 .functor XOR 1, L_000001ddfd626f50, L_000001ddfd626b90, C4<0>, C4<0>;
L_000001ddfd61e7e0 .functor XOR 1, L_000001ddfd625f10, L_000001ddfd624bb0, C4<0>, C4<0>;
L_000001ddfd61f650 .functor XOR 1, L_000001ddfd625ab0, L_000001ddfd6264b0, C4<0>, C4<0>;
L_000001ddfd61e770 .functor XOR 1, L_000001ddfd6265f0, L_000001ddfd6253d0, C4<0>, C4<0>;
L_000001ddfd61e850 .functor XOR 1, L_000001ddfd6267d0, L_000001ddfd625970, C4<0>, C4<0>;
L_000001ddfd61e3f0 .functor XOR 1, L_000001ddfd626ff0, L_000001ddfd626c30, C4<0>, C4<0>;
L_000001ddfd61f180 .functor XOR 1, L_000001ddfd624c50, L_000001ddfd626690, C4<0>, C4<0>;
L_000001ddfd61ee00 .functor XOR 1, L_000001ddfd625c90, L_000001ddfd625010, C4<0>, C4<0>;
L_000001ddfd61e460 .functor XOR 1, L_000001ddfd6260f0, L_000001ddfd626190, C4<0>, C4<0>;
L_000001ddfd61ee70 .functor XOR 1, L_000001ddfd625470, L_000001ddfd6262d0, C4<0>, C4<0>;
L_000001ddfd61e5b0 .functor XOR 1, L_000001ddfd6269b0, L_000001ddfd6255b0, C4<0>, C4<0>;
L_000001ddfd61f1f0 .functor XOR 1, L_000001ddfd625a10, L_000001ddfd626230, C4<0>, C4<0>;
L_000001ddfd61f880 .functor XOR 1, L_000001ddfd626910, L_000001ddfd626a50, C4<0>, C4<0>;
L_000001ddfd61e9a0 .functor XOR 1, L_000001ddfd6256f0, L_000001ddfd626550, C4<0>, C4<0>;
L_000001ddfd61e8c0 .functor XOR 1, L_000001ddfd627090, L_000001ddfd625e70, C4<0>, C4<0>;
L_000001ddfd61ea80 .functor XOR 1, L_000001ddfd6250b0, L_000001ddfd624cf0, C4<0>, C4<0>;
L_000001ddfd61f8f0 .functor XOR 1, L_000001ddfd627130, L_000001ddfd6271d0, C4<0>, C4<0>;
L_000001ddfd61eaf0 .functor XOR 1, L_000001ddfd625b50, L_000001ddfd626730, C4<0>, C4<0>;
L_000001ddfd61eb60/0/0 .functor OR 1, L_000001ddfd626af0, L_000001ddfd624d90, L_000001ddfd625bf0, L_000001ddfd625650;
L_000001ddfd61eb60/0/4 .functor OR 1, L_000001ddfd625d30, L_000001ddfd625150, L_000001ddfd624e30, L_000001ddfd624ed0;
L_000001ddfd61eb60/0/8 .functor OR 1, L_000001ddfd625790, L_000001ddfd625830, L_000001ddfd625fb0, L_000001ddfd629070;
L_000001ddfd61eb60/0/12 .functor OR 1, L_000001ddfd6296b0, L_000001ddfd629750, L_000001ddfd628f30, L_000001ddfd629110;
L_000001ddfd61eb60/0/16 .functor OR 1, L_000001ddfd627bd0, L_000001ddfd6291b0, L_000001ddfd627c70, L_000001ddfd628530;
L_000001ddfd61eb60/0/20 .functor OR 1, L_000001ddfd6297f0, L_000001ddfd6280d0, L_000001ddfd628a30, L_000001ddfd629250;
L_000001ddfd61eb60/0/24 .functor OR 1, L_000001ddfd6279f0, L_000001ddfd627630, L_000001ddfd629930, L_000001ddfd6292f0;
L_000001ddfd61eb60/0/28 .functor OR 1, L_000001ddfd629390, L_000001ddfd627d10, L_000001ddfd629430, L_000001ddfd627ef0;
L_000001ddfd61eb60/1/0 .functor OR 1, L_000001ddfd61eb60/0/0, L_000001ddfd61eb60/0/4, L_000001ddfd61eb60/0/8, L_000001ddfd61eb60/0/12;
L_000001ddfd61eb60/1/4 .functor OR 1, L_000001ddfd61eb60/0/16, L_000001ddfd61eb60/0/20, L_000001ddfd61eb60/0/24, L_000001ddfd61eb60/0/28;
L_000001ddfd61eb60 .functor NOR 1, L_000001ddfd61eb60/1/0, L_000001ddfd61eb60/1/4, C4<0>, C4<0>;
v000001ddfd574cd0_0 .net *"_ivl_0", 0 0, L_000001ddfd61fd50;  1 drivers
v000001ddfd575770_0 .net *"_ivl_101", 0 0, L_000001ddfd6264b0;  1 drivers
v000001ddfd575810_0 .net *"_ivl_102", 0 0, L_000001ddfd61e770;  1 drivers
v000001ddfd575090_0 .net *"_ivl_105", 0 0, L_000001ddfd6265f0;  1 drivers
v000001ddfd574370_0 .net *"_ivl_107", 0 0, L_000001ddfd6253d0;  1 drivers
v000001ddfd575130_0 .net *"_ivl_108", 0 0, L_000001ddfd61e850;  1 drivers
v000001ddfd574690_0 .net *"_ivl_11", 0 0, L_000001ddfd5b4dc0;  1 drivers
v000001ddfd5745f0_0 .net *"_ivl_111", 0 0, L_000001ddfd6267d0;  1 drivers
v000001ddfd574910_0 .net *"_ivl_113", 0 0, L_000001ddfd625970;  1 drivers
v000001ddfd5754f0_0 .net *"_ivl_114", 0 0, L_000001ddfd61e3f0;  1 drivers
v000001ddfd5751d0_0 .net *"_ivl_117", 0 0, L_000001ddfd626ff0;  1 drivers
v000001ddfd574af0_0 .net *"_ivl_119", 0 0, L_000001ddfd626c30;  1 drivers
v000001ddfd575270_0 .net *"_ivl_12", 0 0, L_000001ddfd61e700;  1 drivers
v000001ddfd574e10_0 .net *"_ivl_120", 0 0, L_000001ddfd61f180;  1 drivers
v000001ddfd574eb0_0 .net *"_ivl_123", 0 0, L_000001ddfd624c50;  1 drivers
v000001ddfd5753b0_0 .net *"_ivl_125", 0 0, L_000001ddfd626690;  1 drivers
v000001ddfd5758b0_0 .net *"_ivl_126", 0 0, L_000001ddfd61ee00;  1 drivers
v000001ddfd575450_0 .net *"_ivl_129", 0 0, L_000001ddfd625c90;  1 drivers
v000001ddfd575590_0 .net *"_ivl_131", 0 0, L_000001ddfd625010;  1 drivers
v000001ddfd574410_0 .net *"_ivl_132", 0 0, L_000001ddfd61e460;  1 drivers
v000001ddfd574730_0 .net *"_ivl_135", 0 0, L_000001ddfd6260f0;  1 drivers
v000001ddfd5747d0_0 .net *"_ivl_137", 0 0, L_000001ddfd626190;  1 drivers
v000001ddfd573ab0_0 .net *"_ivl_138", 0 0, L_000001ddfd61ee70;  1 drivers
v000001ddfd572430_0 .net *"_ivl_141", 0 0, L_000001ddfd625470;  1 drivers
v000001ddfd574230_0 .net *"_ivl_143", 0 0, L_000001ddfd6262d0;  1 drivers
v000001ddfd571ad0_0 .net *"_ivl_144", 0 0, L_000001ddfd61e5b0;  1 drivers
v000001ddfd571cb0_0 .net *"_ivl_147", 0 0, L_000001ddfd6269b0;  1 drivers
v000001ddfd5735b0_0 .net *"_ivl_149", 0 0, L_000001ddfd6255b0;  1 drivers
v000001ddfd5730b0_0 .net *"_ivl_15", 0 0, L_000001ddfd5b4aa0;  1 drivers
v000001ddfd571b70_0 .net *"_ivl_150", 0 0, L_000001ddfd61f1f0;  1 drivers
v000001ddfd571c10_0 .net *"_ivl_153", 0 0, L_000001ddfd625a10;  1 drivers
v000001ddfd573470_0 .net *"_ivl_155", 0 0, L_000001ddfd626230;  1 drivers
v000001ddfd5724d0_0 .net *"_ivl_156", 0 0, L_000001ddfd61f880;  1 drivers
v000001ddfd572070_0 .net *"_ivl_159", 0 0, L_000001ddfd626910;  1 drivers
v000001ddfd571d50_0 .net *"_ivl_161", 0 0, L_000001ddfd626a50;  1 drivers
v000001ddfd573dd0_0 .net *"_ivl_162", 0 0, L_000001ddfd61e9a0;  1 drivers
v000001ddfd571df0_0 .net *"_ivl_165", 0 0, L_000001ddfd6256f0;  1 drivers
v000001ddfd572570_0 .net *"_ivl_167", 0 0, L_000001ddfd626550;  1 drivers
v000001ddfd572bb0_0 .net *"_ivl_168", 0 0, L_000001ddfd61e8c0;  1 drivers
v000001ddfd572890_0 .net *"_ivl_17", 0 0, L_000001ddfd5b4e60;  1 drivers
v000001ddfd572c50_0 .net *"_ivl_171", 0 0, L_000001ddfd627090;  1 drivers
v000001ddfd573290_0 .net *"_ivl_173", 0 0, L_000001ddfd625e70;  1 drivers
v000001ddfd571e90_0 .net *"_ivl_174", 0 0, L_000001ddfd61ea80;  1 drivers
v000001ddfd572e30_0 .net *"_ivl_177", 0 0, L_000001ddfd6250b0;  1 drivers
v000001ddfd571f30_0 .net *"_ivl_179", 0 0, L_000001ddfd624cf0;  1 drivers
v000001ddfd571fd0_0 .net *"_ivl_18", 0 0, L_000001ddfd61f420;  1 drivers
v000001ddfd572610_0 .net *"_ivl_180", 0 0, L_000001ddfd61f8f0;  1 drivers
v000001ddfd573e70_0 .net *"_ivl_183", 0 0, L_000001ddfd627130;  1 drivers
v000001ddfd573150_0 .net *"_ivl_185", 0 0, L_000001ddfd6271d0;  1 drivers
v000001ddfd573d30_0 .net *"_ivl_186", 0 0, L_000001ddfd61eaf0;  1 drivers
v000001ddfd572110_0 .net *"_ivl_190", 0 0, L_000001ddfd625b50;  1 drivers
v000001ddfd572a70_0 .net *"_ivl_192", 0 0, L_000001ddfd626730;  1 drivers
v000001ddfd573790_0 .net *"_ivl_194", 0 0, L_000001ddfd626af0;  1 drivers
v000001ddfd572d90_0 .net *"_ivl_196", 0 0, L_000001ddfd624d90;  1 drivers
v000001ddfd572250_0 .net *"_ivl_198", 0 0, L_000001ddfd625bf0;  1 drivers
v000001ddfd573650_0 .net *"_ivl_200", 0 0, L_000001ddfd625650;  1 drivers
v000001ddfd5736f0_0 .net *"_ivl_202", 0 0, L_000001ddfd625d30;  1 drivers
v000001ddfd573c90_0 .net *"_ivl_204", 0 0, L_000001ddfd625150;  1 drivers
v000001ddfd5729d0_0 .net *"_ivl_206", 0 0, L_000001ddfd624e30;  1 drivers
v000001ddfd572cf0_0 .net *"_ivl_208", 0 0, L_000001ddfd624ed0;  1 drivers
v000001ddfd5721b0_0 .net *"_ivl_21", 0 0, L_000001ddfd5b4820;  1 drivers
v000001ddfd5740f0_0 .net *"_ivl_210", 0 0, L_000001ddfd625790;  1 drivers
v000001ddfd572ed0_0 .net *"_ivl_212", 0 0, L_000001ddfd625830;  1 drivers
v000001ddfd572390_0 .net *"_ivl_214", 0 0, L_000001ddfd625fb0;  1 drivers
v000001ddfd572f70_0 .net *"_ivl_216", 0 0, L_000001ddfd629070;  1 drivers
v000001ddfd5738d0_0 .net *"_ivl_218", 0 0, L_000001ddfd6296b0;  1 drivers
v000001ddfd573010_0 .net *"_ivl_220", 0 0, L_000001ddfd629750;  1 drivers
v000001ddfd573830_0 .net *"_ivl_222", 0 0, L_000001ddfd628f30;  1 drivers
v000001ddfd5722f0_0 .net *"_ivl_224", 0 0, L_000001ddfd629110;  1 drivers
v000001ddfd5731f0_0 .net *"_ivl_226", 0 0, L_000001ddfd627bd0;  1 drivers
v000001ddfd573f10_0 .net *"_ivl_228", 0 0, L_000001ddfd6291b0;  1 drivers
v000001ddfd573330_0 .net *"_ivl_23", 0 0, L_000001ddfd5b4be0;  1 drivers
v000001ddfd573fb0_0 .net *"_ivl_230", 0 0, L_000001ddfd627c70;  1 drivers
v000001ddfd5733d0_0 .net *"_ivl_232", 0 0, L_000001ddfd628530;  1 drivers
v000001ddfd573510_0 .net *"_ivl_234", 0 0, L_000001ddfd6297f0;  1 drivers
v000001ddfd574050_0 .net *"_ivl_236", 0 0, L_000001ddfd6280d0;  1 drivers
v000001ddfd574190_0 .net *"_ivl_238", 0 0, L_000001ddfd628a30;  1 drivers
v000001ddfd573970_0 .net *"_ivl_24", 0 0, L_000001ddfd61ed90;  1 drivers
v000001ddfd573bf0_0 .net *"_ivl_240", 0 0, L_000001ddfd629250;  1 drivers
v000001ddfd573a10_0 .net *"_ivl_242", 0 0, L_000001ddfd6279f0;  1 drivers
v000001ddfd572930_0 .net *"_ivl_244", 0 0, L_000001ddfd627630;  1 drivers
v000001ddfd573b50_0 .net *"_ivl_246", 0 0, L_000001ddfd629930;  1 drivers
v000001ddfd5726b0_0 .net *"_ivl_248", 0 0, L_000001ddfd6292f0;  1 drivers
v000001ddfd572750_0 .net *"_ivl_250", 0 0, L_000001ddfd629390;  1 drivers
v000001ddfd5727f0_0 .net *"_ivl_252", 0 0, L_000001ddfd627d10;  1 drivers
v000001ddfd572b10_0 .net *"_ivl_254", 0 0, L_000001ddfd629430;  1 drivers
v000001ddfd4963c0_0 .net *"_ivl_256", 0 0, L_000001ddfd627ef0;  1 drivers
v000001ddfd576f80_0 .net *"_ivl_27", 0 0, L_000001ddfd5b4a00;  1 drivers
v000001ddfd576080_0 .net *"_ivl_29", 0 0, L_000001ddfd5b4b40;  1 drivers
v000001ddfd5777a0_0 .net *"_ivl_3", 0 0, L_000001ddfd5b4960;  1 drivers
v000001ddfd576260_0 .net *"_ivl_30", 0 0, L_000001ddfd61f2d0;  1 drivers
v000001ddfd577660_0 .net *"_ivl_33", 0 0, L_000001ddfd5b4c80;  1 drivers
v000001ddfd577700_0 .net *"_ivl_35", 0 0, L_000001ddfd5b4d20;  1 drivers
v000001ddfd5778e0_0 .net *"_ivl_36", 0 0, L_000001ddfd61fb20;  1 drivers
v000001ddfd5773e0_0 .net *"_ivl_39", 0 0, L_000001ddfd626870;  1 drivers
v000001ddfd577020_0 .net *"_ivl_41", 0 0, L_000001ddfd625dd0;  1 drivers
v000001ddfd576800_0 .net *"_ivl_42", 0 0, L_000001ddfd61f490;  1 drivers
v000001ddfd578100_0 .net *"_ivl_45", 0 0, L_000001ddfd626cd0;  1 drivers
v000001ddfd576120_0 .net *"_ivl_47", 0 0, L_000001ddfd6258d0;  1 drivers
v000001ddfd577840_0 .net *"_ivl_48", 0 0, L_000001ddfd61fe30;  1 drivers
v000001ddfd577980_0 .net *"_ivl_5", 0 0, L_000001ddfd5b48c0;  1 drivers
v000001ddfd577a20_0 .net *"_ivl_51", 0 0, L_000001ddfd626050;  1 drivers
v000001ddfd577ac0_0 .net *"_ivl_53", 0 0, L_000001ddfd625290;  1 drivers
v000001ddfd576620_0 .net *"_ivl_54", 0 0, L_000001ddfd61ff10;  1 drivers
v000001ddfd5781a0_0 .net *"_ivl_57", 0 0, L_000001ddfd625510;  1 drivers
v000001ddfd578240_0 .net *"_ivl_59", 0 0, L_000001ddfd624f70;  1 drivers
v000001ddfd577b60_0 .net *"_ivl_6", 0 0, L_000001ddfd61fdc0;  1 drivers
v000001ddfd575c20_0 .net *"_ivl_60", 0 0, L_000001ddfd61e380;  1 drivers
v000001ddfd576c60_0 .net *"_ivl_63", 0 0, L_000001ddfd627310;  1 drivers
v000001ddfd576d00_0 .net *"_ivl_65", 0 0, L_000001ddfd626d70;  1 drivers
v000001ddfd577ca0_0 .net *"_ivl_66", 0 0, L_000001ddfd61f500;  1 drivers
v000001ddfd576da0_0 .net *"_ivl_69", 0 0, L_000001ddfd626e10;  1 drivers
v000001ddfd577e80_0 .net *"_ivl_71", 0 0, L_000001ddfd626eb0;  1 drivers
v000001ddfd577160_0 .net *"_ivl_72", 0 0, L_000001ddfd61f5e0;  1 drivers
v000001ddfd577c00_0 .net *"_ivl_75", 0 0, L_000001ddfd626410;  1 drivers
v000001ddfd577480_0 .net *"_ivl_77", 0 0, L_000001ddfd6251f0;  1 drivers
v000001ddfd576760_0 .net *"_ivl_78", 0 0, L_000001ddfd61f7a0;  1 drivers
v000001ddfd5768a0_0 .net *"_ivl_81", 0 0, L_000001ddfd626370;  1 drivers
v000001ddfd575ae0_0 .net *"_ivl_83", 0 0, L_000001ddfd625330;  1 drivers
v000001ddfd576440_0 .net *"_ivl_84", 0 0, L_000001ddfd61ef50;  1 drivers
v000001ddfd575b80_0 .net *"_ivl_87", 0 0, L_000001ddfd626f50;  1 drivers
v000001ddfd5761c0_0 .net *"_ivl_89", 0 0, L_000001ddfd626b90;  1 drivers
v000001ddfd577d40_0 .net *"_ivl_9", 0 0, L_000001ddfd5b4f00;  1 drivers
v000001ddfd577f20_0 .net *"_ivl_90", 0 0, L_000001ddfd61e7e0;  1 drivers
v000001ddfd575ea0_0 .net *"_ivl_93", 0 0, L_000001ddfd625f10;  1 drivers
v000001ddfd575f40_0 .net *"_ivl_95", 0 0, L_000001ddfd624bb0;  1 drivers
v000001ddfd576b20_0 .net *"_ivl_96", 0 0, L_000001ddfd61f650;  1 drivers
v000001ddfd577fc0_0 .net *"_ivl_99", 0 0, L_000001ddfd625ab0;  1 drivers
v000001ddfd577de0_0 .net "a", 31 0, v000001ddfd584470_0;  alias, 1 drivers
v000001ddfd5772a0_0 .net "b", 31 0, v000001ddfd584510_0;  alias, 1 drivers
v000001ddfd578060_0 .net "out", 0 0, L_000001ddfd61eb60;  alias, 1 drivers
v000001ddfd575cc0_0 .net "temp", 31 0, L_000001ddfd627270;  1 drivers
L_000001ddfd5b4960 .part v000001ddfd584470_0, 0, 1;
L_000001ddfd5b48c0 .part v000001ddfd584510_0, 0, 1;
L_000001ddfd5b4f00 .part v000001ddfd584470_0, 1, 1;
L_000001ddfd5b4dc0 .part v000001ddfd584510_0, 1, 1;
L_000001ddfd5b4aa0 .part v000001ddfd584470_0, 2, 1;
L_000001ddfd5b4e60 .part v000001ddfd584510_0, 2, 1;
L_000001ddfd5b4820 .part v000001ddfd584470_0, 3, 1;
L_000001ddfd5b4be0 .part v000001ddfd584510_0, 3, 1;
L_000001ddfd5b4a00 .part v000001ddfd584470_0, 4, 1;
L_000001ddfd5b4b40 .part v000001ddfd584510_0, 4, 1;
L_000001ddfd5b4c80 .part v000001ddfd584470_0, 5, 1;
L_000001ddfd5b4d20 .part v000001ddfd584510_0, 5, 1;
L_000001ddfd626870 .part v000001ddfd584470_0, 6, 1;
L_000001ddfd625dd0 .part v000001ddfd584510_0, 6, 1;
L_000001ddfd626cd0 .part v000001ddfd584470_0, 7, 1;
L_000001ddfd6258d0 .part v000001ddfd584510_0, 7, 1;
L_000001ddfd626050 .part v000001ddfd584470_0, 8, 1;
L_000001ddfd625290 .part v000001ddfd584510_0, 8, 1;
L_000001ddfd625510 .part v000001ddfd584470_0, 9, 1;
L_000001ddfd624f70 .part v000001ddfd584510_0, 9, 1;
L_000001ddfd627310 .part v000001ddfd584470_0, 10, 1;
L_000001ddfd626d70 .part v000001ddfd584510_0, 10, 1;
L_000001ddfd626e10 .part v000001ddfd584470_0, 11, 1;
L_000001ddfd626eb0 .part v000001ddfd584510_0, 11, 1;
L_000001ddfd626410 .part v000001ddfd584470_0, 12, 1;
L_000001ddfd6251f0 .part v000001ddfd584510_0, 12, 1;
L_000001ddfd626370 .part v000001ddfd584470_0, 13, 1;
L_000001ddfd625330 .part v000001ddfd584510_0, 13, 1;
L_000001ddfd626f50 .part v000001ddfd584470_0, 14, 1;
L_000001ddfd626b90 .part v000001ddfd584510_0, 14, 1;
L_000001ddfd625f10 .part v000001ddfd584470_0, 15, 1;
L_000001ddfd624bb0 .part v000001ddfd584510_0, 15, 1;
L_000001ddfd625ab0 .part v000001ddfd584470_0, 16, 1;
L_000001ddfd6264b0 .part v000001ddfd584510_0, 16, 1;
L_000001ddfd6265f0 .part v000001ddfd584470_0, 17, 1;
L_000001ddfd6253d0 .part v000001ddfd584510_0, 17, 1;
L_000001ddfd6267d0 .part v000001ddfd584470_0, 18, 1;
L_000001ddfd625970 .part v000001ddfd584510_0, 18, 1;
L_000001ddfd626ff0 .part v000001ddfd584470_0, 19, 1;
L_000001ddfd626c30 .part v000001ddfd584510_0, 19, 1;
L_000001ddfd624c50 .part v000001ddfd584470_0, 20, 1;
L_000001ddfd626690 .part v000001ddfd584510_0, 20, 1;
L_000001ddfd625c90 .part v000001ddfd584470_0, 21, 1;
L_000001ddfd625010 .part v000001ddfd584510_0, 21, 1;
L_000001ddfd6260f0 .part v000001ddfd584470_0, 22, 1;
L_000001ddfd626190 .part v000001ddfd584510_0, 22, 1;
L_000001ddfd625470 .part v000001ddfd584470_0, 23, 1;
L_000001ddfd6262d0 .part v000001ddfd584510_0, 23, 1;
L_000001ddfd6269b0 .part v000001ddfd584470_0, 24, 1;
L_000001ddfd6255b0 .part v000001ddfd584510_0, 24, 1;
L_000001ddfd625a10 .part v000001ddfd584470_0, 25, 1;
L_000001ddfd626230 .part v000001ddfd584510_0, 25, 1;
L_000001ddfd626910 .part v000001ddfd584470_0, 26, 1;
L_000001ddfd626a50 .part v000001ddfd584510_0, 26, 1;
L_000001ddfd6256f0 .part v000001ddfd584470_0, 27, 1;
L_000001ddfd626550 .part v000001ddfd584510_0, 27, 1;
L_000001ddfd627090 .part v000001ddfd584470_0, 28, 1;
L_000001ddfd625e70 .part v000001ddfd584510_0, 28, 1;
L_000001ddfd6250b0 .part v000001ddfd584470_0, 29, 1;
L_000001ddfd624cf0 .part v000001ddfd584510_0, 29, 1;
L_000001ddfd627130 .part v000001ddfd584470_0, 30, 1;
L_000001ddfd6271d0 .part v000001ddfd584510_0, 30, 1;
LS_000001ddfd627270_0_0 .concat8 [ 1 1 1 1], L_000001ddfd61fd50, L_000001ddfd61fdc0, L_000001ddfd61e700, L_000001ddfd61f420;
LS_000001ddfd627270_0_4 .concat8 [ 1 1 1 1], L_000001ddfd61ed90, L_000001ddfd61f2d0, L_000001ddfd61fb20, L_000001ddfd61f490;
LS_000001ddfd627270_0_8 .concat8 [ 1 1 1 1], L_000001ddfd61fe30, L_000001ddfd61ff10, L_000001ddfd61e380, L_000001ddfd61f500;
LS_000001ddfd627270_0_12 .concat8 [ 1 1 1 1], L_000001ddfd61f5e0, L_000001ddfd61f7a0, L_000001ddfd61ef50, L_000001ddfd61e7e0;
LS_000001ddfd627270_0_16 .concat8 [ 1 1 1 1], L_000001ddfd61f650, L_000001ddfd61e770, L_000001ddfd61e850, L_000001ddfd61e3f0;
LS_000001ddfd627270_0_20 .concat8 [ 1 1 1 1], L_000001ddfd61f180, L_000001ddfd61ee00, L_000001ddfd61e460, L_000001ddfd61ee70;
LS_000001ddfd627270_0_24 .concat8 [ 1 1 1 1], L_000001ddfd61e5b0, L_000001ddfd61f1f0, L_000001ddfd61f880, L_000001ddfd61e9a0;
LS_000001ddfd627270_0_28 .concat8 [ 1 1 1 1], L_000001ddfd61e8c0, L_000001ddfd61ea80, L_000001ddfd61f8f0, L_000001ddfd61eaf0;
LS_000001ddfd627270_1_0 .concat8 [ 4 4 4 4], LS_000001ddfd627270_0_0, LS_000001ddfd627270_0_4, LS_000001ddfd627270_0_8, LS_000001ddfd627270_0_12;
LS_000001ddfd627270_1_4 .concat8 [ 4 4 4 4], LS_000001ddfd627270_0_16, LS_000001ddfd627270_0_20, LS_000001ddfd627270_0_24, LS_000001ddfd627270_0_28;
L_000001ddfd627270 .concat8 [ 16 16 0 0], LS_000001ddfd627270_1_0, LS_000001ddfd627270_1_4;
L_000001ddfd625b50 .part v000001ddfd584470_0, 31, 1;
L_000001ddfd626730 .part v000001ddfd584510_0, 31, 1;
L_000001ddfd626af0 .part L_000001ddfd627270, 0, 1;
L_000001ddfd624d90 .part L_000001ddfd627270, 1, 1;
L_000001ddfd625bf0 .part L_000001ddfd627270, 2, 1;
L_000001ddfd625650 .part L_000001ddfd627270, 3, 1;
L_000001ddfd625d30 .part L_000001ddfd627270, 4, 1;
L_000001ddfd625150 .part L_000001ddfd627270, 5, 1;
L_000001ddfd624e30 .part L_000001ddfd627270, 6, 1;
L_000001ddfd624ed0 .part L_000001ddfd627270, 7, 1;
L_000001ddfd625790 .part L_000001ddfd627270, 8, 1;
L_000001ddfd625830 .part L_000001ddfd627270, 9, 1;
L_000001ddfd625fb0 .part L_000001ddfd627270, 10, 1;
L_000001ddfd629070 .part L_000001ddfd627270, 11, 1;
L_000001ddfd6296b0 .part L_000001ddfd627270, 12, 1;
L_000001ddfd629750 .part L_000001ddfd627270, 13, 1;
L_000001ddfd628f30 .part L_000001ddfd627270, 14, 1;
L_000001ddfd629110 .part L_000001ddfd627270, 15, 1;
L_000001ddfd627bd0 .part L_000001ddfd627270, 16, 1;
L_000001ddfd6291b0 .part L_000001ddfd627270, 17, 1;
L_000001ddfd627c70 .part L_000001ddfd627270, 18, 1;
L_000001ddfd628530 .part L_000001ddfd627270, 19, 1;
L_000001ddfd6297f0 .part L_000001ddfd627270, 20, 1;
L_000001ddfd6280d0 .part L_000001ddfd627270, 21, 1;
L_000001ddfd628a30 .part L_000001ddfd627270, 22, 1;
L_000001ddfd629250 .part L_000001ddfd627270, 23, 1;
L_000001ddfd6279f0 .part L_000001ddfd627270, 24, 1;
L_000001ddfd627630 .part L_000001ddfd627270, 25, 1;
L_000001ddfd629930 .part L_000001ddfd627270, 26, 1;
L_000001ddfd6292f0 .part L_000001ddfd627270, 27, 1;
L_000001ddfd629390 .part L_000001ddfd627270, 28, 1;
L_000001ddfd627d10 .part L_000001ddfd627270, 29, 1;
L_000001ddfd629430 .part L_000001ddfd627270, 30, 1;
L_000001ddfd627ef0 .part L_000001ddfd627270, 31, 1;
S_000001ddfd2c8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ddfd2c9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ddfd4fa7a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ddfd61ed20 .functor NOT 1, L_000001ddfd5b4000, C4<0>, C4<0>, C4<0>;
v000001ddfd5770c0_0 .net "A", 31 0, v000001ddfd584470_0;  alias, 1 drivers
v000001ddfd576300_0 .net "ALUOP", 3 0, v000001ddfd576bc0_0;  alias, 1 drivers
v000001ddfd576ee0_0 .net "B", 31 0, v000001ddfd584510_0;  alias, 1 drivers
v000001ddfd5763a0_0 .var "CF", 0 0;
v000001ddfd5766c0_0 .net "ZF", 0 0, L_000001ddfd61ed20;  alias, 1 drivers
v000001ddfd576940_0 .net *"_ivl_1", 0 0, L_000001ddfd5b4000;  1 drivers
v000001ddfd576a80_0 .var "res", 31 0;
E_000001ddfd4fa6a0 .event anyedge, v000001ddfd576300_0, v000001ddfd577de0_0, v000001ddfd5772a0_0, v000001ddfd5763a0_0;
L_000001ddfd5b4000 .reduce/or v000001ddfd576a80_0;
S_000001ddfd2c8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ddfd2c9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ddfd57a2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd57a2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd57a310 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd57a348 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd57a380 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd57a3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd57a3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd57a428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd57a460 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd57a498 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd57a4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd57a508 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd57a540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd57a578 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd57a5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd57a5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd57a620 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd57a658 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd57a690 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd57a6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd57a700 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd57a738 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd57a770 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd57a7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd57a7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd576bc0_0 .var "ALU_OP", 3 0;
v000001ddfd576e40_0 .net "opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
E_000001ddfd4f9920 .event anyedge, v000001ddfd480e80_0;
S_000001ddfd30d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ddfd582e90_0 .net "EX1_forward_to_B", 31 0, v000001ddfd581f90_0;  alias, 1 drivers
v000001ddfd583cf0_0 .net "EX_PFC", 31 0, v000001ddfd583d90_0;  alias, 1 drivers
v000001ddfd5825d0_0 .net "EX_PFC_to_IF", 31 0, L_000001ddfd5b3880;  alias, 1 drivers
v000001ddfd583610_0 .net "alu_selA", 1 0, L_000001ddfd5ad200;  alias, 1 drivers
v000001ddfd582c10_0 .net "alu_selB", 1 0, L_000001ddfd5b0cc0;  alias, 1 drivers
v000001ddfd5818b0_0 .net "ex_haz", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd583f70_0 .net "id_haz", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd583930_0 .net "is_jr", 0 0, v000001ddfd5837f0_0;  alias, 1 drivers
v000001ddfd583750_0 .net "mem_haz", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd5823f0_0 .net "oper1", 31 0, L_000001ddfd5b6c20;  alias, 1 drivers
v000001ddfd583ed0_0 .net "oper2", 31 0, L_000001ddfd61e540;  alias, 1 drivers
v000001ddfd584010_0 .net "pc", 31 0, v000001ddfd581b30_0;  alias, 1 drivers
v000001ddfd583b10_0 .net "rs1", 31 0, v000001ddfd5828f0_0;  alias, 1 drivers
v000001ddfd581d10_0 .net "rs2_in", 31 0, v000001ddfd582530_0;  alias, 1 drivers
v000001ddfd581c70_0 .net "rs2_out", 31 0, L_000001ddfd61f030;  alias, 1 drivers
v000001ddfd581db0_0 .net "store_rs2_forward", 1 0, L_000001ddfd5b0fe0;  alias, 1 drivers
L_000001ddfd5b3880 .functor MUXZ 32, v000001ddfd583d90_0, L_000001ddfd5b6c20, v000001ddfd5837f0_0, C4<>;
S_000001ddfd30da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ddfd30d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ddfd4fa0a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ddfd5b5b10 .functor NOT 1, L_000001ddfd5b3420, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5b80 .functor NOT 1, L_000001ddfd5b4500, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5c60 .functor NOT 1, L_000001ddfd5b3920, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5db0 .functor NOT 1, L_000001ddfd5b20c0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5fe0 .functor AND 32, L_000001ddfd5b54f0, v000001ddfd5828f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b61a0 .functor AND 32, L_000001ddfd5b5bf0, L_000001ddfd63c2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b62f0 .functor OR 32, L_000001ddfd5b5fe0, L_000001ddfd5b61a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd5b6e50 .functor AND 32, L_000001ddfd5b5d40, v000001ddfd574ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b6c90 .functor OR 32, L_000001ddfd5b62f0, L_000001ddfd5b6e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd5b6f30 .functor AND 32, L_000001ddfd5b6050, L_000001ddfd5b41e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b6c20 .functor OR 32, L_000001ddfd5b6c90, L_000001ddfd5b6f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd579960_0 .net *"_ivl_1", 0 0, L_000001ddfd5b3420;  1 drivers
v000001ddfd5786a0_0 .net *"_ivl_13", 0 0, L_000001ddfd5b3920;  1 drivers
v000001ddfd5787e0_0 .net *"_ivl_14", 0 0, L_000001ddfd5b5c60;  1 drivers
v000001ddfd578880_0 .net *"_ivl_19", 0 0, L_000001ddfd5b4640;  1 drivers
v000001ddfd578920_0 .net *"_ivl_2", 0 0, L_000001ddfd5b5b10;  1 drivers
v000001ddfd57c330_0 .net *"_ivl_23", 0 0, L_000001ddfd5b25c0;  1 drivers
v000001ddfd57c1f0_0 .net *"_ivl_27", 0 0, L_000001ddfd5b20c0;  1 drivers
v000001ddfd57bcf0_0 .net *"_ivl_28", 0 0, L_000001ddfd5b5db0;  1 drivers
v000001ddfd57ba70_0 .net *"_ivl_33", 0 0, L_000001ddfd5b3240;  1 drivers
v000001ddfd57c8d0_0 .net *"_ivl_37", 0 0, L_000001ddfd5b4320;  1 drivers
v000001ddfd57dc30_0 .net *"_ivl_40", 31 0, L_000001ddfd5b5fe0;  1 drivers
v000001ddfd57d550_0 .net *"_ivl_42", 31 0, L_000001ddfd5b61a0;  1 drivers
v000001ddfd57d050_0 .net *"_ivl_44", 31 0, L_000001ddfd5b62f0;  1 drivers
v000001ddfd57d5f0_0 .net *"_ivl_46", 31 0, L_000001ddfd5b6e50;  1 drivers
v000001ddfd57cbf0_0 .net *"_ivl_48", 31 0, L_000001ddfd5b6c90;  1 drivers
v000001ddfd57c290_0 .net *"_ivl_50", 31 0, L_000001ddfd5b6f30;  1 drivers
v000001ddfd57d0f0_0 .net *"_ivl_7", 0 0, L_000001ddfd5b4500;  1 drivers
v000001ddfd57ce70_0 .net *"_ivl_8", 0 0, L_000001ddfd5b5b80;  1 drivers
v000001ddfd57d230_0 .net "ina", 31 0, v000001ddfd5828f0_0;  alias, 1 drivers
v000001ddfd57d9b0_0 .net "inb", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd57bd90_0 .net "inc", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd57c970_0 .net "ind", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd57cf10_0 .net "out", 31 0, L_000001ddfd5b6c20;  alias, 1 drivers
v000001ddfd57c790_0 .net "s0", 31 0, L_000001ddfd5b54f0;  1 drivers
v000001ddfd57c510_0 .net "s1", 31 0, L_000001ddfd5b5bf0;  1 drivers
v000001ddfd57bb10_0 .net "s2", 31 0, L_000001ddfd5b5d40;  1 drivers
v000001ddfd57d870_0 .net "s3", 31 0, L_000001ddfd5b6050;  1 drivers
v000001ddfd57c3d0_0 .net "sel", 1 0, L_000001ddfd5ad200;  alias, 1 drivers
L_000001ddfd5b3420 .part L_000001ddfd5ad200, 1, 1;
LS_000001ddfd5b3d80_0_0 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_4 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_8 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_12 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_16 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_20 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_24 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_0_28 .concat [ 1 1 1 1], L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10, L_000001ddfd5b5b10;
LS_000001ddfd5b3d80_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3d80_0_0, LS_000001ddfd5b3d80_0_4, LS_000001ddfd5b3d80_0_8, LS_000001ddfd5b3d80_0_12;
LS_000001ddfd5b3d80_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3d80_0_16, LS_000001ddfd5b3d80_0_20, LS_000001ddfd5b3d80_0_24, LS_000001ddfd5b3d80_0_28;
L_000001ddfd5b3d80 .concat [ 16 16 0 0], LS_000001ddfd5b3d80_1_0, LS_000001ddfd5b3d80_1_4;
L_000001ddfd5b4500 .part L_000001ddfd5ad200, 0, 1;
LS_000001ddfd5b4280_0_0 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_4 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_8 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_12 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_16 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_20 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_24 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_0_28 .concat [ 1 1 1 1], L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80, L_000001ddfd5b5b80;
LS_000001ddfd5b4280_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b4280_0_0, LS_000001ddfd5b4280_0_4, LS_000001ddfd5b4280_0_8, LS_000001ddfd5b4280_0_12;
LS_000001ddfd5b4280_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b4280_0_16, LS_000001ddfd5b4280_0_20, LS_000001ddfd5b4280_0_24, LS_000001ddfd5b4280_0_28;
L_000001ddfd5b4280 .concat [ 16 16 0 0], LS_000001ddfd5b4280_1_0, LS_000001ddfd5b4280_1_4;
L_000001ddfd5b3920 .part L_000001ddfd5ad200, 1, 1;
LS_000001ddfd5b36a0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60, L_000001ddfd5b5c60;
LS_000001ddfd5b36a0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b36a0_0_0, LS_000001ddfd5b36a0_0_4, LS_000001ddfd5b36a0_0_8, LS_000001ddfd5b36a0_0_12;
LS_000001ddfd5b36a0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b36a0_0_16, LS_000001ddfd5b36a0_0_20, LS_000001ddfd5b36a0_0_24, LS_000001ddfd5b36a0_0_28;
L_000001ddfd5b36a0 .concat [ 16 16 0 0], LS_000001ddfd5b36a0_1_0, LS_000001ddfd5b36a0_1_4;
L_000001ddfd5b4640 .part L_000001ddfd5ad200, 0, 1;
LS_000001ddfd5b2200_0_0 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_4 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_8 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_12 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_16 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_20 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_24 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_0_28 .concat [ 1 1 1 1], L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640, L_000001ddfd5b4640;
LS_000001ddfd5b2200_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2200_0_0, LS_000001ddfd5b2200_0_4, LS_000001ddfd5b2200_0_8, LS_000001ddfd5b2200_0_12;
LS_000001ddfd5b2200_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2200_0_16, LS_000001ddfd5b2200_0_20, LS_000001ddfd5b2200_0_24, LS_000001ddfd5b2200_0_28;
L_000001ddfd5b2200 .concat [ 16 16 0 0], LS_000001ddfd5b2200_1_0, LS_000001ddfd5b2200_1_4;
L_000001ddfd5b25c0 .part L_000001ddfd5ad200, 1, 1;
LS_000001ddfd5b2fc0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0, L_000001ddfd5b25c0;
LS_000001ddfd5b2fc0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2fc0_0_0, LS_000001ddfd5b2fc0_0_4, LS_000001ddfd5b2fc0_0_8, LS_000001ddfd5b2fc0_0_12;
LS_000001ddfd5b2fc0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2fc0_0_16, LS_000001ddfd5b2fc0_0_20, LS_000001ddfd5b2fc0_0_24, LS_000001ddfd5b2fc0_0_28;
L_000001ddfd5b2fc0 .concat [ 16 16 0 0], LS_000001ddfd5b2fc0_1_0, LS_000001ddfd5b2fc0_1_4;
L_000001ddfd5b20c0 .part L_000001ddfd5ad200, 0, 1;
LS_000001ddfd5b3e20_0_0 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_4 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_8 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_12 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_16 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_20 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_24 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_0_28 .concat [ 1 1 1 1], L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0, L_000001ddfd5b5db0;
LS_000001ddfd5b3e20_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3e20_0_0, LS_000001ddfd5b3e20_0_4, LS_000001ddfd5b3e20_0_8, LS_000001ddfd5b3e20_0_12;
LS_000001ddfd5b3e20_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3e20_0_16, LS_000001ddfd5b3e20_0_20, LS_000001ddfd5b3e20_0_24, LS_000001ddfd5b3e20_0_28;
L_000001ddfd5b3e20 .concat [ 16 16 0 0], LS_000001ddfd5b3e20_1_0, LS_000001ddfd5b3e20_1_4;
L_000001ddfd5b3240 .part L_000001ddfd5ad200, 1, 1;
LS_000001ddfd5b43c0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240, L_000001ddfd5b3240;
LS_000001ddfd5b43c0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b43c0_0_0, LS_000001ddfd5b43c0_0_4, LS_000001ddfd5b43c0_0_8, LS_000001ddfd5b43c0_0_12;
LS_000001ddfd5b43c0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b43c0_0_16, LS_000001ddfd5b43c0_0_20, LS_000001ddfd5b43c0_0_24, LS_000001ddfd5b43c0_0_28;
L_000001ddfd5b43c0 .concat [ 16 16 0 0], LS_000001ddfd5b43c0_1_0, LS_000001ddfd5b43c0_1_4;
L_000001ddfd5b4320 .part L_000001ddfd5ad200, 0, 1;
LS_000001ddfd5b2980_0_0 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_4 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_8 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_12 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_16 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_20 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_24 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_0_28 .concat [ 1 1 1 1], L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320, L_000001ddfd5b4320;
LS_000001ddfd5b2980_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2980_0_0, LS_000001ddfd5b2980_0_4, LS_000001ddfd5b2980_0_8, LS_000001ddfd5b2980_0_12;
LS_000001ddfd5b2980_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2980_0_16, LS_000001ddfd5b2980_0_20, LS_000001ddfd5b2980_0_24, LS_000001ddfd5b2980_0_28;
L_000001ddfd5b2980 .concat [ 16 16 0 0], LS_000001ddfd5b2980_1_0, LS_000001ddfd5b2980_1_4;
S_000001ddfd300940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ddfd30da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b54f0 .functor AND 32, L_000001ddfd5b3d80, L_000001ddfd5b4280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd578e20_0 .net "in1", 31 0, L_000001ddfd5b3d80;  1 drivers
v000001ddfd579000_0 .net "in2", 31 0, L_000001ddfd5b4280;  1 drivers
v000001ddfd578380_0 .net "out", 31 0, L_000001ddfd5b54f0;  alias, 1 drivers
S_000001ddfd300ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ddfd30da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b5bf0 .functor AND 32, L_000001ddfd5b36a0, L_000001ddfd5b2200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd578ec0_0 .net "in1", 31 0, L_000001ddfd5b36a0;  1 drivers
v000001ddfd579640_0 .net "in2", 31 0, L_000001ddfd5b2200;  1 drivers
v000001ddfd5791e0_0 .net "out", 31 0, L_000001ddfd5b5bf0;  alias, 1 drivers
S_000001ddfd2ac4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ddfd30da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b5d40 .functor AND 32, L_000001ddfd5b2fc0, L_000001ddfd5b3e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd579280_0 .net "in1", 31 0, L_000001ddfd5b2fc0;  1 drivers
v000001ddfd5798c0_0 .net "in2", 31 0, L_000001ddfd5b3e20;  1 drivers
v000001ddfd579500_0 .net "out", 31 0, L_000001ddfd5b5d40;  alias, 1 drivers
S_000001ddfd57b680 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ddfd30da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b6050 .functor AND 32, L_000001ddfd5b43c0, L_000001ddfd5b2980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd5782e0_0 .net "in1", 31 0, L_000001ddfd5b43c0;  1 drivers
v000001ddfd5796e0_0 .net "in2", 31 0, L_000001ddfd5b2980;  1 drivers
v000001ddfd578600_0 .net "out", 31 0, L_000001ddfd5b6050;  alias, 1 drivers
S_000001ddfd57aeb0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ddfd30d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ddfd4fa460 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ddfd5b6d00 .functor NOT 1, L_000001ddfd5b22a0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b6d70 .functor NOT 1, L_000001ddfd5b3b00, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f0e30 .functor NOT 1, L_000001ddfd5b3060, C4<0>, C4<0>, C4<0>;
L_000001ddfd61eee0 .functor NOT 1, L_000001ddfd5b2480, C4<0>, C4<0>, C4<0>;
L_000001ddfd61f6c0 .functor AND 32, L_000001ddfd5b6ec0, v000001ddfd581f90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61f810 .functor AND 32, L_000001ddfd5b6de0, L_000001ddfd63c2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61ecb0 .functor OR 32, L_000001ddfd61f6c0, L_000001ddfd61f810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd61e690 .functor AND 32, L_000001ddfd61f340, v000001ddfd574ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61ec40 .functor OR 32, L_000001ddfd61ecb0, L_000001ddfd61e690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd61fc00 .functor AND 32, L_000001ddfd61e4d0, L_000001ddfd5b41e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61e540 .functor OR 32, L_000001ddfd61ec40, L_000001ddfd61fc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd57d730_0 .net *"_ivl_1", 0 0, L_000001ddfd5b22a0;  1 drivers
v000001ddfd57c830_0 .net *"_ivl_13", 0 0, L_000001ddfd5b3060;  1 drivers
v000001ddfd57d7d0_0 .net *"_ivl_14", 0 0, L_000001ddfd4f0e30;  1 drivers
v000001ddfd57deb0_0 .net *"_ivl_19", 0 0, L_000001ddfd5b39c0;  1 drivers
v000001ddfd57bed0_0 .net *"_ivl_2", 0 0, L_000001ddfd5b6d00;  1 drivers
v000001ddfd57de10_0 .net *"_ivl_23", 0 0, L_000001ddfd5b4140;  1 drivers
v000001ddfd57d910_0 .net *"_ivl_27", 0 0, L_000001ddfd5b2480;  1 drivers
v000001ddfd57d410_0 .net *"_ivl_28", 0 0, L_000001ddfd61eee0;  1 drivers
v000001ddfd57dd70_0 .net *"_ivl_33", 0 0, L_000001ddfd5b46e0;  1 drivers
v000001ddfd57da50_0 .net *"_ivl_37", 0 0, L_000001ddfd5b3c40;  1 drivers
v000001ddfd57df50_0 .net *"_ivl_40", 31 0, L_000001ddfd61f6c0;  1 drivers
v000001ddfd57b890_0 .net *"_ivl_42", 31 0, L_000001ddfd61f810;  1 drivers
v000001ddfd57cab0_0 .net *"_ivl_44", 31 0, L_000001ddfd61ecb0;  1 drivers
v000001ddfd57b9d0_0 .net *"_ivl_46", 31 0, L_000001ddfd61e690;  1 drivers
v000001ddfd57c5b0_0 .net *"_ivl_48", 31 0, L_000001ddfd61ec40;  1 drivers
v000001ddfd57b930_0 .net *"_ivl_50", 31 0, L_000001ddfd61fc00;  1 drivers
v000001ddfd57bbb0_0 .net *"_ivl_7", 0 0, L_000001ddfd5b3b00;  1 drivers
v000001ddfd57be30_0 .net *"_ivl_8", 0 0, L_000001ddfd5b6d70;  1 drivers
v000001ddfd57cb50_0 .net "ina", 31 0, v000001ddfd581f90_0;  alias, 1 drivers
v000001ddfd57bc50_0 .net "inb", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd57cc90_0 .net "inc", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd57bf70_0 .net "ind", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd57cd30_0 .net "out", 31 0, L_000001ddfd61e540;  alias, 1 drivers
v000001ddfd57c010_0 .net "s0", 31 0, L_000001ddfd5b6ec0;  1 drivers
v000001ddfd57c0b0_0 .net "s1", 31 0, L_000001ddfd5b6de0;  1 drivers
v000001ddfd57c650_0 .net "s2", 31 0, L_000001ddfd61f340;  1 drivers
v000001ddfd57c150_0 .net "s3", 31 0, L_000001ddfd61e4d0;  1 drivers
v000001ddfd57c6f0_0 .net "sel", 1 0, L_000001ddfd5b0cc0;  alias, 1 drivers
L_000001ddfd5b22a0 .part L_000001ddfd5b0cc0, 1, 1;
LS_000001ddfd5b45a0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00, L_000001ddfd5b6d00;
LS_000001ddfd5b45a0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b45a0_0_0, LS_000001ddfd5b45a0_0_4, LS_000001ddfd5b45a0_0_8, LS_000001ddfd5b45a0_0_12;
LS_000001ddfd5b45a0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b45a0_0_16, LS_000001ddfd5b45a0_0_20, LS_000001ddfd5b45a0_0_24, LS_000001ddfd5b45a0_0_28;
L_000001ddfd5b45a0 .concat [ 16 16 0 0], LS_000001ddfd5b45a0_1_0, LS_000001ddfd5b45a0_1_4;
L_000001ddfd5b3b00 .part L_000001ddfd5b0cc0, 0, 1;
LS_000001ddfd5b2a20_0_0 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_4 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_8 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_12 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_16 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_20 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_24 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_0_28 .concat [ 1 1 1 1], L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70, L_000001ddfd5b6d70;
LS_000001ddfd5b2a20_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2a20_0_0, LS_000001ddfd5b2a20_0_4, LS_000001ddfd5b2a20_0_8, LS_000001ddfd5b2a20_0_12;
LS_000001ddfd5b2a20_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2a20_0_16, LS_000001ddfd5b2a20_0_20, LS_000001ddfd5b2a20_0_24, LS_000001ddfd5b2a20_0_28;
L_000001ddfd5b2a20 .concat [ 16 16 0 0], LS_000001ddfd5b2a20_1_0, LS_000001ddfd5b2a20_1_4;
L_000001ddfd5b3060 .part L_000001ddfd5b0cc0, 1, 1;
LS_000001ddfd5b2340_0_0 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_4 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_8 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_12 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_16 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_20 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_24 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_0_28 .concat [ 1 1 1 1], L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30, L_000001ddfd4f0e30;
LS_000001ddfd5b2340_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2340_0_0, LS_000001ddfd5b2340_0_4, LS_000001ddfd5b2340_0_8, LS_000001ddfd5b2340_0_12;
LS_000001ddfd5b2340_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2340_0_16, LS_000001ddfd5b2340_0_20, LS_000001ddfd5b2340_0_24, LS_000001ddfd5b2340_0_28;
L_000001ddfd5b2340 .concat [ 16 16 0 0], LS_000001ddfd5b2340_1_0, LS_000001ddfd5b2340_1_4;
L_000001ddfd5b39c0 .part L_000001ddfd5b0cc0, 0, 1;
LS_000001ddfd5b2ac0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0, L_000001ddfd5b39c0;
LS_000001ddfd5b2ac0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2ac0_0_0, LS_000001ddfd5b2ac0_0_4, LS_000001ddfd5b2ac0_0_8, LS_000001ddfd5b2ac0_0_12;
LS_000001ddfd5b2ac0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2ac0_0_16, LS_000001ddfd5b2ac0_0_20, LS_000001ddfd5b2ac0_0_24, LS_000001ddfd5b2ac0_0_28;
L_000001ddfd5b2ac0 .concat [ 16 16 0 0], LS_000001ddfd5b2ac0_1_0, LS_000001ddfd5b2ac0_1_4;
L_000001ddfd5b4140 .part L_000001ddfd5b0cc0, 1, 1;
LS_000001ddfd5b23e0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140, L_000001ddfd5b4140;
LS_000001ddfd5b23e0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b23e0_0_0, LS_000001ddfd5b23e0_0_4, LS_000001ddfd5b23e0_0_8, LS_000001ddfd5b23e0_0_12;
LS_000001ddfd5b23e0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b23e0_0_16, LS_000001ddfd5b23e0_0_20, LS_000001ddfd5b23e0_0_24, LS_000001ddfd5b23e0_0_28;
L_000001ddfd5b23e0 .concat [ 16 16 0 0], LS_000001ddfd5b23e0_1_0, LS_000001ddfd5b23e0_1_4;
L_000001ddfd5b2480 .part L_000001ddfd5b0cc0, 0, 1;
LS_000001ddfd5b2700_0_0 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_4 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_8 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_12 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_16 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_20 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_24 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_0_28 .concat [ 1 1 1 1], L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0, L_000001ddfd61eee0;
LS_000001ddfd5b2700_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2700_0_0, LS_000001ddfd5b2700_0_4, LS_000001ddfd5b2700_0_8, LS_000001ddfd5b2700_0_12;
LS_000001ddfd5b2700_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2700_0_16, LS_000001ddfd5b2700_0_20, LS_000001ddfd5b2700_0_24, LS_000001ddfd5b2700_0_28;
L_000001ddfd5b2700 .concat [ 16 16 0 0], LS_000001ddfd5b2700_1_0, LS_000001ddfd5b2700_1_4;
L_000001ddfd5b46e0 .part L_000001ddfd5b0cc0, 1, 1;
LS_000001ddfd5b3ba0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0, L_000001ddfd5b46e0;
LS_000001ddfd5b3ba0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3ba0_0_0, LS_000001ddfd5b3ba0_0_4, LS_000001ddfd5b3ba0_0_8, LS_000001ddfd5b3ba0_0_12;
LS_000001ddfd5b3ba0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3ba0_0_16, LS_000001ddfd5b3ba0_0_20, LS_000001ddfd5b3ba0_0_24, LS_000001ddfd5b3ba0_0_28;
L_000001ddfd5b3ba0 .concat [ 16 16 0 0], LS_000001ddfd5b3ba0_1_0, LS_000001ddfd5b3ba0_1_4;
L_000001ddfd5b3c40 .part L_000001ddfd5b0cc0, 0, 1;
LS_000001ddfd5b3600_0_0 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_4 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_8 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_12 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_16 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_20 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_24 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_0_28 .concat [ 1 1 1 1], L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40, L_000001ddfd5b3c40;
LS_000001ddfd5b3600_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3600_0_0, LS_000001ddfd5b3600_0_4, LS_000001ddfd5b3600_0_8, LS_000001ddfd5b3600_0_12;
LS_000001ddfd5b3600_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3600_0_16, LS_000001ddfd5b3600_0_20, LS_000001ddfd5b3600_0_24, LS_000001ddfd5b3600_0_28;
L_000001ddfd5b3600 .concat [ 16 16 0 0], LS_000001ddfd5b3600_1_0, LS_000001ddfd5b3600_1_4;
S_000001ddfd57b040 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ddfd57aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b6ec0 .functor AND 32, L_000001ddfd5b45a0, L_000001ddfd5b2a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57d2d0_0 .net "in1", 31 0, L_000001ddfd5b45a0;  1 drivers
v000001ddfd57d190_0 .net "in2", 31 0, L_000001ddfd5b2a20;  1 drivers
v000001ddfd57db90_0 .net "out", 31 0, L_000001ddfd5b6ec0;  alias, 1 drivers
S_000001ddfd57aa00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ddfd57aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd5b6de0 .functor AND 32, L_000001ddfd5b2340, L_000001ddfd5b2ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57ca10_0 .net "in1", 31 0, L_000001ddfd5b2340;  1 drivers
v000001ddfd57daf0_0 .net "in2", 31 0, L_000001ddfd5b2ac0;  1 drivers
v000001ddfd57d370_0 .net "out", 31 0, L_000001ddfd5b6de0;  alias, 1 drivers
S_000001ddfd57a870 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ddfd57aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61f340 .functor AND 32, L_000001ddfd5b23e0, L_000001ddfd5b2700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57dff0_0 .net "in1", 31 0, L_000001ddfd5b23e0;  1 drivers
v000001ddfd57d4b0_0 .net "in2", 31 0, L_000001ddfd5b2700;  1 drivers
v000001ddfd57c470_0 .net "out", 31 0, L_000001ddfd61f340;  alias, 1 drivers
S_000001ddfd57ab90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ddfd57aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61e4d0 .functor AND 32, L_000001ddfd5b3ba0, L_000001ddfd5b3600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57cfb0_0 .net "in1", 31 0, L_000001ddfd5b3ba0;  1 drivers
v000001ddfd57d690_0 .net "in2", 31 0, L_000001ddfd5b3600;  1 drivers
v000001ddfd57dcd0_0 .net "out", 31 0, L_000001ddfd61e4d0;  alias, 1 drivers
S_000001ddfd57b1d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ddfd30d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ddfd4f9f60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ddfd61f110 .functor NOT 1, L_000001ddfd5b2520, C4<0>, C4<0>, C4<0>;
L_000001ddfd61fc70 .functor NOT 1, L_000001ddfd5b3740, C4<0>, C4<0>, C4<0>;
L_000001ddfd61fea0 .functor NOT 1, L_000001ddfd5b2b60, C4<0>, C4<0>, C4<0>;
L_000001ddfd61e930 .functor NOT 1, L_000001ddfd5b4780, C4<0>, C4<0>, C4<0>;
L_000001ddfd61fb90 .functor AND 32, L_000001ddfd61fa40, v000001ddfd582530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61efc0 .functor AND 32, L_000001ddfd61f730, L_000001ddfd63c2e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61e620 .functor OR 32, L_000001ddfd61fb90, L_000001ddfd61efc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd61f0a0 .functor AND 32, L_000001ddfd61f9d0, v000001ddfd574ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61fce0 .functor OR 32, L_000001ddfd61e620, L_000001ddfd61f0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd61f570 .functor AND 32, L_000001ddfd61f3b0, L_000001ddfd5b41e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd61f030 .functor OR 32, L_000001ddfd61fce0, L_000001ddfd61f570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd57e810_0 .net *"_ivl_1", 0 0, L_000001ddfd5b2520;  1 drivers
v000001ddfd57f710_0 .net *"_ivl_13", 0 0, L_000001ddfd5b2b60;  1 drivers
v000001ddfd57f170_0 .net *"_ivl_14", 0 0, L_000001ddfd61fea0;  1 drivers
v000001ddfd57e630_0 .net *"_ivl_19", 0 0, L_000001ddfd5b3a60;  1 drivers
v000001ddfd57edb0_0 .net *"_ivl_2", 0 0, L_000001ddfd61f110;  1 drivers
v000001ddfd57e310_0 .net *"_ivl_23", 0 0, L_000001ddfd5b37e0;  1 drivers
v000001ddfd57ec70_0 .net *"_ivl_27", 0 0, L_000001ddfd5b4780;  1 drivers
v000001ddfd57e3b0_0 .net *"_ivl_28", 0 0, L_000001ddfd61e930;  1 drivers
v000001ddfd57f210_0 .net *"_ivl_33", 0 0, L_000001ddfd5b2c00;  1 drivers
v000001ddfd57f5d0_0 .net *"_ivl_37", 0 0, L_000001ddfd5b3100;  1 drivers
v000001ddfd57e090_0 .net *"_ivl_40", 31 0, L_000001ddfd61fb90;  1 drivers
v000001ddfd57e6d0_0 .net *"_ivl_42", 31 0, L_000001ddfd61efc0;  1 drivers
v000001ddfd57eef0_0 .net *"_ivl_44", 31 0, L_000001ddfd61e620;  1 drivers
v000001ddfd57ea90_0 .net *"_ivl_46", 31 0, L_000001ddfd61f0a0;  1 drivers
v000001ddfd57f670_0 .net *"_ivl_48", 31 0, L_000001ddfd61fce0;  1 drivers
v000001ddfd57e1d0_0 .net *"_ivl_50", 31 0, L_000001ddfd61f570;  1 drivers
v000001ddfd57e4f0_0 .net *"_ivl_7", 0 0, L_000001ddfd5b3740;  1 drivers
v000001ddfd57e8b0_0 .net *"_ivl_8", 0 0, L_000001ddfd61fc70;  1 drivers
v000001ddfd57e590_0 .net "ina", 31 0, v000001ddfd582530_0;  alias, 1 drivers
v000001ddfd57e9f0_0 .net "inb", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd57eb30_0 .net "inc", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd57f2b0_0 .net "ind", 31 0, L_000001ddfd5b41e0;  alias, 1 drivers
v000001ddfd57ef90_0 .net "out", 31 0, L_000001ddfd61f030;  alias, 1 drivers
v000001ddfd57f350_0 .net "s0", 31 0, L_000001ddfd61fa40;  1 drivers
v000001ddfd57f3f0_0 .net "s1", 31 0, L_000001ddfd61f730;  1 drivers
v000001ddfd57f490_0 .net "s2", 31 0, L_000001ddfd61f9d0;  1 drivers
v000001ddfd582a30_0 .net "s3", 31 0, L_000001ddfd61f3b0;  1 drivers
v000001ddfd583110_0 .net "sel", 1 0, L_000001ddfd5b0fe0;  alias, 1 drivers
L_000001ddfd5b2520 .part L_000001ddfd5b0fe0, 1, 1;
LS_000001ddfd5b3ce0_0_0 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_4 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_8 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_12 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_16 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_20 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_24 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_0_28 .concat [ 1 1 1 1], L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110, L_000001ddfd61f110;
LS_000001ddfd5b3ce0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3ce0_0_0, LS_000001ddfd5b3ce0_0_4, LS_000001ddfd5b3ce0_0_8, LS_000001ddfd5b3ce0_0_12;
LS_000001ddfd5b3ce0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3ce0_0_16, LS_000001ddfd5b3ce0_0_20, LS_000001ddfd5b3ce0_0_24, LS_000001ddfd5b3ce0_0_28;
L_000001ddfd5b3ce0 .concat [ 16 16 0 0], LS_000001ddfd5b3ce0_1_0, LS_000001ddfd5b3ce0_1_4;
L_000001ddfd5b3740 .part L_000001ddfd5b0fe0, 0, 1;
LS_000001ddfd5b2660_0_0 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_4 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_8 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_12 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_16 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_20 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_24 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_0_28 .concat [ 1 1 1 1], L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70, L_000001ddfd61fc70;
LS_000001ddfd5b2660_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2660_0_0, LS_000001ddfd5b2660_0_4, LS_000001ddfd5b2660_0_8, LS_000001ddfd5b2660_0_12;
LS_000001ddfd5b2660_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2660_0_16, LS_000001ddfd5b2660_0_20, LS_000001ddfd5b2660_0_24, LS_000001ddfd5b2660_0_28;
L_000001ddfd5b2660 .concat [ 16 16 0 0], LS_000001ddfd5b2660_1_0, LS_000001ddfd5b2660_1_4;
L_000001ddfd5b2b60 .part L_000001ddfd5b0fe0, 1, 1;
LS_000001ddfd5b34c0_0_0 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_4 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_8 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_12 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_16 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_20 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_24 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_0_28 .concat [ 1 1 1 1], L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0, L_000001ddfd61fea0;
LS_000001ddfd5b34c0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b34c0_0_0, LS_000001ddfd5b34c0_0_4, LS_000001ddfd5b34c0_0_8, LS_000001ddfd5b34c0_0_12;
LS_000001ddfd5b34c0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b34c0_0_16, LS_000001ddfd5b34c0_0_20, LS_000001ddfd5b34c0_0_24, LS_000001ddfd5b34c0_0_28;
L_000001ddfd5b34c0 .concat [ 16 16 0 0], LS_000001ddfd5b34c0_1_0, LS_000001ddfd5b34c0_1_4;
L_000001ddfd5b3a60 .part L_000001ddfd5b0fe0, 0, 1;
LS_000001ddfd5b3ec0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60, L_000001ddfd5b3a60;
LS_000001ddfd5b3ec0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3ec0_0_0, LS_000001ddfd5b3ec0_0_4, LS_000001ddfd5b3ec0_0_8, LS_000001ddfd5b3ec0_0_12;
LS_000001ddfd5b3ec0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3ec0_0_16, LS_000001ddfd5b3ec0_0_20, LS_000001ddfd5b3ec0_0_24, LS_000001ddfd5b3ec0_0_28;
L_000001ddfd5b3ec0 .concat [ 16 16 0 0], LS_000001ddfd5b3ec0_1_0, LS_000001ddfd5b3ec0_1_4;
L_000001ddfd5b37e0 .part L_000001ddfd5b0fe0, 1, 1;
LS_000001ddfd5b2020_0_0 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_4 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_8 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_12 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_16 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_20 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_24 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_0_28 .concat [ 1 1 1 1], L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0, L_000001ddfd5b37e0;
LS_000001ddfd5b2020_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2020_0_0, LS_000001ddfd5b2020_0_4, LS_000001ddfd5b2020_0_8, LS_000001ddfd5b2020_0_12;
LS_000001ddfd5b2020_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2020_0_16, LS_000001ddfd5b2020_0_20, LS_000001ddfd5b2020_0_24, LS_000001ddfd5b2020_0_28;
L_000001ddfd5b2020 .concat [ 16 16 0 0], LS_000001ddfd5b2020_1_0, LS_000001ddfd5b2020_1_4;
L_000001ddfd5b4780 .part L_000001ddfd5b0fe0, 0, 1;
LS_000001ddfd5b3f60_0_0 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_4 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_8 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_12 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_16 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_20 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_24 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_0_28 .concat [ 1 1 1 1], L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930, L_000001ddfd61e930;
LS_000001ddfd5b3f60_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b3f60_0_0, LS_000001ddfd5b3f60_0_4, LS_000001ddfd5b3f60_0_8, LS_000001ddfd5b3f60_0_12;
LS_000001ddfd5b3f60_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b3f60_0_16, LS_000001ddfd5b3f60_0_20, LS_000001ddfd5b3f60_0_24, LS_000001ddfd5b3f60_0_28;
L_000001ddfd5b3f60 .concat [ 16 16 0 0], LS_000001ddfd5b3f60_1_0, LS_000001ddfd5b3f60_1_4;
L_000001ddfd5b2c00 .part L_000001ddfd5b0fe0, 1, 1;
LS_000001ddfd5b2ca0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00, L_000001ddfd5b2c00;
LS_000001ddfd5b2ca0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b2ca0_0_0, LS_000001ddfd5b2ca0_0_4, LS_000001ddfd5b2ca0_0_8, LS_000001ddfd5b2ca0_0_12;
LS_000001ddfd5b2ca0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b2ca0_0_16, LS_000001ddfd5b2ca0_0_20, LS_000001ddfd5b2ca0_0_24, LS_000001ddfd5b2ca0_0_28;
L_000001ddfd5b2ca0 .concat [ 16 16 0 0], LS_000001ddfd5b2ca0_1_0, LS_000001ddfd5b2ca0_1_4;
L_000001ddfd5b3100 .part L_000001ddfd5b0fe0, 0, 1;
LS_000001ddfd5b32e0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100, L_000001ddfd5b3100;
LS_000001ddfd5b32e0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b32e0_0_0, LS_000001ddfd5b32e0_0_4, LS_000001ddfd5b32e0_0_8, LS_000001ddfd5b32e0_0_12;
LS_000001ddfd5b32e0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b32e0_0_16, LS_000001ddfd5b32e0_0_20, LS_000001ddfd5b32e0_0_24, LS_000001ddfd5b32e0_0_28;
L_000001ddfd5b32e0 .concat [ 16 16 0 0], LS_000001ddfd5b32e0_1_0, LS_000001ddfd5b32e0_1_4;
S_000001ddfd57ad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ddfd57b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61fa40 .functor AND 32, L_000001ddfd5b3ce0, L_000001ddfd5b2660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57cdd0_0 .net "in1", 31 0, L_000001ddfd5b3ce0;  1 drivers
v000001ddfd57e450_0 .net "in2", 31 0, L_000001ddfd5b2660;  1 drivers
v000001ddfd57e770_0 .net "out", 31 0, L_000001ddfd61fa40;  alias, 1 drivers
S_000001ddfd57b360 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ddfd57b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61f730 .functor AND 32, L_000001ddfd5b34c0, L_000001ddfd5b3ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57e270_0 .net "in1", 31 0, L_000001ddfd5b34c0;  1 drivers
v000001ddfd57ebd0_0 .net "in2", 31 0, L_000001ddfd5b3ec0;  1 drivers
v000001ddfd57f030_0 .net "out", 31 0, L_000001ddfd61f730;  alias, 1 drivers
S_000001ddfd57b4f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ddfd57b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61f9d0 .functor AND 32, L_000001ddfd5b2020, L_000001ddfd5b3f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57e950_0 .net "in1", 31 0, L_000001ddfd5b2020;  1 drivers
v000001ddfd57ed10_0 .net "in2", 31 0, L_000001ddfd5b3f60;  1 drivers
v000001ddfd57e130_0 .net "out", 31 0, L_000001ddfd61f9d0;  alias, 1 drivers
S_000001ddfd580380 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ddfd57b1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ddfd61f3b0 .functor AND 32, L_000001ddfd5b2ca0, L_000001ddfd5b32e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ddfd57f0d0_0 .net "in1", 31 0, L_000001ddfd5b2ca0;  1 drivers
v000001ddfd57f530_0 .net "in2", 31 0, L_000001ddfd5b32e0;  1 drivers
v000001ddfd57ee50_0 .net "out", 31 0, L_000001ddfd61f3b0;  alias, 1 drivers
S_000001ddfd5806a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ddfd585860 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd585898 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd5858d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd585908 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd585940 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd585978 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd5859b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd5859e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd585a20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd585a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd585a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd585ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd585b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd585b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd585b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd585ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd585be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd585c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd585c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd585c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd585cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd585cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd585d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd585d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd585da0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd581b30_0 .var "EX1_PC", 31 0;
v000001ddfd583d90_0 .var "EX1_PFC", 31 0;
v000001ddfd581f90_0 .var "EX1_forward_to_B", 31 0;
v000001ddfd581950_0 .var "EX1_is_beq", 0 0;
v000001ddfd582cb0_0 .var "EX1_is_bne", 0 0;
v000001ddfd582170_0 .var "EX1_is_jal", 0 0;
v000001ddfd5837f0_0 .var "EX1_is_jr", 0 0;
v000001ddfd582f30_0 .var "EX1_is_oper2_immed", 0 0;
v000001ddfd5836b0_0 .var "EX1_memread", 0 0;
v000001ddfd582df0_0 .var "EX1_memwrite", 0 0;
v000001ddfd583070_0 .var "EX1_opcode", 11 0;
v000001ddfd5827b0_0 .var "EX1_predicted", 0 0;
v000001ddfd582210_0 .var "EX1_rd_ind", 4 0;
v000001ddfd581e50_0 .var "EX1_rd_indzero", 0 0;
v000001ddfd583bb0_0 .var "EX1_regwrite", 0 0;
v000001ddfd5828f0_0 .var "EX1_rs1", 31 0;
v000001ddfd581ef0_0 .var "EX1_rs1_ind", 4 0;
v000001ddfd582530_0 .var "EX1_rs2", 31 0;
v000001ddfd582d50_0 .var "EX1_rs2_ind", 4 0;
v000001ddfd583c50_0 .net "FLUSH", 0 0, v000001ddfd58c2c0_0;  alias, 1 drivers
v000001ddfd583e30_0 .net "ID_PC", 31 0, v000001ddfd58ab00_0;  alias, 1 drivers
v000001ddfd581a90_0 .net "ID_PFC_to_EX", 31 0, L_000001ddfd5af820;  alias, 1 drivers
v000001ddfd5819f0_0 .net "ID_forward_to_B", 31 0, L_000001ddfd5b1300;  alias, 1 drivers
v000001ddfd5839d0_0 .net "ID_is_beq", 0 0, L_000001ddfd5b0680;  alias, 1 drivers
v000001ddfd582fd0_0 .net "ID_is_bne", 0 0, L_000001ddfd5b07c0;  alias, 1 drivers
v000001ddfd582670_0 .net "ID_is_jal", 0 0, L_000001ddfd5b3380;  alias, 1 drivers
v000001ddfd582030_0 .net "ID_is_jr", 0 0, L_000001ddfd5b0900;  alias, 1 drivers
v000001ddfd581bd0_0 .net "ID_is_oper2_immed", 0 0, L_000001ddfd5b6910;  alias, 1 drivers
v000001ddfd5820d0_0 .net "ID_memread", 0 0, L_000001ddfd5b2f20;  alias, 1 drivers
v000001ddfd5834d0_0 .net "ID_memwrite", 0 0, L_000001ddfd5b27a0;  alias, 1 drivers
v000001ddfd5822b0_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
v000001ddfd5831b0_0 .net "ID_predicted", 0 0, v000001ddfd58cb80_0;  alias, 1 drivers
v000001ddfd583250_0 .net "ID_rd_ind", 4 0, v000001ddfd5a9600_0;  alias, 1 drivers
v000001ddfd583890_0 .net "ID_rd_indzero", 0 0, L_000001ddfd5b4460;  1 drivers
v000001ddfd582350_0 .net "ID_regwrite", 0 0, L_000001ddfd5b2160;  alias, 1 drivers
v000001ddfd5832f0_0 .net "ID_rs1", 31 0, v000001ddfd586b40_0;  alias, 1 drivers
v000001ddfd582490_0 .net "ID_rs1_ind", 4 0, v000001ddfd5a9740_0;  alias, 1 drivers
v000001ddfd583570_0 .net "ID_rs2", 31 0, v000001ddfd586d20_0;  alias, 1 drivers
v000001ddfd582710_0 .net "ID_rs2_ind", 4 0, v000001ddfd5a8020_0;  alias, 1 drivers
v000001ddfd582b70_0 .net "clk", 0 0, L_000001ddfd5b6980;  1 drivers
v000001ddfd582850_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4f9ce0 .event posedge, v000001ddfd574550_0, v000001ddfd582b70_0;
S_000001ddfd580510 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ddfd585de0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd585e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd585e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd585e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd585ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd585ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd585f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd585f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd585fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd585fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd586010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd586048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd586080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd5860b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd5860f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd586128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd586160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd586198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd5861d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd586208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd586240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd586278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd5862b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd5862e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd586320 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd582990_0 .net "EX1_ALU_OPER1", 31 0, L_000001ddfd5b6c20;  alias, 1 drivers
v000001ddfd583390_0 .net "EX1_ALU_OPER2", 31 0, L_000001ddfd61e540;  alias, 1 drivers
v000001ddfd582ad0_0 .net "EX1_PC", 31 0, v000001ddfd581b30_0;  alias, 1 drivers
v000001ddfd583430_0 .net "EX1_PFC_to_IF", 31 0, L_000001ddfd5b3880;  alias, 1 drivers
v000001ddfd583a70_0 .net "EX1_forward_to_B", 31 0, v000001ddfd581f90_0;  alias, 1 drivers
v000001ddfd584830_0 .net "EX1_is_beq", 0 0, v000001ddfd581950_0;  alias, 1 drivers
v000001ddfd584a10_0 .net "EX1_is_bne", 0 0, v000001ddfd582cb0_0;  alias, 1 drivers
v000001ddfd5854b0_0 .net "EX1_is_jal", 0 0, v000001ddfd582170_0;  alias, 1 drivers
v000001ddfd585410_0 .net "EX1_is_jr", 0 0, v000001ddfd5837f0_0;  alias, 1 drivers
v000001ddfd584150_0 .net "EX1_is_oper2_immed", 0 0, v000001ddfd582f30_0;  alias, 1 drivers
v000001ddfd584e70_0 .net "EX1_memread", 0 0, v000001ddfd5836b0_0;  alias, 1 drivers
v000001ddfd585370_0 .net "EX1_memwrite", 0 0, v000001ddfd582df0_0;  alias, 1 drivers
v000001ddfd585550_0 .net "EX1_opcode", 11 0, v000001ddfd583070_0;  alias, 1 drivers
v000001ddfd5841f0_0 .net "EX1_predicted", 0 0, v000001ddfd5827b0_0;  alias, 1 drivers
v000001ddfd5840b0_0 .net "EX1_rd_ind", 4 0, v000001ddfd582210_0;  alias, 1 drivers
v000001ddfd584290_0 .net "EX1_rd_indzero", 0 0, v000001ddfd581e50_0;  alias, 1 drivers
v000001ddfd5843d0_0 .net "EX1_regwrite", 0 0, v000001ddfd583bb0_0;  alias, 1 drivers
v000001ddfd585690_0 .net "EX1_rs1", 31 0, v000001ddfd5828f0_0;  alias, 1 drivers
v000001ddfd584330_0 .net "EX1_rs1_ind", 4 0, v000001ddfd581ef0_0;  alias, 1 drivers
v000001ddfd5855f0_0 .net "EX1_rs2_ind", 4 0, v000001ddfd582d50_0;  alias, 1 drivers
v000001ddfd584650_0 .net "EX1_rs2_out", 31 0, L_000001ddfd61f030;  alias, 1 drivers
v000001ddfd584470_0 .var "EX2_ALU_OPER1", 31 0;
v000001ddfd584510_0 .var "EX2_ALU_OPER2", 31 0;
v000001ddfd584d30_0 .var "EX2_PC", 31 0;
v000001ddfd584fb0_0 .var "EX2_PFC_to_IF", 31 0;
v000001ddfd5845b0_0 .var "EX2_forward_to_B", 31 0;
v000001ddfd5846f0_0 .var "EX2_is_beq", 0 0;
v000001ddfd585730_0 .var "EX2_is_bne", 0 0;
v000001ddfd584790_0 .var "EX2_is_jal", 0 0;
v000001ddfd5848d0_0 .var "EX2_is_jr", 0 0;
v000001ddfd584970_0 .var "EX2_is_oper2_immed", 0 0;
v000001ddfd584ab0_0 .var "EX2_memread", 0 0;
v000001ddfd584b50_0 .var "EX2_memwrite", 0 0;
v000001ddfd584bf0_0 .var "EX2_opcode", 11 0;
v000001ddfd584c90_0 .var "EX2_predicted", 0 0;
v000001ddfd584dd0_0 .var "EX2_rd_ind", 4 0;
v000001ddfd584f10_0 .var "EX2_rd_indzero", 0 0;
v000001ddfd585050_0 .var "EX2_regwrite", 0 0;
v000001ddfd5850f0_0 .var "EX2_rs1", 31 0;
v000001ddfd585190_0 .var "EX2_rs1_ind", 4 0;
v000001ddfd585230_0 .var "EX2_rs2_ind", 4 0;
v000001ddfd5852d0_0 .var "EX2_rs2_out", 31 0;
v000001ddfd58b3c0_0 .net "FLUSH", 0 0, v000001ddfd58c4a0_0;  alias, 1 drivers
v000001ddfd58bfa0_0 .net "clk", 0 0, L_000001ddfd61ea10;  1 drivers
v000001ddfd58d800_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4fa160 .event posedge, v000001ddfd574550_0, v000001ddfd58bfa0_0;
S_000001ddfd581640 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ddfd58e370 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd58e3a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd58e3e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd58e418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd58e450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd58e488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd58e4c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd58e4f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd58e530 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd58e568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd58e5a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd58e5d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd58e610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd58e648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd58e680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd58e6b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd58e6f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd58e728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd58e760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd58e798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd58e7d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd58e808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd58e840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd58e878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd58e8b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ddfd5b5f70 .functor OR 1, L_000001ddfd5b0680, L_000001ddfd5b07c0, C4<0>, C4<0>;
L_000001ddfd5b6a60 .functor AND 1, L_000001ddfd5b5f70, L_000001ddfd5b6360, C4<1>, C4<1>;
L_000001ddfd5b5100 .functor OR 1, L_000001ddfd5b0680, L_000001ddfd5b07c0, C4<0>, C4<0>;
L_000001ddfd5b6130 .functor AND 1, L_000001ddfd5b5100, L_000001ddfd5b6360, C4<1>, C4<1>;
L_000001ddfd5b6670 .functor OR 1, L_000001ddfd5b0680, L_000001ddfd5b07c0, C4<0>, C4<0>;
L_000001ddfd5b5170 .functor AND 1, L_000001ddfd5b6670, v000001ddfd58cb80_0, C4<1>, C4<1>;
v000001ddfd58a060_0 .net "EX1_memread", 0 0, v000001ddfd5836b0_0;  alias, 1 drivers
v000001ddfd58b000_0 .net "EX1_opcode", 11 0, v000001ddfd583070_0;  alias, 1 drivers
v000001ddfd58af60_0 .net "EX1_rd_ind", 4 0, v000001ddfd582210_0;  alias, 1 drivers
v000001ddfd58aba0_0 .net "EX1_rd_indzero", 0 0, v000001ddfd581e50_0;  alias, 1 drivers
v000001ddfd58aec0_0 .net "EX2_memread", 0 0, v000001ddfd584ab0_0;  alias, 1 drivers
v000001ddfd58a560_0 .net "EX2_opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
v000001ddfd58a4c0_0 .net "EX2_rd_ind", 4 0, v000001ddfd584dd0_0;  alias, 1 drivers
v000001ddfd589de0_0 .net "EX2_rd_indzero", 0 0, v000001ddfd584f10_0;  alias, 1 drivers
v000001ddfd589e80_0 .net "ID_EX1_flush", 0 0, v000001ddfd58c2c0_0;  alias, 1 drivers
v000001ddfd5895c0_0 .net "ID_EX2_flush", 0 0, v000001ddfd58c4a0_0;  alias, 1 drivers
v000001ddfd58b320_0 .net "ID_is_beq", 0 0, L_000001ddfd5b0680;  alias, 1 drivers
v000001ddfd58ac40_0 .net "ID_is_bne", 0 0, L_000001ddfd5b07c0;  alias, 1 drivers
v000001ddfd589ac0_0 .net "ID_is_j", 0 0, L_000001ddfd5b2d40;  alias, 1 drivers
v000001ddfd588c60_0 .net "ID_is_jal", 0 0, L_000001ddfd5b3380;  alias, 1 drivers
v000001ddfd58ace0_0 .net "ID_is_jr", 0 0, L_000001ddfd5b0900;  alias, 1 drivers
v000001ddfd58ad80_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
v000001ddfd589c00_0 .net "ID_rs1_ind", 4 0, v000001ddfd5a9740_0;  alias, 1 drivers
v000001ddfd588e40_0 .net "ID_rs2_ind", 4 0, v000001ddfd5a8020_0;  alias, 1 drivers
v000001ddfd589020_0 .net "IF_ID_flush", 0 0, v000001ddfd58dbc0_0;  alias, 1 drivers
v000001ddfd588d00_0 .net "IF_ID_write", 0 0, v000001ddfd58dc60_0;  alias, 1 drivers
v000001ddfd5890c0_0 .net "PC_src", 2 0, L_000001ddfd5af960;  alias, 1 drivers
v000001ddfd589ca0_0 .net "PFC_to_EX", 31 0, L_000001ddfd5af820;  alias, 1 drivers
v000001ddfd58b0a0_0 .net "PFC_to_IF", 31 0, L_000001ddfd5b09a0;  alias, 1 drivers
v000001ddfd58a880_0 .net "WB_rd_ind", 4 0, v000001ddfd5a50a0_0;  alias, 1 drivers
v000001ddfd58a380_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  alias, 1 drivers
v000001ddfd58b1e0_0 .net *"_ivl_11", 0 0, L_000001ddfd5b6130;  1 drivers
v000001ddfd589200_0 .net *"_ivl_13", 9 0, L_000001ddfd5b0e00;  1 drivers
v000001ddfd589d40_0 .net *"_ivl_15", 9 0, L_000001ddfd5b1bc0;  1 drivers
v000001ddfd589840_0 .net *"_ivl_16", 9 0, L_000001ddfd5b1800;  1 drivers
v000001ddfd58b140_0 .net *"_ivl_19", 9 0, L_000001ddfd5b1e40;  1 drivers
v000001ddfd58a1a0_0 .net *"_ivl_20", 9 0, L_000001ddfd5b0ea0;  1 drivers
v000001ddfd58a600_0 .net *"_ivl_25", 0 0, L_000001ddfd5b6670;  1 drivers
v000001ddfd58a6a0_0 .net *"_ivl_27", 0 0, L_000001ddfd5b5170;  1 drivers
v000001ddfd588da0_0 .net *"_ivl_29", 9 0, L_000001ddfd5b05e0;  1 drivers
v000001ddfd58a240_0 .net *"_ivl_3", 0 0, L_000001ddfd5b5f70;  1 drivers
L_000001ddfd5d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ddfd588ee0_0 .net/2u *"_ivl_30", 9 0, L_000001ddfd5d01f0;  1 drivers
v000001ddfd58b280_0 .net *"_ivl_32", 9 0, L_000001ddfd5afc80;  1 drivers
v000001ddfd588bc0_0 .net *"_ivl_35", 9 0, L_000001ddfd5afd20;  1 drivers
v000001ddfd5898e0_0 .net *"_ivl_37", 9 0, L_000001ddfd5b0860;  1 drivers
v000001ddfd589f20_0 .net *"_ivl_38", 9 0, L_000001ddfd5b1ee0;  1 drivers
v000001ddfd588f80_0 .net *"_ivl_40", 9 0, L_000001ddfd5b13a0;  1 drivers
L_000001ddfd5d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd589160_0 .net/2s *"_ivl_45", 21 0, L_000001ddfd5d0238;  1 drivers
L_000001ddfd5d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5893e0_0 .net/2s *"_ivl_50", 21 0, L_000001ddfd5d0280;  1 drivers
v000001ddfd58a2e0_0 .net *"_ivl_9", 0 0, L_000001ddfd5b5100;  1 drivers
v000001ddfd58a740_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd589b60_0 .net "forward_to_B", 31 0, L_000001ddfd5b1300;  alias, 1 drivers
v000001ddfd5892a0_0 .net "imm", 31 0, v000001ddfd5868c0_0;  1 drivers
v000001ddfd58ae20_0 .net "inst", 31 0, v000001ddfd589a20_0;  alias, 1 drivers
v000001ddfd58a920_0 .net "is_branch_and_taken", 0 0, L_000001ddfd5b6a60;  alias, 1 drivers
v000001ddfd589340_0 .net "is_oper2_immed", 0 0, L_000001ddfd5b6910;  alias, 1 drivers
v000001ddfd589480_0 .net "mem_read", 0 0, L_000001ddfd5b2f20;  alias, 1 drivers
v000001ddfd589520_0 .net "mem_write", 0 0, L_000001ddfd5b27a0;  alias, 1 drivers
v000001ddfd58a9c0_0 .net "pc", 31 0, v000001ddfd58ab00_0;  alias, 1 drivers
v000001ddfd58aa60_0 .net "pc_write", 0 0, v000001ddfd58dda0_0;  alias, 1 drivers
v000001ddfd58a420_0 .net "predicted", 0 0, L_000001ddfd5b6360;  1 drivers
v000001ddfd589660_0 .net "predicted_to_EX", 0 0, v000001ddfd58cb80_0;  alias, 1 drivers
v000001ddfd589fc0_0 .net "reg_write", 0 0, L_000001ddfd5b2160;  alias, 1 drivers
v000001ddfd589700_0 .net "reg_write_from_wb", 0 0, v000001ddfd5a49c0_0;  alias, 1 drivers
v000001ddfd5897a0_0 .net "rs1", 31 0, v000001ddfd586b40_0;  alias, 1 drivers
v000001ddfd58a100_0 .net "rs2", 31 0, v000001ddfd586d20_0;  alias, 1 drivers
v000001ddfd589980_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
v000001ddfd58a7e0_0 .net "wr_reg_data", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
L_000001ddfd5b1300 .functor MUXZ 32, v000001ddfd586d20_0, v000001ddfd5868c0_0, L_000001ddfd5b6910, C4<>;
L_000001ddfd5b0e00 .part v000001ddfd58ab00_0, 0, 10;
L_000001ddfd5b1bc0 .part v000001ddfd589a20_0, 0, 10;
L_000001ddfd5b1800 .arith/sum 10, L_000001ddfd5b0e00, L_000001ddfd5b1bc0;
L_000001ddfd5b1e40 .part v000001ddfd589a20_0, 0, 10;
L_000001ddfd5b0ea0 .functor MUXZ 10, L_000001ddfd5b1e40, L_000001ddfd5b1800, L_000001ddfd5b6130, C4<>;
L_000001ddfd5b05e0 .part v000001ddfd58ab00_0, 0, 10;
L_000001ddfd5afc80 .arith/sum 10, L_000001ddfd5b05e0, L_000001ddfd5d01f0;
L_000001ddfd5afd20 .part v000001ddfd58ab00_0, 0, 10;
L_000001ddfd5b0860 .part v000001ddfd589a20_0, 0, 10;
L_000001ddfd5b1ee0 .arith/sum 10, L_000001ddfd5afd20, L_000001ddfd5b0860;
L_000001ddfd5b13a0 .functor MUXZ 10, L_000001ddfd5b1ee0, L_000001ddfd5afc80, L_000001ddfd5b5170, C4<>;
L_000001ddfd5b09a0 .concat8 [ 10 22 0 0], L_000001ddfd5b0ea0, L_000001ddfd5d0238;
L_000001ddfd5af820 .concat8 [ 10 22 0 0], L_000001ddfd5b13a0, L_000001ddfd5d0280;
S_000001ddfd580830 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ddfd581640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ddfd58e8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd58e928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd58e960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd58e998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd58e9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd58ea08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd58ea40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd58ea78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd58eab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd58eae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd58eb20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd58eb58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd58eb90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd58ebc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd58ec00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd58ec38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd58ec70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd58eca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd58ece0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd58ed18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd58ed50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd58ed88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd58edc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd58edf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd58ee30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ddfd5b63d0 .functor OR 1, L_000001ddfd5b6360, L_000001ddfd5b0720, C4<0>, C4<0>;
L_000001ddfd5b6750 .functor OR 1, L_000001ddfd5b63d0, L_000001ddfd5afa00, C4<0>, C4<0>;
v000001ddfd58c9a0_0 .net "EX1_opcode", 11 0, v000001ddfd583070_0;  alias, 1 drivers
v000001ddfd58c180_0 .net "EX2_opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
v000001ddfd58c540_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
v000001ddfd58da80_0 .net "PC_src", 2 0, L_000001ddfd5af960;  alias, 1 drivers
v000001ddfd58d4e0_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  alias, 1 drivers
L_000001ddfd5d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ddfd58b500_0 .net/2u *"_ivl_0", 2 0, L_000001ddfd5d03e8;  1 drivers
v000001ddfd58b820_0 .net *"_ivl_10", 0 0, L_000001ddfd5b1940;  1 drivers
L_000001ddfd5d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ddfd58db20_0 .net/2u *"_ivl_12", 2 0, L_000001ddfd5d0508;  1 drivers
L_000001ddfd5d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58bd20_0 .net/2u *"_ivl_14", 11 0, L_000001ddfd5d0550;  1 drivers
v000001ddfd58d8a0_0 .net *"_ivl_16", 0 0, L_000001ddfd5b0720;  1 drivers
v000001ddfd58cea0_0 .net *"_ivl_19", 0 0, L_000001ddfd5b63d0;  1 drivers
L_000001ddfd5d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58d760_0 .net/2u *"_ivl_2", 11 0, L_000001ddfd5d0430;  1 drivers
L_000001ddfd5d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58b6e0_0 .net/2u *"_ivl_20", 11 0, L_000001ddfd5d0598;  1 drivers
v000001ddfd58ca40_0 .net *"_ivl_22", 0 0, L_000001ddfd5afa00;  1 drivers
v000001ddfd58cae0_0 .net *"_ivl_25", 0 0, L_000001ddfd5b6750;  1 drivers
L_000001ddfd5d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c0e0_0 .net/2u *"_ivl_26", 2 0, L_000001ddfd5d05e0;  1 drivers
L_000001ddfd5d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c680_0 .net/2u *"_ivl_28", 2 0, L_000001ddfd5d0628;  1 drivers
v000001ddfd58ccc0_0 .net *"_ivl_30", 2 0, L_000001ddfd5afdc0;  1 drivers
v000001ddfd58d120_0 .net *"_ivl_32", 2 0, L_000001ddfd5b19e0;  1 drivers
v000001ddfd58d940_0 .net *"_ivl_34", 2 0, L_000001ddfd5af8c0;  1 drivers
v000001ddfd58bdc0_0 .net *"_ivl_4", 0 0, L_000001ddfd5b1760;  1 drivers
L_000001ddfd5d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c360_0 .net/2u *"_ivl_6", 2 0, L_000001ddfd5d0478;  1 drivers
L_000001ddfd5d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58d9e0_0 .net/2u *"_ivl_8", 11 0, L_000001ddfd5d04c0;  1 drivers
v000001ddfd58d580_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd58b640_0 .net "predicted", 0 0, L_000001ddfd5b6360;  alias, 1 drivers
v000001ddfd58b8c0_0 .net "predicted_to_EX", 0 0, v000001ddfd58cb80_0;  alias, 1 drivers
v000001ddfd58cd60_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
v000001ddfd58bb40_0 .net "state", 1 0, v000001ddfd58d6c0_0;  1 drivers
L_000001ddfd5b1760 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0430;
L_000001ddfd5b1940 .cmp/eq 12, v000001ddfd583070_0, L_000001ddfd5d04c0;
L_000001ddfd5b0720 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0550;
L_000001ddfd5afa00 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0598;
L_000001ddfd5afdc0 .functor MUXZ 3, L_000001ddfd5d0628, L_000001ddfd5d05e0, L_000001ddfd5b6750, C4<>;
L_000001ddfd5b19e0 .functor MUXZ 3, L_000001ddfd5afdc0, L_000001ddfd5d0508, L_000001ddfd5b1940, C4<>;
L_000001ddfd5af8c0 .functor MUXZ 3, L_000001ddfd5b19e0, L_000001ddfd5d0478, L_000001ddfd5b1760, C4<>;
L_000001ddfd5af960 .functor MUXZ 3, L_000001ddfd5af8c0, L_000001ddfd5d03e8, L_000001ddfd620140, C4<>;
S_000001ddfd581320 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ddfd580830;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ddfd58ee70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd58eea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd58eee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd58ef18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd58ef50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd58ef88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd58efc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd58eff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd58f030 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd58f068 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd58f0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd58f0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd58f110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd58f148 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd58f180 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd58f1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd58f1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd58f228 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd58f260 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd58f298 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd58f2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd58f308 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd58f340 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd58f378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd58f3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ddfd5b55d0 .functor OR 1, L_000001ddfd5b1440, L_000001ddfd5b1580, C4<0>, C4<0>;
L_000001ddfd5b68a0 .functor OR 1, L_000001ddfd5b1b20, L_000001ddfd5b04a0, C4<0>, C4<0>;
L_000001ddfd5b56b0 .functor AND 1, L_000001ddfd5b55d0, L_000001ddfd5b68a0, C4<1>, C4<1>;
L_000001ddfd5b6590 .functor NOT 1, L_000001ddfd5b56b0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b52c0 .functor OR 1, v000001ddfd5aeba0_0, L_000001ddfd5b6590, C4<0>, C4<0>;
L_000001ddfd5b6360 .functor NOT 1, L_000001ddfd5b52c0, C4<0>, C4<0>, C4<0>;
v000001ddfd58d620_0 .net "EX_opcode", 11 0, v000001ddfd584bf0_0;  alias, 1 drivers
v000001ddfd58c400_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
v000001ddfd58cc20_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  alias, 1 drivers
L_000001ddfd5d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c040_0 .net/2u *"_ivl_0", 11 0, L_000001ddfd5d02c8;  1 drivers
L_000001ddfd5d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c900_0 .net/2u *"_ivl_10", 1 0, L_000001ddfd5d0358;  1 drivers
v000001ddfd58d440_0 .net *"_ivl_12", 0 0, L_000001ddfd5b1b20;  1 drivers
L_000001ddfd5d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c5e0_0 .net/2u *"_ivl_14", 1 0, L_000001ddfd5d03a0;  1 drivers
v000001ddfd58baa0_0 .net *"_ivl_16", 0 0, L_000001ddfd5b04a0;  1 drivers
v000001ddfd58b780_0 .net *"_ivl_19", 0 0, L_000001ddfd5b68a0;  1 drivers
v000001ddfd58cf40_0 .net *"_ivl_2", 0 0, L_000001ddfd5b1440;  1 drivers
v000001ddfd58b5a0_0 .net *"_ivl_21", 0 0, L_000001ddfd5b56b0;  1 drivers
v000001ddfd58bc80_0 .net *"_ivl_22", 0 0, L_000001ddfd5b6590;  1 drivers
v000001ddfd58c7c0_0 .net *"_ivl_25", 0 0, L_000001ddfd5b52c0;  1 drivers
L_000001ddfd5d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58c720_0 .net/2u *"_ivl_4", 11 0, L_000001ddfd5d0310;  1 drivers
v000001ddfd58c860_0 .net *"_ivl_6", 0 0, L_000001ddfd5b1580;  1 drivers
v000001ddfd58b460_0 .net *"_ivl_9", 0 0, L_000001ddfd5b55d0;  1 drivers
v000001ddfd58d080_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd58ba00_0 .net "predicted", 0 0, L_000001ddfd5b6360;  alias, 1 drivers
v000001ddfd58cb80_0 .var "predicted_to_EX", 0 0;
v000001ddfd58b960_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
v000001ddfd58d6c0_0 .var "state", 1 0;
E_000001ddfd4f9fa0 .event posedge, v000001ddfd58d080_0, v000001ddfd574550_0;
L_000001ddfd5b1440 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d02c8;
L_000001ddfd5b1580 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0310;
L_000001ddfd5b1b20 .cmp/eq 2, v000001ddfd58d6c0_0, L_000001ddfd5d0358;
L_000001ddfd5b04a0 .cmp/eq 2, v000001ddfd58d6c0_0, L_000001ddfd5d03a0;
S_000001ddfd580060 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ddfd581640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ddfd599410 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd599448 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd599480 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd5994b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd5994f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd599528 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd599560 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd599598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd5995d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd599608 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd599640 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd599678 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd5996b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd5996e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd599720 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd599758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd599790 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd5997c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd599800 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd599838 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd599870 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd5998a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd5998e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd599918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd599950 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd58bbe0_0 .net "EX1_memread", 0 0, v000001ddfd5836b0_0;  alias, 1 drivers
v000001ddfd58ce00_0 .net "EX1_rd_ind", 4 0, v000001ddfd582210_0;  alias, 1 drivers
v000001ddfd58cfe0_0 .net "EX1_rd_indzero", 0 0, v000001ddfd581e50_0;  alias, 1 drivers
v000001ddfd58be60_0 .net "EX2_memread", 0 0, v000001ddfd584ab0_0;  alias, 1 drivers
v000001ddfd58c220_0 .net "EX2_rd_ind", 4 0, v000001ddfd584dd0_0;  alias, 1 drivers
v000001ddfd58bf00_0 .net "EX2_rd_indzero", 0 0, v000001ddfd584f10_0;  alias, 1 drivers
v000001ddfd58c2c0_0 .var "ID_EX1_flush", 0 0;
v000001ddfd58c4a0_0 .var "ID_EX2_flush", 0 0;
v000001ddfd58d1c0_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
v000001ddfd58d300_0 .net "ID_rs1_ind", 4 0, v000001ddfd5a9740_0;  alias, 1 drivers
v000001ddfd58d260_0 .net "ID_rs2_ind", 4 0, v000001ddfd5a8020_0;  alias, 1 drivers
v000001ddfd58dc60_0 .var "IF_ID_Write", 0 0;
v000001ddfd58dbc0_0 .var "IF_ID_flush", 0 0;
v000001ddfd58dda0_0 .var "PC_Write", 0 0;
v000001ddfd58dd00_0 .net "Wrong_prediction", 0 0, L_000001ddfd620140;  alias, 1 drivers
E_000001ddfd4f9aa0/0 .event anyedge, v000001ddfd5790a0_0, v000001ddfd5836b0_0, v000001ddfd581e50_0, v000001ddfd582490_0;
E_000001ddfd4f9aa0/1 .event anyedge, v000001ddfd582210_0, v000001ddfd582710_0, v000001ddfd496d20_0, v000001ddfd584f10_0;
E_000001ddfd4f9aa0/2 .event anyedge, v000001ddfd5744b0_0, v000001ddfd5822b0_0;
E_000001ddfd4f9aa0 .event/or E_000001ddfd4f9aa0/0, E_000001ddfd4f9aa0/1, E_000001ddfd4f9aa0/2;
S_000001ddfd580e70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ddfd581640;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ddfd599990 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd5999c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd599a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd599a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd599a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd599aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd599ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd599b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd599b50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd599b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd599bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd599bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd599c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd599c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd599ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd599cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd599d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd599d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd599d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd599db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd599df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd599e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd599e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd599e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd599ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ddfd5b5640 .functor OR 1, L_000001ddfd5b0a40, L_000001ddfd5afaa0, C4<0>, C4<0>;
L_000001ddfd5b59c0 .functor OR 1, L_000001ddfd5b5640, L_000001ddfd5afb40, C4<0>, C4<0>;
L_000001ddfd5b6600 .functor OR 1, L_000001ddfd5b59c0, L_000001ddfd5afe60, C4<0>, C4<0>;
L_000001ddfd5b6830 .functor OR 1, L_000001ddfd5b6600, L_000001ddfd5aff00, C4<0>, C4<0>;
L_000001ddfd5b6280 .functor OR 1, L_000001ddfd5b6830, L_000001ddfd5b02c0, C4<0>, C4<0>;
L_000001ddfd5b5870 .functor OR 1, L_000001ddfd5b6280, L_000001ddfd5affa0, C4<0>, C4<0>;
L_000001ddfd5b5330 .functor OR 1, L_000001ddfd5b5870, L_000001ddfd5b0360, C4<0>, C4<0>;
L_000001ddfd5b6910 .functor OR 1, L_000001ddfd5b5330, L_000001ddfd5b0400, C4<0>, C4<0>;
L_000001ddfd5b5e20 .functor OR 1, L_000001ddfd5b3560, L_000001ddfd5b2e80, C4<0>, C4<0>;
L_000001ddfd5b6b40 .functor OR 1, L_000001ddfd5b5e20, L_000001ddfd5b31a0, C4<0>, C4<0>;
L_000001ddfd5b53a0 .functor OR 1, L_000001ddfd5b6b40, L_000001ddfd5b2de0, C4<0>, C4<0>;
L_000001ddfd5b5410 .functor OR 1, L_000001ddfd5b53a0, L_000001ddfd5b28e0, C4<0>, C4<0>;
v000001ddfd58dee0_0 .net "ID_opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
L_000001ddfd5d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58e020_0 .net/2u *"_ivl_0", 11 0, L_000001ddfd5d0670;  1 drivers
L_000001ddfd5d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58e160_0 .net/2u *"_ivl_10", 11 0, L_000001ddfd5d0700;  1 drivers
L_000001ddfd5d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58de40_0 .net/2u *"_ivl_102", 11 0, L_000001ddfd5d0bc8;  1 drivers
L_000001ddfd5d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58df80_0 .net/2u *"_ivl_106", 11 0, L_000001ddfd5d0c10;  1 drivers
v000001ddfd58e0c0_0 .net *"_ivl_12", 0 0, L_000001ddfd5afb40;  1 drivers
v000001ddfd58e200_0 .net *"_ivl_15", 0 0, L_000001ddfd5b59c0;  1 drivers
L_000001ddfd5d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd58e2a0_0 .net/2u *"_ivl_16", 11 0, L_000001ddfd5d0748;  1 drivers
v000001ddfd586460_0 .net *"_ivl_18", 0 0, L_000001ddfd5afe60;  1 drivers
v000001ddfd588b20_0 .net *"_ivl_2", 0 0, L_000001ddfd5b0a40;  1 drivers
v000001ddfd587e00_0 .net *"_ivl_21", 0 0, L_000001ddfd5b6600;  1 drivers
L_000001ddfd5d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5872c0_0 .net/2u *"_ivl_22", 11 0, L_000001ddfd5d0790;  1 drivers
v000001ddfd586c80_0 .net *"_ivl_24", 0 0, L_000001ddfd5aff00;  1 drivers
v000001ddfd5874a0_0 .net *"_ivl_27", 0 0, L_000001ddfd5b6830;  1 drivers
L_000001ddfd5d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5879a0_0 .net/2u *"_ivl_28", 11 0, L_000001ddfd5d07d8;  1 drivers
v000001ddfd588260_0 .net *"_ivl_30", 0 0, L_000001ddfd5b02c0;  1 drivers
v000001ddfd5886c0_0 .net *"_ivl_33", 0 0, L_000001ddfd5b6280;  1 drivers
L_000001ddfd5d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5888a0_0 .net/2u *"_ivl_34", 11 0, L_000001ddfd5d0820;  1 drivers
v000001ddfd5870e0_0 .net *"_ivl_36", 0 0, L_000001ddfd5affa0;  1 drivers
v000001ddfd588080_0 .net *"_ivl_39", 0 0, L_000001ddfd5b5870;  1 drivers
L_000001ddfd5d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd588760_0 .net/2u *"_ivl_4", 11 0, L_000001ddfd5d06b8;  1 drivers
L_000001ddfd5d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ddfd587ae0_0 .net/2u *"_ivl_40", 11 0, L_000001ddfd5d0868;  1 drivers
v000001ddfd588120_0 .net *"_ivl_42", 0 0, L_000001ddfd5b0360;  1 drivers
v000001ddfd586be0_0 .net *"_ivl_45", 0 0, L_000001ddfd5b5330;  1 drivers
L_000001ddfd5d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5881c0_0 .net/2u *"_ivl_46", 11 0, L_000001ddfd5d08b0;  1 drivers
v000001ddfd587cc0_0 .net *"_ivl_48", 0 0, L_000001ddfd5b0400;  1 drivers
L_000001ddfd5d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd588800_0 .net/2u *"_ivl_52", 11 0, L_000001ddfd5d08f8;  1 drivers
L_000001ddfd5d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd588300_0 .net/2u *"_ivl_56", 11 0, L_000001ddfd5d0940;  1 drivers
v000001ddfd587a40_0 .net *"_ivl_6", 0 0, L_000001ddfd5afaa0;  1 drivers
L_000001ddfd5d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5883a0_0 .net/2u *"_ivl_60", 11 0, L_000001ddfd5d0988;  1 drivers
L_000001ddfd5d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd587720_0 .net/2u *"_ivl_64", 11 0, L_000001ddfd5d09d0;  1 drivers
L_000001ddfd5d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd588940_0 .net/2u *"_ivl_68", 11 0, L_000001ddfd5d0a18;  1 drivers
L_000001ddfd5d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ddfd587040_0 .net/2u *"_ivl_72", 11 0, L_000001ddfd5d0a60;  1 drivers
v000001ddfd588440_0 .net *"_ivl_74", 0 0, L_000001ddfd5b3560;  1 drivers
L_000001ddfd5d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5884e0_0 .net/2u *"_ivl_76", 11 0, L_000001ddfd5d0aa8;  1 drivers
v000001ddfd586f00_0 .net *"_ivl_78", 0 0, L_000001ddfd5b2e80;  1 drivers
v000001ddfd587900_0 .net *"_ivl_81", 0 0, L_000001ddfd5b5e20;  1 drivers
L_000001ddfd5d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5889e0_0 .net/2u *"_ivl_82", 11 0, L_000001ddfd5d0af0;  1 drivers
v000001ddfd588a80_0 .net *"_ivl_84", 0 0, L_000001ddfd5b31a0;  1 drivers
v000001ddfd588620_0 .net *"_ivl_87", 0 0, L_000001ddfd5b6b40;  1 drivers
L_000001ddfd5d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5875e0_0 .net/2u *"_ivl_88", 11 0, L_000001ddfd5d0b38;  1 drivers
v000001ddfd587540_0 .net *"_ivl_9", 0 0, L_000001ddfd5b5640;  1 drivers
v000001ddfd5863c0_0 .net *"_ivl_90", 0 0, L_000001ddfd5b2de0;  1 drivers
v000001ddfd586780_0 .net *"_ivl_93", 0 0, L_000001ddfd5b53a0;  1 drivers
L_000001ddfd5d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd586500_0 .net/2u *"_ivl_94", 11 0, L_000001ddfd5d0b80;  1 drivers
v000001ddfd587860_0 .net *"_ivl_96", 0 0, L_000001ddfd5b28e0;  1 drivers
v000001ddfd5865a0_0 .net *"_ivl_99", 0 0, L_000001ddfd5b5410;  1 drivers
v000001ddfd586640_0 .net "is_beq", 0 0, L_000001ddfd5b0680;  alias, 1 drivers
v000001ddfd588580_0 .net "is_bne", 0 0, L_000001ddfd5b07c0;  alias, 1 drivers
v000001ddfd5877c0_0 .net "is_j", 0 0, L_000001ddfd5b2d40;  alias, 1 drivers
v000001ddfd587220_0 .net "is_jal", 0 0, L_000001ddfd5b3380;  alias, 1 drivers
v000001ddfd586820_0 .net "is_jr", 0 0, L_000001ddfd5b0900;  alias, 1 drivers
v000001ddfd5866e0_0 .net "is_oper2_immed", 0 0, L_000001ddfd5b6910;  alias, 1 drivers
v000001ddfd586e60_0 .net "memread", 0 0, L_000001ddfd5b2f20;  alias, 1 drivers
v000001ddfd587b80_0 .net "memwrite", 0 0, L_000001ddfd5b27a0;  alias, 1 drivers
v000001ddfd586aa0_0 .net "regwrite", 0 0, L_000001ddfd5b2160;  alias, 1 drivers
L_000001ddfd5b0a40 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0670;
L_000001ddfd5afaa0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d06b8;
L_000001ddfd5afb40 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0700;
L_000001ddfd5afe60 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0748;
L_000001ddfd5aff00 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0790;
L_000001ddfd5b02c0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d07d8;
L_000001ddfd5affa0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0820;
L_000001ddfd5b0360 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0868;
L_000001ddfd5b0400 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d08b0;
L_000001ddfd5b0680 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d08f8;
L_000001ddfd5b07c0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0940;
L_000001ddfd5b0900 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0988;
L_000001ddfd5b3380 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d09d0;
L_000001ddfd5b2d40 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0a18;
L_000001ddfd5b3560 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0a60;
L_000001ddfd5b2e80 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0aa8;
L_000001ddfd5b31a0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0af0;
L_000001ddfd5b2de0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0b38;
L_000001ddfd5b28e0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0b80;
L_000001ddfd5b2160 .reduce/nor L_000001ddfd5b5410;
L_000001ddfd5b2f20 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0bc8;
L_000001ddfd5b27a0 .cmp/eq 12, v000001ddfd5a9ec0_0, L_000001ddfd5d0c10;
S_000001ddfd57fed0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ddfd581640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ddfd599f10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd599f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd599f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd599fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd599ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd59a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd59a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd59a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd59a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd59a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd59a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd59a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd59a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd59a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd59a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd59a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd59a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd59a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd59a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd59a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd59a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd59a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd59a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd59a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd59a450 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd5868c0_0 .var "Immed", 31 0;
v000001ddfd587c20_0 .net "Inst", 31 0, v000001ddfd589a20_0;  alias, 1 drivers
v000001ddfd586960_0 .net "opcode", 11 0, v000001ddfd5a9ec0_0;  alias, 1 drivers
E_000001ddfd4f9b60 .event anyedge, v000001ddfd5822b0_0, v000001ddfd587c20_0;
S_000001ddfd57f890 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ddfd581640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ddfd586b40_0 .var "Read_data1", 31 0;
v000001ddfd586d20_0 .var "Read_data2", 31 0;
v000001ddfd586dc0_0 .net "Read_reg1", 4 0, v000001ddfd5a9740_0;  alias, 1 drivers
v000001ddfd587180_0 .net "Read_reg2", 4 0, v000001ddfd5a8020_0;  alias, 1 drivers
v000001ddfd586fa0_0 .net "Write_data", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd587ea0_0 .net "Write_en", 0 0, v000001ddfd5a49c0_0;  alias, 1 drivers
v000001ddfd587360_0 .net "Write_reg", 4 0, v000001ddfd5a50a0_0;  alias, 1 drivers
v000001ddfd587400_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd587f40_0 .var/i "i", 31 0;
v000001ddfd587fe0 .array "reg_file", 0 31, 31 0;
v000001ddfd587680_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4f9be0 .event posedge, v000001ddfd58d080_0;
S_000001ddfd580ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ddfd57f890;
 .timescale 0 0;
v000001ddfd587d60_0 .var/i "i", 31 0;
S_000001ddfd5814b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ddfd59a490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd59a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd59a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd59a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd59a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd59a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd59a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd59a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd59a650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd59a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd59a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd59a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd59a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd59a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd59a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd59a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd59a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd59a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd59a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd59a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd59a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd59a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd59a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd59a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd59a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd589a20_0 .var "ID_INST", 31 0;
v000001ddfd58ab00_0 .var "ID_PC", 31 0;
v000001ddfd5a9ec0_0 .var "ID_opcode", 11 0;
v000001ddfd5a9600_0 .var "ID_rd_ind", 4 0;
v000001ddfd5a9740_0 .var "ID_rs1_ind", 4 0;
v000001ddfd5a8020_0 .var "ID_rs2_ind", 4 0;
v000001ddfd5a7c60_0 .net "IF_FLUSH", 0 0, v000001ddfd58dbc0_0;  alias, 1 drivers
v000001ddfd5a8fc0_0 .net "IF_INST", 31 0, L_000001ddfd5b51e0;  alias, 1 drivers
v000001ddfd5aa140_0 .net "IF_PC", 31 0, v000001ddfd5a94c0_0;  alias, 1 drivers
v000001ddfd5a8980_0 .net "clk", 0 0, L_000001ddfd5b58e0;  1 drivers
v000001ddfd5a8e80_0 .net "if_id_Write", 0 0, v000001ddfd58dc60_0;  alias, 1 drivers
v000001ddfd5a96a0_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4f9c20 .event posedge, v000001ddfd574550_0, v000001ddfd5a8980_0;
S_000001ddfd57fa20 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ddfd5a3ac0_0 .net "EX1_PFC", 31 0, L_000001ddfd5b3880;  alias, 1 drivers
v000001ddfd5a30c0_0 .net "EX2_PFC", 31 0, v000001ddfd584fb0_0;  alias, 1 drivers
v000001ddfd5a3200_0 .net "ID_PFC", 31 0, L_000001ddfd5b09a0;  alias, 1 drivers
v000001ddfd5a4ce0_0 .net "PC_src", 2 0, L_000001ddfd5af960;  alias, 1 drivers
v000001ddfd5a4a60_0 .net "PC_write", 0 0, v000001ddfd58dda0_0;  alias, 1 drivers
L_000001ddfd5d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ddfd5a3160_0 .net/2u *"_ivl_0", 31 0, L_000001ddfd5d0088;  1 drivers
v000001ddfd5a4920_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd5a3e80_0 .net "inst", 31 0, L_000001ddfd5b51e0;  alias, 1 drivers
v000001ddfd5a4880_0 .net "inst_mem_in", 31 0, v000001ddfd5a94c0_0;  alias, 1 drivers
v000001ddfd5a32a0_0 .net "pc_reg_in", 31 0, L_000001ddfd5b5aa0;  1 drivers
v000001ddfd5a51e0_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
L_000001ddfd5b1a80 .arith/sum 32, v000001ddfd5a94c0_0, L_000001ddfd5d0088;
S_000001ddfd581000 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ddfd57fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ddfd5b51e0 .functor BUFZ 32, L_000001ddfd5b0d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd5a8a20_0 .net "Data_Out", 31 0, L_000001ddfd5b51e0;  alias, 1 drivers
v000001ddfd5a7a80 .array "InstMem", 0 1023, 31 0;
v000001ddfd5a8de0_0 .net *"_ivl_0", 31 0, L_000001ddfd5b0d60;  1 drivers
v000001ddfd5a9060_0 .net *"_ivl_3", 9 0, L_000001ddfd5b1d00;  1 drivers
v000001ddfd5a7bc0_0 .net *"_ivl_4", 11 0, L_000001ddfd5b1f80;  1 drivers
L_000001ddfd5d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ddfd5a92e0_0 .net *"_ivl_7", 1 0, L_000001ddfd5d01a8;  1 drivers
v000001ddfd5a7b20_0 .net "addr", 31 0, v000001ddfd5a94c0_0;  alias, 1 drivers
v000001ddfd5a8f20_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd5a9f60_0 .var/i "i", 31 0;
L_000001ddfd5b0d60 .array/port v000001ddfd5a7a80, L_000001ddfd5b1f80;
L_000001ddfd5b1d00 .part v000001ddfd5a94c0_0, 0, 10;
L_000001ddfd5b1f80 .concat [ 10 2 0 0], L_000001ddfd5b1d00, L_000001ddfd5d01a8;
S_000001ddfd57fbb0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ddfd57fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ddfd4fa2a0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ddfd5a8840_0 .net "DataIn", 31 0, L_000001ddfd5b5aa0;  alias, 1 drivers
v000001ddfd5a94c0_0 .var "DataOut", 31 0;
v000001ddfd5aa1e0_0 .net "PC_Write", 0 0, v000001ddfd58dda0_0;  alias, 1 drivers
v000001ddfd5a9ba0_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd5a80c0_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
S_000001ddfd5801f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ddfd57fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ddfd4f9ca0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ddfd4f24f0 .functor NOT 1, L_000001ddfd5b0040, C4<0>, C4<0>, C4<0>;
L_000001ddfd4f2560 .functor NOT 1, L_000001ddfd5b14e0, C4<0>, C4<0>, C4<0>;
L_000001ddfd486350 .functor AND 1, L_000001ddfd4f24f0, L_000001ddfd4f2560, C4<1>, C4<1>;
L_000001ddfd4864a0 .functor NOT 1, L_000001ddfd5b0c20, C4<0>, C4<0>, C4<0>;
L_000001ddfd486b30 .functor AND 1, L_000001ddfd486350, L_000001ddfd4864a0, C4<1>, C4<1>;
L_000001ddfd486510 .functor AND 32, L_000001ddfd5b18a0, L_000001ddfd5b1a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b6440 .functor NOT 1, L_000001ddfd5b1080, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5e90 .functor NOT 1, L_000001ddfd5b0540, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5020 .functor AND 1, L_000001ddfd5b6440, L_000001ddfd5b5e90, C4<1>, C4<1>;
L_000001ddfd5b64b0 .functor AND 1, L_000001ddfd5b5020, L_000001ddfd5b0f40, C4<1>, C4<1>;
L_000001ddfd5b5950 .functor AND 32, L_000001ddfd5b00e0, L_000001ddfd5b09a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b5480 .functor OR 32, L_000001ddfd486510, L_000001ddfd5b5950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd5b6520 .functor NOT 1, L_000001ddfd5b1620, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5f00 .functor AND 1, L_000001ddfd5b6520, L_000001ddfd5b0b80, C4<1>, C4<1>;
L_000001ddfd5b5cd0 .functor NOT 1, L_000001ddfd5b1da0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b69f0 .functor AND 1, L_000001ddfd5b5f00, L_000001ddfd5b5cd0, C4<1>, C4<1>;
L_000001ddfd5b66e0 .functor AND 32, L_000001ddfd5b1120, v000001ddfd5a94c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b6210 .functor OR 32, L_000001ddfd5b5480, L_000001ddfd5b66e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd5b5720 .functor NOT 1, L_000001ddfd5b0ae0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5090 .functor AND 1, L_000001ddfd5b5720, L_000001ddfd5b0180, C4<1>, C4<1>;
L_000001ddfd5b5560 .functor AND 1, L_000001ddfd5b5090, L_000001ddfd5b11c0, C4<1>, C4<1>;
L_000001ddfd5b5250 .functor AND 32, L_000001ddfd5b0220, L_000001ddfd5b3880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b60c0 .functor OR 32, L_000001ddfd5b6210, L_000001ddfd5b5250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddfd5b6bb0 .functor NOT 1, L_000001ddfd5b16c0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b5790 .functor AND 1, L_000001ddfd5b1c60, L_000001ddfd5b6bb0, C4<1>, C4<1>;
L_000001ddfd5b5a30 .functor NOT 1, L_000001ddfd5afbe0, C4<0>, C4<0>, C4<0>;
L_000001ddfd5b67c0 .functor AND 1, L_000001ddfd5b5790, L_000001ddfd5b5a30, C4<1>, C4<1>;
L_000001ddfd5b5800 .functor AND 32, L_000001ddfd5b1260, v000001ddfd584fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd5b5aa0 .functor OR 32, L_000001ddfd5b60c0, L_000001ddfd5b5800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd5a7f80_0 .net *"_ivl_1", 0 0, L_000001ddfd5b0040;  1 drivers
v000001ddfd5a97e0_0 .net *"_ivl_11", 0 0, L_000001ddfd5b0c20;  1 drivers
v000001ddfd5a8160_0 .net *"_ivl_12", 0 0, L_000001ddfd4864a0;  1 drivers
v000001ddfd5aa000_0 .net *"_ivl_14", 0 0, L_000001ddfd486b30;  1 drivers
v000001ddfd5a9920_0 .net *"_ivl_16", 31 0, L_000001ddfd5b18a0;  1 drivers
v000001ddfd5a9380_0 .net *"_ivl_18", 31 0, L_000001ddfd486510;  1 drivers
v000001ddfd5a8480_0 .net *"_ivl_2", 0 0, L_000001ddfd4f24f0;  1 drivers
v000001ddfd5a8d40_0 .net *"_ivl_21", 0 0, L_000001ddfd5b1080;  1 drivers
v000001ddfd5a9100_0 .net *"_ivl_22", 0 0, L_000001ddfd5b6440;  1 drivers
v000001ddfd5a8200_0 .net *"_ivl_25", 0 0, L_000001ddfd5b0540;  1 drivers
v000001ddfd5a8ac0_0 .net *"_ivl_26", 0 0, L_000001ddfd5b5e90;  1 drivers
v000001ddfd5a91a0_0 .net *"_ivl_28", 0 0, L_000001ddfd5b5020;  1 drivers
v000001ddfd5a82a0_0 .net *"_ivl_31", 0 0, L_000001ddfd5b0f40;  1 drivers
v000001ddfd5a9c40_0 .net *"_ivl_32", 0 0, L_000001ddfd5b64b0;  1 drivers
v000001ddfd5a8340_0 .net *"_ivl_34", 31 0, L_000001ddfd5b00e0;  1 drivers
v000001ddfd5a9a60_0 .net *"_ivl_36", 31 0, L_000001ddfd5b5950;  1 drivers
v000001ddfd5a83e0_0 .net *"_ivl_38", 31 0, L_000001ddfd5b5480;  1 drivers
v000001ddfd5a9ce0_0 .net *"_ivl_41", 0 0, L_000001ddfd5b1620;  1 drivers
v000001ddfd5a9b00_0 .net *"_ivl_42", 0 0, L_000001ddfd5b6520;  1 drivers
v000001ddfd5a7da0_0 .net *"_ivl_45", 0 0, L_000001ddfd5b0b80;  1 drivers
v000001ddfd5a9240_0 .net *"_ivl_46", 0 0, L_000001ddfd5b5f00;  1 drivers
v000001ddfd5a9880_0 .net *"_ivl_49", 0 0, L_000001ddfd5b1da0;  1 drivers
v000001ddfd5aa0a0_0 .net *"_ivl_5", 0 0, L_000001ddfd5b14e0;  1 drivers
v000001ddfd5a99c0_0 .net *"_ivl_50", 0 0, L_000001ddfd5b5cd0;  1 drivers
v000001ddfd5a9d80_0 .net *"_ivl_52", 0 0, L_000001ddfd5b69f0;  1 drivers
v000001ddfd5a9420_0 .net *"_ivl_54", 31 0, L_000001ddfd5b1120;  1 drivers
v000001ddfd5a9e20_0 .net *"_ivl_56", 31 0, L_000001ddfd5b66e0;  1 drivers
v000001ddfd5a9560_0 .net *"_ivl_58", 31 0, L_000001ddfd5b6210;  1 drivers
v000001ddfd5a7d00_0 .net *"_ivl_6", 0 0, L_000001ddfd4f2560;  1 drivers
v000001ddfd5a8700_0 .net *"_ivl_61", 0 0, L_000001ddfd5b0ae0;  1 drivers
v000001ddfd5a7e40_0 .net *"_ivl_62", 0 0, L_000001ddfd5b5720;  1 drivers
v000001ddfd5a8520_0 .net *"_ivl_65", 0 0, L_000001ddfd5b0180;  1 drivers
v000001ddfd5a85c0_0 .net *"_ivl_66", 0 0, L_000001ddfd5b5090;  1 drivers
v000001ddfd5a8660_0 .net *"_ivl_69", 0 0, L_000001ddfd5b11c0;  1 drivers
v000001ddfd5a87a0_0 .net *"_ivl_70", 0 0, L_000001ddfd5b5560;  1 drivers
v000001ddfd5a88e0_0 .net *"_ivl_72", 31 0, L_000001ddfd5b0220;  1 drivers
v000001ddfd5a8b60_0 .net *"_ivl_74", 31 0, L_000001ddfd5b5250;  1 drivers
v000001ddfd5a8c00_0 .net *"_ivl_76", 31 0, L_000001ddfd5b60c0;  1 drivers
v000001ddfd5a8ca0_0 .net *"_ivl_79", 0 0, L_000001ddfd5b1c60;  1 drivers
v000001ddfd5aa6e0_0 .net *"_ivl_8", 0 0, L_000001ddfd486350;  1 drivers
v000001ddfd5aa280_0 .net *"_ivl_81", 0 0, L_000001ddfd5b16c0;  1 drivers
v000001ddfd5aa780_0 .net *"_ivl_82", 0 0, L_000001ddfd5b6bb0;  1 drivers
v000001ddfd5aa8c0_0 .net *"_ivl_84", 0 0, L_000001ddfd5b5790;  1 drivers
v000001ddfd5aa820_0 .net *"_ivl_87", 0 0, L_000001ddfd5afbe0;  1 drivers
v000001ddfd5aa960_0 .net *"_ivl_88", 0 0, L_000001ddfd5b5a30;  1 drivers
v000001ddfd5aa320_0 .net *"_ivl_90", 0 0, L_000001ddfd5b67c0;  1 drivers
v000001ddfd5aa3c0_0 .net *"_ivl_92", 31 0, L_000001ddfd5b1260;  1 drivers
v000001ddfd5aa460_0 .net *"_ivl_94", 31 0, L_000001ddfd5b5800;  1 drivers
v000001ddfd5aa500_0 .net "ina", 31 0, L_000001ddfd5b1a80;  1 drivers
v000001ddfd5aa5a0_0 .net "inb", 31 0, L_000001ddfd5b09a0;  alias, 1 drivers
v000001ddfd5aa640_0 .net "inc", 31 0, v000001ddfd5a94c0_0;  alias, 1 drivers
v000001ddfd5a3a20_0 .net "ind", 31 0, L_000001ddfd5b3880;  alias, 1 drivers
v000001ddfd5a4e20_0 .net "ine", 31 0, v000001ddfd584fb0_0;  alias, 1 drivers
L_000001ddfd5d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5a4c40_0 .net "inf", 31 0, L_000001ddfd5d00d0;  1 drivers
L_000001ddfd5d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5a47e0_0 .net "ing", 31 0, L_000001ddfd5d0118;  1 drivers
L_000001ddfd5d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ddfd5a3de0_0 .net "inh", 31 0, L_000001ddfd5d0160;  1 drivers
v000001ddfd5a5000_0 .net "out", 31 0, L_000001ddfd5b5aa0;  alias, 1 drivers
v000001ddfd5a3700_0 .net "sel", 2 0, L_000001ddfd5af960;  alias, 1 drivers
L_000001ddfd5b0040 .part L_000001ddfd5af960, 2, 1;
L_000001ddfd5b14e0 .part L_000001ddfd5af960, 1, 1;
L_000001ddfd5b0c20 .part L_000001ddfd5af960, 0, 1;
LS_000001ddfd5b18a0_0_0 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_4 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_8 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_12 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_16 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_20 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_24 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_0_28 .concat [ 1 1 1 1], L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30, L_000001ddfd486b30;
LS_000001ddfd5b18a0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b18a0_0_0, LS_000001ddfd5b18a0_0_4, LS_000001ddfd5b18a0_0_8, LS_000001ddfd5b18a0_0_12;
LS_000001ddfd5b18a0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b18a0_0_16, LS_000001ddfd5b18a0_0_20, LS_000001ddfd5b18a0_0_24, LS_000001ddfd5b18a0_0_28;
L_000001ddfd5b18a0 .concat [ 16 16 0 0], LS_000001ddfd5b18a0_1_0, LS_000001ddfd5b18a0_1_4;
L_000001ddfd5b1080 .part L_000001ddfd5af960, 2, 1;
L_000001ddfd5b0540 .part L_000001ddfd5af960, 1, 1;
L_000001ddfd5b0f40 .part L_000001ddfd5af960, 0, 1;
LS_000001ddfd5b00e0_0_0 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_4 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_8 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_12 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_16 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_20 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_24 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_0_28 .concat [ 1 1 1 1], L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0, L_000001ddfd5b64b0;
LS_000001ddfd5b00e0_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b00e0_0_0, LS_000001ddfd5b00e0_0_4, LS_000001ddfd5b00e0_0_8, LS_000001ddfd5b00e0_0_12;
LS_000001ddfd5b00e0_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b00e0_0_16, LS_000001ddfd5b00e0_0_20, LS_000001ddfd5b00e0_0_24, LS_000001ddfd5b00e0_0_28;
L_000001ddfd5b00e0 .concat [ 16 16 0 0], LS_000001ddfd5b00e0_1_0, LS_000001ddfd5b00e0_1_4;
L_000001ddfd5b1620 .part L_000001ddfd5af960, 2, 1;
L_000001ddfd5b0b80 .part L_000001ddfd5af960, 1, 1;
L_000001ddfd5b1da0 .part L_000001ddfd5af960, 0, 1;
LS_000001ddfd5b1120_0_0 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_4 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_8 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_12 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_16 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_20 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_24 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_0_28 .concat [ 1 1 1 1], L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0, L_000001ddfd5b69f0;
LS_000001ddfd5b1120_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b1120_0_0, LS_000001ddfd5b1120_0_4, LS_000001ddfd5b1120_0_8, LS_000001ddfd5b1120_0_12;
LS_000001ddfd5b1120_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b1120_0_16, LS_000001ddfd5b1120_0_20, LS_000001ddfd5b1120_0_24, LS_000001ddfd5b1120_0_28;
L_000001ddfd5b1120 .concat [ 16 16 0 0], LS_000001ddfd5b1120_1_0, LS_000001ddfd5b1120_1_4;
L_000001ddfd5b0ae0 .part L_000001ddfd5af960, 2, 1;
L_000001ddfd5b0180 .part L_000001ddfd5af960, 1, 1;
L_000001ddfd5b11c0 .part L_000001ddfd5af960, 0, 1;
LS_000001ddfd5b0220_0_0 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_4 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_8 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_12 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_16 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_20 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_24 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_0_28 .concat [ 1 1 1 1], L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560, L_000001ddfd5b5560;
LS_000001ddfd5b0220_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b0220_0_0, LS_000001ddfd5b0220_0_4, LS_000001ddfd5b0220_0_8, LS_000001ddfd5b0220_0_12;
LS_000001ddfd5b0220_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b0220_0_16, LS_000001ddfd5b0220_0_20, LS_000001ddfd5b0220_0_24, LS_000001ddfd5b0220_0_28;
L_000001ddfd5b0220 .concat [ 16 16 0 0], LS_000001ddfd5b0220_1_0, LS_000001ddfd5b0220_1_4;
L_000001ddfd5b1c60 .part L_000001ddfd5af960, 2, 1;
L_000001ddfd5b16c0 .part L_000001ddfd5af960, 1, 1;
L_000001ddfd5afbe0 .part L_000001ddfd5af960, 0, 1;
LS_000001ddfd5b1260_0_0 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_4 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_8 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_12 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_16 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_20 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_24 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_0_28 .concat [ 1 1 1 1], L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0, L_000001ddfd5b67c0;
LS_000001ddfd5b1260_1_0 .concat [ 4 4 4 4], LS_000001ddfd5b1260_0_0, LS_000001ddfd5b1260_0_4, LS_000001ddfd5b1260_0_8, LS_000001ddfd5b1260_0_12;
LS_000001ddfd5b1260_1_4 .concat [ 4 4 4 4], LS_000001ddfd5b1260_0_16, LS_000001ddfd5b1260_0_20, LS_000001ddfd5b1260_0_24, LS_000001ddfd5b1260_0_28;
L_000001ddfd5b1260 .concat [ 16 16 0 0], LS_000001ddfd5b1260_1_0, LS_000001ddfd5b1260_1_4;
S_000001ddfd581190 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ddfd5a3980_0 .net "Write_Data", 31 0, v000001ddfd575950_0;  alias, 1 drivers
v000001ddfd5a2c60_0 .net "addr", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd5a4060_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd5a38e0_0 .net "mem_out", 31 0, v000001ddfd5a3c00_0;  alias, 1 drivers
v000001ddfd5a4100_0 .net "mem_read", 0 0, v000001ddfd5749b0_0;  alias, 1 drivers
v000001ddfd5a3020_0 .net "mem_write", 0 0, v000001ddfd574a50_0;  alias, 1 drivers
S_000001ddfd5809c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ddfd581190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ddfd5a3f20 .array "DataMem", 1023 0, 31 0;
v000001ddfd5a4d80_0 .net "Data_In", 31 0, v000001ddfd575950_0;  alias, 1 drivers
v000001ddfd5a3c00_0 .var "Data_Out", 31 0;
v000001ddfd5a5140_0 .net "Write_en", 0 0, v000001ddfd574a50_0;  alias, 1 drivers
v000001ddfd5a2d00_0 .net "addr", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd5a3fc0_0 .net "clk", 0 0, L_000001ddfd4f0960;  alias, 1 drivers
v000001ddfd5a2bc0_0 .var/i "i", 31 0;
S_000001ddfd57fd40 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ddfd5aca40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ddfd5aca78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ddfd5acab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ddfd5acae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ddfd5acb20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ddfd5acb58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ddfd5acb90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ddfd5acbc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ddfd5acc00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ddfd5acc38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ddfd5acc70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ddfd5acca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ddfd5acce0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ddfd5acd18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ddfd5acd50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ddfd5acd88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ddfd5acdc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ddfd5acdf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ddfd5ace30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ddfd5ace68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ddfd5acea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ddfd5aced8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ddfd5acf10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ddfd5acf48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ddfd5acf80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ddfd5a44c0_0 .net "MEM_ALU_OUT", 31 0, v000001ddfd574ff0_0;  alias, 1 drivers
v000001ddfd5a3b60_0 .net "MEM_Data_mem_out", 31 0, v000001ddfd5a3c00_0;  alias, 1 drivers
v000001ddfd5a4ba0_0 .net "MEM_memread", 0 0, v000001ddfd5749b0_0;  alias, 1 drivers
v000001ddfd5a3520_0 .net "MEM_opcode", 11 0, v000001ddfd5756d0_0;  alias, 1 drivers
v000001ddfd5a33e0_0 .net "MEM_rd_ind", 4 0, v000001ddfd574b90_0;  alias, 1 drivers
v000001ddfd5a41a0_0 .net "MEM_rd_indzero", 0 0, v000001ddfd574d70_0;  alias, 1 drivers
v000001ddfd5a2da0_0 .net "MEM_regwrite", 0 0, v000001ddfd575310_0;  alias, 1 drivers
v000001ddfd5a3340_0 .var "WB_ALU_OUT", 31 0;
v000001ddfd5a3ca0_0 .var "WB_Data_mem_out", 31 0;
v000001ddfd5a2e40_0 .var "WB_memread", 0 0;
v000001ddfd5a50a0_0 .var "WB_rd_ind", 4 0;
v000001ddfd5a3480_0 .var "WB_rd_indzero", 0 0;
v000001ddfd5a49c0_0 .var "WB_regwrite", 0 0;
v000001ddfd5a4ec0_0 .net "clk", 0 0, L_000001ddfd61ff80;  1 drivers
v000001ddfd5a3d40_0 .var "hlt", 0 0;
v000001ddfd5a35c0_0 .net "rst", 0 0, v000001ddfd5aeba0_0;  alias, 1 drivers
E_000001ddfd4f9d20 .event posedge, v000001ddfd574550_0, v000001ddfd5a4ec0_0;
S_000001ddfd580b50 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001ddfd3cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ddfd61fff0 .functor AND 32, v000001ddfd5a3ca0_0, L_000001ddfd6288f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd620060 .functor NOT 1, v000001ddfd5a2e40_0, C4<0>, C4<0>, C4<0>;
L_000001ddfd63ac90 .functor AND 32, v000001ddfd5a3340_0, L_000001ddfd628b70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ddfd63c2e0 .functor OR 32, L_000001ddfd61fff0, L_000001ddfd63ac90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddfd5a4240_0 .net "Write_Data_RegFile", 31 0, L_000001ddfd63c2e0;  alias, 1 drivers
v000001ddfd5a2f80_0 .net *"_ivl_0", 31 0, L_000001ddfd6288f0;  1 drivers
v000001ddfd5a2ee0_0 .net *"_ivl_2", 31 0, L_000001ddfd61fff0;  1 drivers
v000001ddfd5a42e0_0 .net *"_ivl_4", 0 0, L_000001ddfd620060;  1 drivers
v000001ddfd5a2a80_0 .net *"_ivl_6", 31 0, L_000001ddfd628b70;  1 drivers
v000001ddfd5a3660_0 .net *"_ivl_8", 31 0, L_000001ddfd63ac90;  1 drivers
v000001ddfd5a4380_0 .net "alu_out", 31 0, v000001ddfd5a3340_0;  alias, 1 drivers
v000001ddfd5a4420_0 .net "mem_out", 31 0, v000001ddfd5a3ca0_0;  alias, 1 drivers
v000001ddfd5a37a0_0 .net "mem_read", 0 0, v000001ddfd5a2e40_0;  alias, 1 drivers
LS_000001ddfd6288f0_0_0 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_4 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_8 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_12 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_16 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_20 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_24 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_0_28 .concat [ 1 1 1 1], v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0, v000001ddfd5a2e40_0;
LS_000001ddfd6288f0_1_0 .concat [ 4 4 4 4], LS_000001ddfd6288f0_0_0, LS_000001ddfd6288f0_0_4, LS_000001ddfd6288f0_0_8, LS_000001ddfd6288f0_0_12;
LS_000001ddfd6288f0_1_4 .concat [ 4 4 4 4], LS_000001ddfd6288f0_0_16, LS_000001ddfd6288f0_0_20, LS_000001ddfd6288f0_0_24, LS_000001ddfd6288f0_0_28;
L_000001ddfd6288f0 .concat [ 16 16 0 0], LS_000001ddfd6288f0_1_0, LS_000001ddfd6288f0_1_4;
LS_000001ddfd628b70_0_0 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_4 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_8 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_12 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_16 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_20 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_24 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_0_28 .concat [ 1 1 1 1], L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060, L_000001ddfd620060;
LS_000001ddfd628b70_1_0 .concat [ 4 4 4 4], LS_000001ddfd628b70_0_0, LS_000001ddfd628b70_0_4, LS_000001ddfd628b70_0_8, LS_000001ddfd628b70_0_12;
LS_000001ddfd628b70_1_4 .concat [ 4 4 4 4], LS_000001ddfd628b70_0_16, LS_000001ddfd628b70_0_20, LS_000001ddfd628b70_0_24, LS_000001ddfd628b70_0_28;
L_000001ddfd628b70 .concat [ 16 16 0 0], LS_000001ddfd628b70_1_0, LS_000001ddfd628b70_1_4;
    .scope S_000001ddfd57fbb0;
T_0 ;
    %wait E_000001ddfd4f9fa0;
    %load/vec4 v000001ddfd5a80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ddfd5a94c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ddfd5aa1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ddfd5a8840_0;
    %assign/vec4 v000001ddfd5a94c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ddfd581000;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd5a9f60_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ddfd5a9f60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ddfd5a9f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %load/vec4 v000001ddfd5a9f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddfd5a9f60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a7a80, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ddfd5814b0;
T_2 ;
    %wait E_000001ddfd4f9c20;
    %load/vec4 v000001ddfd5a96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ddfd58ab00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd589a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a9600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a8020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a9740_0, 0;
    %assign/vec4 v000001ddfd5a9ec0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ddfd5a8e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ddfd5a7c60_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ddfd58ab00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd589a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a9600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a8020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a9740_0, 0;
    %assign/vec4 v000001ddfd5a9ec0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ddfd5a8e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ddfd5a8fc0_0;
    %assign/vec4 v000001ddfd589a20_0, 0;
    %load/vec4 v000001ddfd5aa140_0;
    %assign/vec4 v000001ddfd58ab00_0, 0;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ddfd5a8020_0, 0;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ddfd5a9ec0_0, 4, 5;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ddfd5a9ec0_0, 4, 5;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ddfd5a9740_0, 0;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ddfd5a9600_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ddfd5a9600_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ddfd5a8fc0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ddfd5a9600_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ddfd57f890;
T_3 ;
    %wait E_000001ddfd4f9fa0;
    %load/vec4 v000001ddfd587680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd587f40_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ddfd587f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ddfd587f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd587fe0, 0, 4;
    %load/vec4 v000001ddfd587f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddfd587f40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ddfd587360_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ddfd587ea0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ddfd586fa0_0;
    %load/vec4 v000001ddfd587360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd587fe0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd587fe0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ddfd57f890;
T_4 ;
    %wait E_000001ddfd4f9be0;
    %load/vec4 v000001ddfd587360_0;
    %load/vec4 v000001ddfd586dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ddfd587360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ddfd587ea0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ddfd586fa0_0;
    %assign/vec4 v000001ddfd586b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ddfd586dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddfd587fe0, 4;
    %assign/vec4 v000001ddfd586b40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ddfd57f890;
T_5 ;
    %wait E_000001ddfd4f9be0;
    %load/vec4 v000001ddfd587360_0;
    %load/vec4 v000001ddfd587180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ddfd587360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ddfd587ea0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ddfd586fa0_0;
    %assign/vec4 v000001ddfd586d20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ddfd587180_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddfd587fe0, 4;
    %assign/vec4 v000001ddfd586d20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ddfd57f890;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ddfd580ce0;
    %jmp t_0;
    .scope S_000001ddfd580ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd587d60_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ddfd587d60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ddfd587d60_0;
    %ix/getv/s 4, v000001ddfd587d60_0;
    %load/vec4a v000001ddfd587fe0, 4;
    %ix/getv/s 4, v000001ddfd587d60_0;
    %load/vec4a v000001ddfd587fe0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ddfd587d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddfd587d60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ddfd57f890;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ddfd57fed0;
T_7 ;
    %wait E_000001ddfd4f9b60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd5868c0_0, 0, 32;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ddfd587c20_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ddfd5868c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ddfd587c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ddfd5868c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd586960_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001ddfd587c20_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ddfd587c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ddfd5868c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ddfd581320;
T_8 ;
    %wait E_000001ddfd4f9fa0;
    %load/vec4 v000001ddfd58b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ddfd58d620_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ddfd58d620_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ddfd58d6c0_0;
    %load/vec4 v000001ddfd58cc20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ddfd58d6c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ddfd581320;
T_9 ;
    %wait E_000001ddfd4f9fa0;
    %load/vec4 v000001ddfd58b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58cb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ddfd58ba00_0;
    %assign/vec4 v000001ddfd58cb80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ddfd580060;
T_10 ;
    %wait E_000001ddfd4f9aa0;
    %load/vec4 v000001ddfd58dd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58c2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58c4a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ddfd58bbe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ddfd58cfe0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ddfd58d300_0;
    %load/vec4 v000001ddfd58ce00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ddfd58d260_0;
    %load/vec4 v000001ddfd58ce00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ddfd58be60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ddfd58bf00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ddfd58d300_0;
    %load/vec4 v000001ddfd58c220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ddfd58d260_0;
    %load/vec4 v000001ddfd58c220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58c4a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ddfd58d1c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58c4a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ddfd58dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58c2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd58c4a0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ddfd5806a0;
T_11 ;
    %wait E_000001ddfd4f9ce0;
    %load/vec4 v000001ddfd582850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ddfd581e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd581f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5837f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd581950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5827b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd583d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5836b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd583bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd582530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5828f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd581b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd582210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd582d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd581ef0_0, 0;
    %assign/vec4 v000001ddfd583070_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ddfd583c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ddfd5822b0_0;
    %assign/vec4 v000001ddfd583070_0, 0;
    %load/vec4 v000001ddfd582490_0;
    %assign/vec4 v000001ddfd581ef0_0, 0;
    %load/vec4 v000001ddfd582710_0;
    %assign/vec4 v000001ddfd582d50_0, 0;
    %load/vec4 v000001ddfd583250_0;
    %assign/vec4 v000001ddfd582210_0, 0;
    %load/vec4 v000001ddfd583e30_0;
    %assign/vec4 v000001ddfd581b30_0, 0;
    %load/vec4 v000001ddfd5832f0_0;
    %assign/vec4 v000001ddfd5828f0_0, 0;
    %load/vec4 v000001ddfd583570_0;
    %assign/vec4 v000001ddfd582530_0, 0;
    %load/vec4 v000001ddfd582350_0;
    %assign/vec4 v000001ddfd583bb0_0, 0;
    %load/vec4 v000001ddfd5820d0_0;
    %assign/vec4 v000001ddfd5836b0_0, 0;
    %load/vec4 v000001ddfd5834d0_0;
    %assign/vec4 v000001ddfd582df0_0, 0;
    %load/vec4 v000001ddfd581a90_0;
    %assign/vec4 v000001ddfd583d90_0, 0;
    %load/vec4 v000001ddfd5831b0_0;
    %assign/vec4 v000001ddfd5827b0_0, 0;
    %load/vec4 v000001ddfd581bd0_0;
    %assign/vec4 v000001ddfd582f30_0, 0;
    %load/vec4 v000001ddfd5839d0_0;
    %assign/vec4 v000001ddfd581950_0, 0;
    %load/vec4 v000001ddfd582fd0_0;
    %assign/vec4 v000001ddfd582cb0_0, 0;
    %load/vec4 v000001ddfd582030_0;
    %assign/vec4 v000001ddfd5837f0_0, 0;
    %load/vec4 v000001ddfd582670_0;
    %assign/vec4 v000001ddfd582170_0, 0;
    %load/vec4 v000001ddfd5819f0_0;
    %assign/vec4 v000001ddfd581f90_0, 0;
    %load/vec4 v000001ddfd583890_0;
    %assign/vec4 v000001ddfd581e50_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ddfd581e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd581f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5837f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd581950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5827b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd583d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd582df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5836b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd583bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd582530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5828f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd581b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd582210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd582d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd581ef0_0, 0;
    %assign/vec4 v000001ddfd583070_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ddfd580510;
T_12 ;
    %wait E_000001ddfd4fa160;
    %load/vec4 v000001ddfd58d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5845b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5848d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd585730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5846f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd585050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5852d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5850f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd584dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd585230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd585190_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ddfd584bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584510_0, 0;
    %assign/vec4 v000001ddfd584470_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ddfd58b3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ddfd582990_0;
    %assign/vec4 v000001ddfd584470_0, 0;
    %load/vec4 v000001ddfd583390_0;
    %assign/vec4 v000001ddfd584510_0, 0;
    %load/vec4 v000001ddfd585550_0;
    %assign/vec4 v000001ddfd584bf0_0, 0;
    %load/vec4 v000001ddfd584330_0;
    %assign/vec4 v000001ddfd585190_0, 0;
    %load/vec4 v000001ddfd5855f0_0;
    %assign/vec4 v000001ddfd585230_0, 0;
    %load/vec4 v000001ddfd5840b0_0;
    %assign/vec4 v000001ddfd584dd0_0, 0;
    %load/vec4 v000001ddfd582ad0_0;
    %assign/vec4 v000001ddfd584d30_0, 0;
    %load/vec4 v000001ddfd585690_0;
    %assign/vec4 v000001ddfd5850f0_0, 0;
    %load/vec4 v000001ddfd584650_0;
    %assign/vec4 v000001ddfd5852d0_0, 0;
    %load/vec4 v000001ddfd5843d0_0;
    %assign/vec4 v000001ddfd585050_0, 0;
    %load/vec4 v000001ddfd584e70_0;
    %assign/vec4 v000001ddfd584ab0_0, 0;
    %load/vec4 v000001ddfd585370_0;
    %assign/vec4 v000001ddfd584b50_0, 0;
    %load/vec4 v000001ddfd5841f0_0;
    %assign/vec4 v000001ddfd584c90_0, 0;
    %load/vec4 v000001ddfd584150_0;
    %assign/vec4 v000001ddfd584970_0, 0;
    %load/vec4 v000001ddfd584830_0;
    %assign/vec4 v000001ddfd5846f0_0, 0;
    %load/vec4 v000001ddfd584a10_0;
    %assign/vec4 v000001ddfd585730_0, 0;
    %load/vec4 v000001ddfd585410_0;
    %assign/vec4 v000001ddfd5848d0_0, 0;
    %load/vec4 v000001ddfd5854b0_0;
    %assign/vec4 v000001ddfd584790_0, 0;
    %load/vec4 v000001ddfd583a70_0;
    %assign/vec4 v000001ddfd5845b0_0, 0;
    %load/vec4 v000001ddfd583430_0;
    %assign/vec4 v000001ddfd584fb0_0, 0;
    %load/vec4 v000001ddfd584290_0;
    %assign/vec4 v000001ddfd584f10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5845b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5848d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd585730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5846f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd584ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd585050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5852d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5850f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd584dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd585230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd585190_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ddfd584bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd584510_0, 0;
    %assign/vec4 v000001ddfd584470_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ddfd2c8390;
T_13 ;
    %wait E_000001ddfd4f9920;
    %load/vec4 v000001ddfd576e40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ddfd576bc0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ddfd2c8200;
T_14 ;
    %wait E_000001ddfd4fa6a0;
    %load/vec4 v000001ddfd576300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ddfd5770c0_0;
    %pad/u 33;
    %load/vec4 v000001ddfd576ee0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ddfd576ee0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ddfd5763a0_0;
    %load/vec4 v000001ddfd576ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ddfd5770c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ddfd576ee0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ddfd576ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %load/vec4 v000001ddfd5770c0_0;
    %ix/getv 4, v000001ddfd576ee0_0;
    %shiftl 4;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ddfd576ee0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ddfd5763a0_0;
    %load/vec4 v000001ddfd576ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ddfd5770c0_0;
    %load/vec4 v000001ddfd576ee0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ddfd576ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %load/vec4 v000001ddfd5770c0_0;
    %ix/getv 4, v000001ddfd576ee0_0;
    %shiftr 4;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %load/vec4 v000001ddfd5770c0_0;
    %load/vec4 v000001ddfd576ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ddfd5763a0_0, 0;
    %load/vec4 v000001ddfd576ee0_0;
    %load/vec4 v000001ddfd5770c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ddfd576a80_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ddfd2c9aa0;
T_15 ;
    %wait E_000001ddfd4fa420;
    %load/vec4 v000001ddfd574550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ddfd574d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd575310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd574a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5749b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ddfd5756d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd574b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd575950_0, 0;
    %assign/vec4 v000001ddfd574ff0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ddfd496a00_0;
    %assign/vec4 v000001ddfd574ff0_0, 0;
    %load/vec4 v000001ddfd574c30_0;
    %assign/vec4 v000001ddfd575950_0, 0;
    %load/vec4 v000001ddfd5744b0_0;
    %assign/vec4 v000001ddfd574b90_0, 0;
    %load/vec4 v000001ddfd480e80_0;
    %assign/vec4 v000001ddfd5756d0_0, 0;
    %load/vec4 v000001ddfd496d20_0;
    %assign/vec4 v000001ddfd5749b0_0, 0;
    %load/vec4 v000001ddfd47fe40_0;
    %assign/vec4 v000001ddfd574a50_0, 0;
    %load/vec4 v000001ddfd574f50_0;
    %assign/vec4 v000001ddfd575310_0, 0;
    %load/vec4 v000001ddfd575630_0;
    %assign/vec4 v000001ddfd574d70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ddfd5809c0;
T_16 ;
    %wait E_000001ddfd4f9be0;
    %load/vec4 v000001ddfd5a5140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ddfd5a4d80_0;
    %load/vec4 v000001ddfd5a2d00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ddfd5809c0;
T_17 ;
    %wait E_000001ddfd4f9be0;
    %load/vec4 v000001ddfd5a2d00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ddfd5a3f20, 4;
    %assign/vec4 v000001ddfd5a3c00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ddfd5809c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd5a2bc0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ddfd5a2bc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ddfd5a2bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %load/vec4 v000001ddfd5a2bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddfd5a2bc0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddfd5a3f20, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ddfd5809c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddfd5a2bc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ddfd5a2bc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ddfd5a2bc0_0;
    %load/vec4a v000001ddfd5a3f20, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ddfd5a2bc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ddfd5a2bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ddfd5a2bc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ddfd57fd40;
T_20 ;
    %wait E_000001ddfd4f9d20;
    %load/vec4 v000001ddfd5a35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5a3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5a3d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5a49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ddfd5a2e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ddfd5a50a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ddfd5a3ca0_0, 0;
    %assign/vec4 v000001ddfd5a3340_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ddfd5a44c0_0;
    %assign/vec4 v000001ddfd5a3340_0, 0;
    %load/vec4 v000001ddfd5a3b60_0;
    %assign/vec4 v000001ddfd5a3ca0_0, 0;
    %load/vec4 v000001ddfd5a4ba0_0;
    %assign/vec4 v000001ddfd5a2e40_0, 0;
    %load/vec4 v000001ddfd5a33e0_0;
    %assign/vec4 v000001ddfd5a50a0_0, 0;
    %load/vec4 v000001ddfd5a2da0_0;
    %assign/vec4 v000001ddfd5a49c0_0, 0;
    %load/vec4 v000001ddfd5a41a0_0;
    %assign/vec4 v000001ddfd5a3480_0, 0;
    %load/vec4 v000001ddfd5a3520_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ddfd5a3d40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ddfd3cd800;
T_21 ;
    %wait E_000001ddfd4fa720;
    %load/vec4 v000001ddfd5aeb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ddfd5aeec0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ddfd5aeec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ddfd5aeec0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ddfd2d9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddfd5ae2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddfd5aeba0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ddfd2d9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ddfd5ae2e0_0;
    %inv;
    %assign/vec4 v000001ddfd5ae2e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ddfd2d9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddfd5aeba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddfd5aeba0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ddfd5ad0c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
