#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Oct  7 17:44:32 2019
# Process ID: 7359
# Current directory: /home/hantaoz3/cs233git/FPGALab2
# Command line: vivado .
# Log file: /home/hantaoz3/cs233git/FPGALab2/vivado.log
# Journal file: /home/hantaoz3/cs233git/FPGALab2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5882.078 ; gain = 116.680 ; free physical = 4872 ; free virtual = 12866
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:2]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Mon Oct  7 18:10:16 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Oct  7 18:11:14 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/impl_1/runme.log
reset_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/imports/src/FPGALab1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library work [/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v:1]
[Mon Oct  7 18:22:15 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.runs/synth_1/runme.log
