# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "mopshub_board_v2_mopshub_top_board_16_0_0_synth_1" START { ROLLUP_AUTO }
set_msg_config -id {HDL-1065} -limit 10000
set_param project.vivado.isBlockSynthRun true
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7a200tfbg484-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.cache/wt [current_project]
set_property parent.project_path /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib {
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Accumulator.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Add_PID.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/CLK_Counter.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_FSM.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_Sys.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Diff.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Ftrim_En.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi_i.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Output_Scaling.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/PID_Regler.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Phasenfehler_Reg.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/accmaskreg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/biterrordetect2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/bitstream_shift_register.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittime2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittiming2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi_data.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_elink.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/bus_rec_sm_fsm.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/can2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_0_7_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_top_16bus_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/counter2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/counter_trigger.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_transmitter.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/dec16_1_16bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/dec1_1_32bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/dec_8b10b_mopshub.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/decapsulation2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_16bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/demux1_16_1bit.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/destuffing2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/edgepuffer2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_dec8b10b_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_out_enc8b10b_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_receiver_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_transmitter_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/enc_8b10b_mopshub.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/encapsulation2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/equal_id2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/erbcount2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fastshift2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/faultfsm2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fce2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_async.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_core_wrapper_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_mem.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_rptr_empty.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_r2w.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_w2r.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_wptr_full.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fsm_register2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/generalregister2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptregister2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptunit2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/iocpuavalon2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ip_output_diff_clk_wrapper.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ip_xadc_wrapper.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc_fsm2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/mac2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/macfsm2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/meslencompare2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_16bus_struct.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/multiplexeravalon2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_16bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux16_1_1bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux8_1_8bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux8_Nbit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/node_rec_mux_16_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/node_tra_demux_16_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescale2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescalereg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_cell2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_top2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/read_mux2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/ready_counter.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rec2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/rec_elink_buf.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recarbitreg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmescontrolreg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmeslen2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recregister2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/reset_mac2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/resetgen2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_cell2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_top2.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_combined_struct.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_reg.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_reg_tmr.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/smpldbit_reg2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_control_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_interface_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_master.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/stuffing2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/sum2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_cell2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_top2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tec2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/timecount2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/timeout_rst_watchdog.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/top_led_enable_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/top_led_for_synth_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/tra_elink_buf.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmesconreg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmitreg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tseg_reg2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_cell2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_top2.v
  /home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/write_demux2.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_board_16bus_struct.v
}
read_ip -quiet /home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xci
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_v2/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc]

read_ip -quiet /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.srcs/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0.xci
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_ooc.xdc]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
OPTRACE "Configure IP Cache" START { }

set cached_ip [config_ip_cache -export -no_bom  -dir /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1 -new_name mopshub_board_v2_mopshub_top_board_16_0_0 -ip [get_ips mopshub_board_v2_mopshub_top_board_16_0_0]]

OPTRACE "Configure IP Cache" END { }
if { $cached_ip eq {} } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top mopshub_board_v2_mopshub_top_board_16_0_0 -part xc7a200tfbg484-2 -mode out_of_context
OPTRACE "synth_design" END { }
OPTRACE "Write IP Cache" START { }

#---------------------------------------------------------
# Generate Checkpoint/Stub/Simulation Files For IP Cache
#---------------------------------------------------------
# disable binary constraint mode for IPCache checkpoints
set_param constraints.enableBinaryConstraints false

catch {
 write_checkpoint -force -noxdef -rename_prefix mopshub_board_v2_mopshub_top_board_16_0_0_ mopshub_board_v2_mopshub_top_board_16_0_0.dcp

 set ipCachedFiles {}
 write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v2_mopshub_top_board_16_0_0_stub.v
 lappend ipCachedFiles mopshub_board_v2_mopshub_top_board_16_0_0_stub.v

 write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl
 lappend ipCachedFiles mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl

 write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.v
 lappend ipCachedFiles mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.v

 write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.vhdl
 lappend ipCachedFiles mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.vhdl
 set TIME_taken [expr [clock seconds] - $TIME_start]

 if { [get_msg_config -count -severity {CRITICAL WARNING}] == 0 } {
  config_ip_cache -add -dcp mopshub_board_v2_mopshub_top_board_16_0_0.dcp -move_files $ipCachedFiles -use_project_ipc  -synth_runtime $TIME_taken  -ip [get_ips mopshub_board_v2_mopshub_top_board_16_0_0]
 }
OPTRACE "Write IP Cache" END { }
}
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}

rename_ref -prefix_all mopshub_board_v2_mopshub_top_board_16_0_0_

OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef mopshub_board_v2_mopshub_top_board_16_0_0.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "mopshub_board_v2_mopshub_top_board_16_0_0_synth_1_synth_report_utilization_0" "report_utilization -file mopshub_board_v2_mopshub_top_board_16_0_0_utilization_synth.rpt -pb mopshub_board_v2_mopshub_top_board_16_0_0_utilization_synth.pb"
OPTRACE "synth reports" END { }

if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  write_verilog -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_verilog -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}


} else {


if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.v /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.runs/mopshub_board_v2_mopshub_top_board_16_0_0_synth_1/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

}; # end if cached_ip 

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.ip_user_files/ip/mopshub_board_v2_mopshub_top_board_16_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.ip_user_files/ip/mopshub_board_v2_mopshub_top_board_16_0_0
  }
}

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.ip_user_files/ip/mopshub_board_v2_mopshub_top_board_16_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.gen/sources_1/bd/mopshub_board_v2/ip/mopshub_board_v2_mopshub_top_board_16_0_0/mopshub_board_v2_mopshub_top_board_16_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v2/mopshub_board_v2/mopshub_board_v2.ip_user_files/ip/mopshub_board_v2_mopshub_top_board_16_0_0
  }
}
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "mopshub_board_v2_mopshub_top_board_16_0_0_synth_1" END { }
