
EugenioProyect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102b8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08010450  08010450  00011450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010978  08010978  000120e8  2**0
                  CONTENTS
  4 .ARM          00000008  08010978  08010978  00011978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010980  08010980  000120e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010980  08010980  00011980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010984  08010984  00011984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  08010988  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025bc  200000e8  08010a70  000120e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200026a4  08010a70  000126a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000120e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d54  00000000  00000000  00012118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000061d3  00000000  00000000  00034e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  0003b040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012a0  00000000  00000000  0003c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db9c  00000000  00000000  0003db68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029621  00000000  00000000  0005b704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092451  00000000  00000000  00084d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117176  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000653c  00000000  00000000  001171bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0011d6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000e8 	.word	0x200000e8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08010438 	.word	0x08010438

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000ec 	.word	0x200000ec
 80001d4:	08010438 	.word	0x08010438

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	603a      	str	r2, [r7, #0]
 800050e:	80fb      	strh	r3, [r7, #6]
 8000510:	460b      	mov	r3, r1
 8000512:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000514:	2300      	movs	r3, #0
 8000516:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8000518:	2200      	movs	r2, #0
 800051a:	6839      	ldr	r1, [r7, #0]
 800051c:	481c      	ldr	r0, [pc, #112]	@ (8000590 <AUDIO_OUT_Init+0x8c>)
 800051e:	f000 f90f 	bl	8000740 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8000522:	4b1b      	ldr	r3, [pc, #108]	@ (8000590 <AUDIO_OUT_Init+0x8c>)
 8000524:	4a1b      	ldr	r2, [pc, #108]	@ (8000594 <AUDIO_OUT_Init+0x90>)
 8000526:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000528:	4819      	ldr	r0, [pc, #100]	@ (8000590 <AUDIO_OUT_Init+0x8c>)
 800052a:	f006 f83d 	bl	80065a8 <HAL_I2S_GetState>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d103      	bne.n	800053c <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8000534:	2100      	movs	r1, #0
 8000536:	4816      	ldr	r0, [pc, #88]	@ (8000590 <AUDIO_OUT_Init+0x8c>)
 8000538:	f000 f960 	bl	80007fc <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800053c:	6838      	ldr	r0, [r7, #0]
 800053e:	f000 fa25 	bl	800098c <I2S3_Init>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8000548:	2301      	movs	r3, #1
 800054a:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 800054c:	7bfb      	ldrb	r3, [r7, #15]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d10e      	bne.n	8000570 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8000552:	4b11      	ldr	r3, [pc, #68]	@ (8000598 <AUDIO_OUT_Init+0x94>)
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	2094      	movs	r0, #148	@ 0x94
 8000558:	4798      	blx	r3
 800055a:	4603      	mov	r3, r0
 800055c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8000560:	2be0      	cmp	r3, #224	@ 0xe0
 8000562:	d103      	bne.n	800056c <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8000564:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <AUDIO_OUT_Init+0x98>)
 8000566:	4a0c      	ldr	r2, [pc, #48]	@ (8000598 <AUDIO_OUT_Init+0x94>)
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	e001      	b.n	8000570 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800056c:	2301      	movs	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d107      	bne.n	8000586 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8000576:	4b09      	ldr	r3, [pc, #36]	@ (800059c <AUDIO_OUT_Init+0x98>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	681c      	ldr	r4, [r3, #0]
 800057c:	797a      	ldrb	r2, [r7, #5]
 800057e:	88f9      	ldrh	r1, [r7, #6]
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	2094      	movs	r0, #148	@ 0x94
 8000584:	47a0      	blx	r4
  }
  
  return ret;
 8000586:	7bfb      	ldrb	r3, [r7, #15]
}
 8000588:	4618      	mov	r0, r3
 800058a:	3714      	adds	r7, #20
 800058c:	46bd      	mov	sp, r7
 800058e:	bd90      	pop	{r4, r7, pc}
 8000590:	20000108 	.word	0x20000108
 8000594:	40003c00 	.word	0x40003c00
 8000598:	20000004 	.word	0x20000004
 800059c:	20000104 	.word	0x20000104

080005a0 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 80005aa:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <AUDIO_OUT_Play+0x4c>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	683a      	ldr	r2, [r7, #0]
 80005b2:	b292      	uxth	r2, r2
 80005b4:	6879      	ldr	r1, [r7, #4]
 80005b6:	2094      	movs	r0, #148	@ 0x94
 80005b8:	4798      	blx	r3
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80005c0:	2301      	movs	r3, #1
 80005c2:	e00f      	b.n	80005e4 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80005ca:	d203      	bcs.n	80005d4 <AUDIO_OUT_Play+0x34>
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	085b      	lsrs	r3, r3, #1
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	e001      	b.n	80005d8 <AUDIO_OUT_Play+0x38>
 80005d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005d8:	461a      	mov	r2, r3
 80005da:	6879      	ldr	r1, [r7, #4]
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <AUDIO_OUT_Play+0x50>)
 80005de:	f005 fc61 	bl	8005ea4 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005e2:	2300      	movs	r3, #0
  }
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000104 	.word	0x20000104
 80005f0:	20000108 	.word	0x20000108

080005f4 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80005f8:	4b07      	ldr	r3, [pc, #28]	@ (8000618 <AUDIO_OUT_Pause+0x24>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	691b      	ldr	r3, [r3, #16]
 80005fe:	2094      	movs	r0, #148	@ 0x94
 8000600:	4798      	blx	r3
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8000608:	2301      	movs	r3, #1
 800060a:	e003      	b.n	8000614 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 800060c:	4803      	ldr	r0, [pc, #12]	@ (800061c <AUDIO_OUT_Pause+0x28>)
 800060e:	f005 fcf1 	bl	8005ff4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000612:	2300      	movs	r3, #0
  }
}
 8000614:	4618      	mov	r0, r3
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000104 	.word	0x20000104
 800061c:	20000108 	.word	0x20000108

08000620 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8000624:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <AUDIO_OUT_Resume+0x24>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	2094      	movs	r0, #148	@ 0x94
 800062c:	4798      	blx	r3
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8000634:	2301      	movs	r3, #1
 8000636:	e003      	b.n	8000640 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000638:	4803      	ldr	r0, [pc, #12]	@ (8000648 <AUDIO_OUT_Resume+0x28>)
 800063a:	f005 fd3d 	bl	80060b8 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800063e:	2300      	movs	r3, #0
  }
}
 8000640:	4618      	mov	r0, r3
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000104 	.word	0x20000104
 8000648:	20000108 	.word	0x20000108

0800064c <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8000654:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <AUDIO_OUT_Stop+0x44>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	2094      	movs	r0, #148	@ 0x94
 800065e:	4798      	blx	r3
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <AUDIO_OUT_Stop+0x1e>
  {
    return AUDIO_ERROR;
 8000666:	2301      	movs	r3, #1
 8000668:	e00e      	b.n	8000688 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d107      	bne.n	8000680 <AUDIO_OUT_Stop+0x34>
    { 
      /* Wait at least 1ms */
      HAL_Delay(2);
 8000670:	2002      	movs	r0, #2
 8000672:	f001 fe9f 	bl	80023b4 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2110      	movs	r1, #16
 800067a:	4806      	ldr	r0, [pc, #24]	@ (8000694 <AUDIO_OUT_Stop+0x48>)
 800067c:	f002 fe98 	bl	80033b0 <HAL_GPIO_WritePin>
    }
    
    /* Call DMA Stop to disable DMA stream before stopping codec */
    HAL_I2S_DMAStop(&hAudioOutI2s);
 8000680:	4805      	ldr	r0, [pc, #20]	@ (8000698 <AUDIO_OUT_Stop+0x4c>)
 8000682:	f005 fdad 	bl	80061e0 <HAL_I2S_DMAStop>

    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000686:	2300      	movs	r3, #0
  }
}
 8000688:	4618      	mov	r0, r3
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000104 	.word	0x20000104
 8000694:	40020c00 	.word	0x40020c00
 8000698:	20000108 	.word	0x20000108

0800069c <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 80006a6:	4b08      	ldr	r3, [pc, #32]	@ (80006c8 <AUDIO_OUT_SetVolume+0x2c>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	6a1b      	ldr	r3, [r3, #32]
 80006ac:	79fa      	ldrb	r2, [r7, #7]
 80006ae:	4611      	mov	r1, r2
 80006b0:	2094      	movs	r0, #148	@ 0x94
 80006b2:	4798      	blx	r3
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e000      	b.n	80006c0 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006be:	2300      	movs	r3, #0
  }
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	20000104 	.word	0x20000104

080006cc <AUDIO_OUT_SetMute>:
  * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
  *         unmute the codec and restore previous volume level.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetMute(uint32_t Cmd)
{ 
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Call the Codec Mute function */
  if(pAudioDrv->SetMute(AUDIO_I2C_ADDRESS, AUDIO_MUTE_ON) != 0)
 80006d4:	4b07      	ldr	r3, [pc, #28]	@ (80006f4 <AUDIO_OUT_SetMute+0x28>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006da:	2101      	movs	r1, #1
 80006dc:	2094      	movs	r0, #148	@ 0x94
 80006de:	4798      	blx	r3
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <AUDIO_OUT_SetMute+0x1e>
  {
    return AUDIO_ERROR;
 80006e6:	2301      	movs	r3, #1
 80006e8:	e000      	b.n	80006ec <AUDIO_OUT_SetMute+0x20>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006ea:	2300      	movs	r3, #0
  }
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000104 	.word	0x20000104

080006f8 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a04      	ldr	r2, [pc, #16]	@ (8000718 <HAL_I2S_TxCpltCallback+0x20>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d101      	bne.n	800070e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800070a:	f001 fd8f 	bl	800222c <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40003c00 	.word	0x40003c00

0800071c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a04      	ldr	r2, [pc, #16]	@ (800073c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d101      	bne.n	8000732 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 800072e:	f001 fd91 	bl	8002254 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40003c00 	.word	0x40003c00

08000740 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8000740:	b580      	push	{r7, lr}
 8000742:	b08c      	sub	sp, #48	@ 0x30
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800074c:	2300      	movs	r3, #0
 800074e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000752:	23ff      	movs	r3, #255	@ 0xff
 8000754:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  
  for(index = 0; index < 8; index++)
 8000758:	2300      	movs	r3, #0
 800075a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800075e:	e010      	b.n	8000782 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8000760:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000764:	4a22      	ldr	r2, [pc, #136]	@ (80007f0 <AUDIO_OUT_ClockConfig+0xb0>)
 8000766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	429a      	cmp	r2, r3
 800076e:	d103      	bne.n	8000778 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8000770:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000774:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  for(index = 0; index < 8; index++)
 8000778:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800077c:	3301      	adds	r3, #1
 800077e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000786:	2b07      	cmp	r3, #7
 8000788:	d9ea      	bls.n	8000760 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	4618      	mov	r0, r3
 8000790:	f007 f85c 	bl	800784c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000794:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000798:	f003 0307 	and.w	r3, r3, #7
 800079c:	2b00      	cmp	r3, #0
 800079e:	d115      	bne.n	80007cc <AUDIO_OUT_ClockConfig+0x8c>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007a0:	2301      	movs	r3, #1
 80007a2:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 80007a4:	2308      	movs	r3, #8
 80007a6:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80007a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80007ac:	4a11      	ldr	r2, [pc, #68]	@ (80007f4 <AUDIO_OUT_ClockConfig+0xb4>)
 80007ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007b2:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80007b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80007b8:	4a0f      	ldr	r2, [pc, #60]	@ (80007f8 <AUDIO_OUT_ClockConfig+0xb8>)
 80007ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007be:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4618      	mov	r0, r3
 80007c6:	f006 ff51 	bl	800766c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 80007ca:	e00d      	b.n	80007e8 <AUDIO_OUT_ClockConfig+0xa8>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007cc:	2301      	movs	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 80007d0:	2308      	movs	r3, #8
 80007d2:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80007d4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80007d8:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80007da:	2303      	movs	r3, #3
 80007dc:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	4618      	mov	r0, r3
 80007e4:	f006 ff42 	bl	800766c <HAL_RCCEx_PeriphCLKConfig>
}
 80007e8:	bf00      	nop
 80007ea:	3730      	adds	r7, #48	@ 0x30
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	080104a4 	.word	0x080104a4
 80007f4:	080104c4 	.word	0x080104c4
 80007f8:	080104e4 	.word	0x080104e4

080007fc <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08c      	sub	sp, #48	@ 0x30
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
 800080a:	4b56      	ldr	r3, [pc, #344]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080e:	4a55      	ldr	r2, [pc, #340]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000810:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000814:	6413      	str	r3, [r2, #64]	@ 0x40
 8000816:	4b53      	ldr	r3, [pc, #332]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800081e:	61bb      	str	r3, [r7, #24]
 8000820:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	4b4f      	ldr	r3, [pc, #316]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a4e      	ldr	r2, [pc, #312]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b4c      	ldr	r3, [pc, #304]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	4b48      	ldr	r3, [pc, #288]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a47      	ldr	r2, [pc, #284]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b45      	ldr	r3, [pc, #276]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800085a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800085e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000860:	2302      	movs	r3, #2
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8000868:	2302      	movs	r3, #2
 800086a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 800086c:	2306      	movs	r3, #6
 800086e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8000870:	f107 031c 	add.w	r3, r7, #28
 8000874:	4619      	mov	r1, r3
 8000876:	483c      	ldr	r0, [pc, #240]	@ (8000968 <AUDIO_OUT_MspInit+0x16c>)
 8000878:	f002 fb32 	bl	8002ee0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 800087c:	2310      	movs	r3, #16
 800087e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4839      	ldr	r0, [pc, #228]	@ (800096c <AUDIO_OUT_MspInit+0x170>)
 8000888:	f002 fb2a 	bl	8002ee0 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	4b34      	ldr	r3, [pc, #208]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000894:	4a33      	ldr	r2, [pc, #204]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	6313      	str	r3, [r2, #48]	@ 0x30
 800089c:	4b31      	ldr	r3, [pc, #196]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 800089e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a0:	f003 0304 	and.w	r3, r3, #4
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80008a8:	2380      	movs	r3, #128	@ 0x80
 80008aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	482d      	ldr	r0, [pc, #180]	@ (8000968 <AUDIO_OUT_MspInit+0x16c>)
 80008b4:	f002 fb14 	bl	8002ee0 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80008b8:	2300      	movs	r3, #0
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	4b29      	ldr	r3, [pc, #164]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c0:	4a28      	ldr	r2, [pc, #160]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 80008c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c8:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <AUDIO_OUT_MspInit+0x168>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a25      	ldr	r2, [pc, #148]	@ (8000970 <AUDIO_OUT_MspInit+0x174>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d136      	bne.n	800094c <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80008de:	4b25      	ldr	r3, [pc, #148]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80008e4:	4b23      	ldr	r3, [pc, #140]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 80008e6:	2240      	movs	r2, #64	@ 0x40
 80008e8:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80008ea:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80008f0:	4b20      	ldr	r3, [pc, #128]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 80008f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008f6:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80008f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 80008fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008fe:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8000900:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000902:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000906:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000910:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000914:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8000916:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000918:	2204      	movs	r2, #4
 800091a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800091c:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 800091e:	2203      	movs	r2, #3
 8000920:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000922:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000924:	2200      	movs	r2, #0
 8000926:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000928:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 800092a:	2200      	movs	r2, #0
 800092c:	631a      	str	r2, [r3, #48]	@ 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 800092e:	4b11      	ldr	r3, [pc, #68]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000930:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <AUDIO_OUT_MspInit+0x17c>)
 8000932:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4a0f      	ldr	r2, [pc, #60]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000938:	639a      	str	r2, [r3, #56]	@ 0x38
 800093a:	4a0e      	ldr	r2, [pc, #56]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000942:	f001 ff1b 	bl	800277c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8000946:	480b      	ldr	r0, [pc, #44]	@ (8000974 <AUDIO_OUT_MspInit+0x178>)
 8000948:	f001 fe6a 	bl	8002620 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	210e      	movs	r1, #14
 8000950:	202f      	movs	r0, #47	@ 0x2f
 8000952:	f001 fe2e 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 8000956:	202f      	movs	r0, #47	@ 0x2f
 8000958:	f001 fe47 	bl	80025ea <HAL_NVIC_EnableIRQ>
}
 800095c:	bf00      	nop
 800095e:	3730      	adds	r7, #48	@ 0x30
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	40020800 	.word	0x40020800
 800096c:	40020000 	.word	0x40020000
 8000970:	40003c00 	.word	0x40003c00
 8000974:	20000150 	.word	0x20000150
 8000978:	400260b8 	.word	0x400260b8

0800097c <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
	...

0800098c <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <I2S3_Init+0x68>)
 8000996:	4a18      	ldr	r2, [pc, #96]	@ (80009f8 <I2S3_Init+0x6c>)
 8000998:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <I2S3_Init+0x68>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	69da      	ldr	r2, [r3, #28]
 80009a0:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <I2S3_Init+0x68>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80009a8:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80009aa:	4a12      	ldr	r2, [pc, #72]	@ (80009f4 <I2S3_Init+0x68>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80009b0:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <I2S3_Init+0x68>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <I2S3_Init+0x68>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	@ (80009f4 <I2S3_Init+0x68>)
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <I2S3_Init+0x68>)
 80009c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c8:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80009ca:	4b0a      	ldr	r3, [pc, #40]	@ (80009f4 <I2S3_Init+0x68>)
 80009cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009d0:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 80009d2:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <I2S3_Init+0x68>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80009d8:	4806      	ldr	r0, [pc, #24]	@ (80009f4 <I2S3_Init+0x68>)
 80009da:	f005 f923 	bl	8005c24 <HAL_I2S_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e000      	b.n	80009ea <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80009e8:	2300      	movs	r3, #0
  }
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000108 	.word	0x20000108
 80009f8:	40003c00 	.word	0x40003c00

080009fc <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <HAL_I2S_ErrorCallback+0x20>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 8000a0e:	f7ff ffb5 	bl	800097c <AUDIO_OUT_Error_CallBack>
  }
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40003c00 	.word	0x40003c00

08000a20 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000a24:	4814      	ldr	r0, [pc, #80]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a26:	f004 fd93 	bl	8005550 <HAL_I2C_GetState>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d121      	bne.n	8000a74 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	@ (8000a7c <I2Cx_Init+0x5c>)
 8000a34:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a38:	2243      	movs	r2, #67	@ 0x43
 8000a3a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a3e:	4a10      	ldr	r2, [pc, #64]	@ (8000a80 <I2Cx_Init+0x60>)
 8000a40:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a42:	4b0d      	ldr	r3, [pc, #52]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a48:	4b0b      	ldr	r3, [pc, #44]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a4e:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8000a50:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a62:	4b05      	ldr	r3, [pc, #20]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000a68:	4803      	ldr	r0, [pc, #12]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a6a:	f000 f86b 	bl	8000b44 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000a6e:	4802      	ldr	r0, [pc, #8]	@ (8000a78 <I2Cx_Init+0x58>)
 8000a70:	f004 f8da 	bl	8004c28 <HAL_I2C_Init>
  }
}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	200001b0 	.word	0x200001b0
 8000a7c:	40005400 	.word	0x40005400
 8000a80:	000186a0 	.word	0x000186a0

08000a84 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af04      	add	r7, sp, #16
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	80fb      	strh	r3, [r7, #6]
 8000a8e:	460b      	mov	r3, r1
 8000a90:	717b      	strb	r3, [r7, #5]
 8000a92:	4613      	mov	r3, r2
 8000a94:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000a9a:	797b      	ldrb	r3, [r7, #5]
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <I2Cx_WriteData+0x48>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	88f9      	ldrh	r1, [r7, #6]
 8000aa4:	9302      	str	r3, [sp, #8]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	9301      	str	r3, [sp, #4]
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2301      	movs	r3, #1
 8000ab0:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <I2Cx_WriteData+0x4c>)
 8000ab2:	f004 fa2d 	bl	8004f10 <HAL_I2C_Mem_Write>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000aba:	7bfb      	ldrb	r3, [r7, #15]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000ac0:	f000 f834 	bl	8000b2c <I2Cx_Error>
  }
}
 8000ac4:	bf00      	nop
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	200001b0 	.word	0x200001b0

08000ad4 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	4603      	mov	r3, r0
 8000adc:	460a      	mov	r2, r1
 8000ade:	80fb      	strh	r3, [r7, #6]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000aec:	797b      	ldrb	r3, [r7, #5]
 8000aee:	b29a      	uxth	r2, r3
 8000af0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <I2Cx_ReadData+0x50>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	88f9      	ldrh	r1, [r7, #6]
 8000af6:	9302      	str	r3, [sp, #8]
 8000af8:	2301      	movs	r3, #1
 8000afa:	9301      	str	r3, [sp, #4]
 8000afc:	f107 030e 	add.w	r3, r7, #14
 8000b00:	9300      	str	r3, [sp, #0]
 8000b02:	2301      	movs	r3, #1
 8000b04:	4808      	ldr	r0, [pc, #32]	@ (8000b28 <I2Cx_ReadData+0x54>)
 8000b06:	f004 fafd 	bl	8005104 <HAL_I2C_Mem_Read>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b14:	f000 f80a 	bl	8000b2c <I2Cx_Error>
  }
  return value;
 8000b18:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200001b0 	.word	0x200001b0

08000b2c <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000b30:	4803      	ldr	r0, [pc, #12]	@ (8000b40 <I2Cx_Error+0x14>)
 8000b32:	f004 f9bd 	bl	8004eb0 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000b36:	f7ff ff73 	bl	8000a20 <I2Cx_Init>
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	200001b0 	.word	0x200001b0

08000b44 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	@ 0x28
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	4b25      	ldr	r3, [pc, #148]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	4a24      	ldr	r2, [pc, #144]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b5c:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	4a1d      	ldr	r2, [pc, #116]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b72:	f043 0302 	orr.w	r3, r3, #2
 8000b76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b78:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7c:	f003 0302 	and.w	r3, r3, #2
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000b84:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000b88:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000b8a:	2312      	movs	r3, #18
 8000b8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000b92:	2302      	movs	r3, #2
 8000b94:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000b96:	2304      	movs	r3, #4
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000b9a:	f107 0314 	add.w	r3, r7, #20
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4812      	ldr	r0, [pc, #72]	@ (8000bec <I2Cx_MspInit+0xa8>)
 8000ba2:	f002 f99d 	bl	8002ee0 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000ba6:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	4a0f      	ldr	r2, [pc, #60]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000bac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bb0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000bb4:	6a1b      	ldr	r3, [r3, #32]
 8000bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8000be8 <I2Cx_MspInit+0xa4>)
 8000bb8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000bbc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	210f      	movs	r1, #15
 8000bc2:	201f      	movs	r0, #31
 8000bc4:	f001 fcf5 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000bc8:	201f      	movs	r0, #31
 8000bca:	f001 fd0e 	bl	80025ea <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	210f      	movs	r1, #15
 8000bd2:	2020      	movs	r0, #32
 8000bd4:	f001 fced 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000bd8:	2020      	movs	r0, #32
 8000bda:	f001 fd06 	bl	80025ea <HAL_NVIC_EnableIRQ>
}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020400 	.word	0x40020400

08000bf0 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	603b      	str	r3, [r7, #0]
 8000bfa:	4b17      	ldr	r3, [pc, #92]	@ (8000c58 <AUDIO_IO_Init+0x68>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a16      	ldr	r2, [pc, #88]	@ (8000c58 <AUDIO_IO_Init+0x68>)
 8000c00:	f043 0308 	orr.w	r3, r3, #8
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <AUDIO_IO_Init+0x68>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0308 	and.w	r3, r3, #8
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000c12:	2310      	movs	r3, #16
 8000c14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	2301      	movs	r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	4619      	mov	r1, r3
 8000c26:	480d      	ldr	r0, [pc, #52]	@ (8000c5c <AUDIO_IO_Init+0x6c>)
 8000c28:	f002 f95a 	bl	8002ee0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000c2c:	f7ff fef8 	bl	8000a20 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000c30:	2200      	movs	r2, #0
 8000c32:	2110      	movs	r1, #16
 8000c34:	4809      	ldr	r0, [pc, #36]	@ (8000c5c <AUDIO_IO_Init+0x6c>)
 8000c36:	f002 fbbb 	bl	80033b0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c3a:	2005      	movs	r0, #5
 8000c3c:	f001 fbba 	bl	80023b4 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c40:	2201      	movs	r2, #1
 8000c42:	2110      	movs	r1, #16
 8000c44:	4805      	ldr	r0, [pc, #20]	@ (8000c5c <AUDIO_IO_Init+0x6c>)
 8000c46:	f002 fbb3 	bl	80033b0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c4a:	2005      	movs	r0, #5
 8000c4c:	f001 fbb2 	bl	80023b4 <HAL_Delay>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40020c00 	.word	0x40020c00

08000c60 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4603      	mov	r3, r0
 8000c76:	71fb      	strb	r3, [r7, #7]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	71bb      	strb	r3, [r7, #6]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	797a      	ldrb	r2, [r7, #5]
 8000c86:	79b9      	ldrb	r1, [r7, #6]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fefb 	bl	8000a84 <I2Cx_WriteData>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b082      	sub	sp, #8
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	460a      	mov	r2, r1
 8000ca0:	71fb      	strb	r3, [r7, #7]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	79ba      	ldrb	r2, [r7, #6]
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff10 	bl	8000ad4 <I2Cx_ReadData>
 8000cb4:	4603      	mov	r3, r0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <AUDIO_StorageParse>:

USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b0d6      	sub	sp, #344	@ 0x158
 8000cc4:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
  FILINFO fno;
  DIR dir;
  char *fn;


  res = f_opendir(&dir, USBHPath);
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	4946      	ldr	r1, [pc, #280]	@ (8000de8 <AUDIO_StorageParse+0x128>)
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f00e fcfd 	bl	800f6d0 <f_opendir>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
  FileList.ptr = 0;
 8000cdc:	4b43      	ldr	r3, [pc, #268]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f8a3 23d8 	strh.w	r2, [r3, #984]	@ 0x3d8

  if(res == FR_OK)
 8000ce4:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d16c      	bne.n	8000dc6 <AUDIO_StorageParse+0x106>
  {
    while(Appli_state == APPLICATION_READY)
 8000cec:	e067      	b.n	8000dbe <AUDIO_StorageParse+0xfe>
    {
      res = f_readdir(&dir, &fno);
 8000cee:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	4611      	mov	r1, r2
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f00e fd83 	bl	800f802 <f_readdir>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
      if(res != FR_OK || fno.fname[0] == 0)
 8000d02:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d15d      	bne.n	8000dc6 <AUDIO_StorageParse+0x106>
 8000d0a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000d0e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000d12:	7d9b      	ldrb	r3, [r3, #22]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d056      	beq.n	8000dc6 <AUDIO_StorageParse+0x106>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000d18:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000d1c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000d20:	7d9b      	ldrb	r3, [r3, #22]
 8000d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d24:	d04a      	beq.n	8000dbc <AUDIO_StorageParse+0xfc>
      {
        continue;
      }

      fn = fno.fname;
 8000d26:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d2a:	3316      	adds	r3, #22
 8000d2c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000d30:	4b2e      	ldr	r3, [pc, #184]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000d32:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 8000d36:	2b17      	cmp	r3, #23
 8000d38:	d841      	bhi.n	8000dbe <AUDIO_StorageParse+0xfe>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000d3a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000d3e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000d42:	7a1b      	ldrb	r3, [r3, #8]
 8000d44:	f003 0310 	and.w	r3, r3, #16
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d138      	bne.n	8000dbe <AUDIO_StorageParse+0xfe>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000d4c:	4928      	ldr	r1, [pc, #160]	@ (8000df0 <AUDIO_StorageParse+0x130>)
 8000d4e:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8000d52:	f00f fac6 	bl	80102e2 <strstr>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d107      	bne.n	8000d6c <AUDIO_StorageParse+0xac>
 8000d5c:	4925      	ldr	r1, [pc, #148]	@ (8000df4 <AUDIO_StorageParse+0x134>)
 8000d5e:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8000d62:	f00f fabe 	bl	80102e2 <strstr>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d028      	beq.n	8000dbe <AUDIO_StorageParse+0xfe>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000d6e:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 8000d72:	461a      	mov	r2, r3
 8000d74:	4613      	mov	r3, r2
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	4413      	add	r3, r2
 8000d7a:	00db      	lsls	r3, r3, #3
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000d80:	4413      	add	r3, r2
 8000d82:	3301      	adds	r3, #1
 8000d84:	2228      	movs	r2, #40	@ 0x28
 8000d86:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f00f fa96 	bl	80102bc <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000d92:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 8000d96:	461a      	mov	r2, r3
 8000d98:	4914      	ldr	r1, [pc, #80]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4413      	add	r3, r2
 8000da4:	440b      	add	r3, r1
 8000da6:	2201      	movs	r2, #1
 8000da8:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000dac:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	@ 0x3d8
 8000db0:	3301      	adds	r3, #1
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b0d      	ldr	r3, [pc, #52]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000db6:	f8a3 23d8 	strh.w	r2, [r3, #984]	@ 0x3d8
 8000dba:	e000      	b.n	8000dbe <AUDIO_StorageParse+0xfe>
        continue;
 8000dbc:	bf00      	nop
    while(Appli_state == APPLICATION_READY)
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <AUDIO_StorageParse+0x138>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d093      	beq.n	8000cee <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000dc6:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <AUDIO_StorageParse+0x12c>)
 8000dc8:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	@ 0x3d8
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <AUDIO_StorageParse+0x13c>)
 8000dce:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f00e fcef 	bl	800f7b6 <f_closedir>
  return res;
 8000dd8:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20001a10 	.word	0x20001a10
 8000dec:	200013d0 	.word	0x200013d0
 8000df0:	08010450 	.word	0x08010450
 8000df4:	08010454 	.word	0x08010454
 8000df8:	20002254 	.word	0x20002254
 8000dfc:	20000206 	.word	0x20000206

08000e00 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK) return NumObs;
 8000e04:	f7ff ff5c 	bl	8000cc0 <AUDIO_StorageParse>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <AUDIO_GetWavObjectNumber+0x14>
 8000e0e:	4b03      	ldr	r3, [pc, #12]	@ (8000e1c <AUDIO_GetWavObjectNumber+0x1c>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	e000      	b.n	8000e16 <AUDIO_GetWavObjectNumber+0x16>
	else
	{
		while (1);
 8000e14:	e7fe      	b.n	8000e14 <AUDIO_GetWavObjectNumber+0x14>
	}
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000206 	.word	0x20000206

08000e20 <Mount_USB>:

void Mount_USB (void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000e24:	2201      	movs	r2, #1
 8000e26:	4905      	ldr	r1, [pc, #20]	@ (8000e3c <Mount_USB+0x1c>)
 8000e28:	4805      	ldr	r0, [pc, #20]	@ (8000e40 <Mount_USB+0x20>)
 8000e2a:	f00d fe61 	bl	800eaf0 <f_mount>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b04      	ldr	r3, [pc, #16]	@ (8000e44 <Mount_USB+0x24>)
 8000e34:	701a      	strb	r2, [r3, #0]
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20001a10 	.word	0x20001a10
 8000e40:	20001a14 	.word	0x20001a14
 8000e44:	20000204 	.word	0x20000204

08000e48 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	4603      	mov	r3, r0
 8000e52:	81fb      	strh	r3, [r7, #14]
 8000e54:	460b      	mov	r3, r1
 8000e56:	81bb      	strh	r3, [r7, #12]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e60:	f7ff fec6 	bl	8000bf0 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e64:	89fb      	ldrh	r3, [r7, #14]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2102      	movs	r1, #2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 fb01 	bl	8001474 <CODEC_IO_Write>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	4413      	add	r3, r2
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e7c:	89bb      	ldrh	r3, [r7, #12]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	d81b      	bhi.n	8000ebc <cs43l22_Init+0x74>
 8000e84:	a201      	add	r2, pc, #4	@ (adr r2, 8000e8c <cs43l22_Init+0x44>)
 8000e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8a:	bf00      	nop
 8000e8c:	08000e9d 	.word	0x08000e9d
 8000e90:	08000ea5 	.word	0x08000ea5
 8000e94:	08000ead 	.word	0x08000ead
 8000e98:	08000eb5 	.word	0x08000eb5
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e9c:	4b5b      	ldr	r3, [pc, #364]	@ (800100c <cs43l22_Init+0x1c4>)
 8000e9e:	22fa      	movs	r2, #250	@ 0xfa
 8000ea0:	701a      	strb	r2, [r3, #0]
    break;
 8000ea2:	e00f      	b.n	8000ec4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000ea4:	4b59      	ldr	r3, [pc, #356]	@ (800100c <cs43l22_Init+0x1c4>)
 8000ea6:	22af      	movs	r2, #175	@ 0xaf
 8000ea8:	701a      	strb	r2, [r3, #0]
    break;
 8000eaa:	e00b      	b.n	8000ec4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000eac:	4b57      	ldr	r3, [pc, #348]	@ (800100c <cs43l22_Init+0x1c4>)
 8000eae:	22aa      	movs	r2, #170	@ 0xaa
 8000eb0:	701a      	strb	r2, [r3, #0]
    break;
 8000eb2:	e007      	b.n	8000ec4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000eb4:	4b55      	ldr	r3, [pc, #340]	@ (800100c <cs43l22_Init+0x1c4>)
 8000eb6:	2205      	movs	r2, #5
 8000eb8:	701a      	strb	r2, [r3, #0]
    break;    
 8000eba:	e003      	b.n	8000ec4 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000ebc:	4b53      	ldr	r3, [pc, #332]	@ (800100c <cs43l22_Init+0x1c4>)
 8000ebe:	2205      	movs	r2, #5
 8000ec0:	701a      	strb	r2, [r3, #0]
    break;    
 8000ec2:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000ec4:	89fb      	ldrh	r3, [r7, #14]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	4a50      	ldr	r2, [pc, #320]	@ (800100c <cs43l22_Init+0x1c4>)
 8000eca:	7812      	ldrb	r2, [r2, #0]
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	2104      	movs	r1, #4
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 facf 	bl	8001474 <CODEC_IO_Write>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	4413      	add	r3, r2
 8000ede:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000ee0:	89fb      	ldrh	r3, [r7, #14]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2281      	movs	r2, #129	@ 0x81
 8000ee6:	2105      	movs	r1, #5
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fac3 	bl	8001474 <CODEC_IO_Write>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000ef8:	89fb      	ldrh	r3, [r7, #14]
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	2204      	movs	r2, #4
 8000efe:	2106      	movs	r1, #6
 8000f00:	4618      	mov	r0, r3
 8000f02:	f000 fab7 	bl	8001474 <CODEC_IO_Write>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000f10:	7afa      	ldrb	r2, [r7, #11]
 8000f12:	89fb      	ldrh	r3, [r7, #14]
 8000f14:	4611      	mov	r1, r2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 f964 	bl	80011e4 <cs43l22_SetVolume>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	4413      	add	r3, r2
 8000f22:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000f24:	89bb      	ldrh	r3, [r7, #12]
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d023      	beq.n	8000f72 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000f2a:	89fb      	ldrh	r3, [r7, #14]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2206      	movs	r2, #6
 8000f30:	210f      	movs	r1, #15
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fa9e 	bl	8001474 <CODEC_IO_Write>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	4413      	add	r3, r2
 8000f40:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2200      	movs	r2, #0
 8000f48:	2124      	movs	r1, #36	@ 0x24
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fa92 	bl	8001474 <CODEC_IO_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2125      	movs	r1, #37	@ 0x25
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fa86 	bl	8001474 <CODEC_IO_Write>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	4413      	add	r3, r2
 8000f70:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f72:	89fb      	ldrh	r3, [r7, #14]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2200      	movs	r2, #0
 8000f78:	210a      	movs	r1, #10
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 fa7a 	bl	8001474 <CODEC_IO_Write>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	4413      	add	r3, r2
 8000f88:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2204      	movs	r2, #4
 8000f90:	210e      	movs	r1, #14
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa6e 	bl	8001474 <CODEC_IO_Write>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000fa2:	89fb      	ldrh	r3, [r7, #14]
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2127      	movs	r1, #39	@ 0x27
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa62 	bl	8001474 <CODEC_IO_Write>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000fba:	89fb      	ldrh	r3, [r7, #14]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	220f      	movs	r2, #15
 8000fc0:	211f      	movs	r1, #31
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fa56 	bl	8001474 <CODEC_IO_Write>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	4413      	add	r3, r2
 8000fd0:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000fd2:	89fb      	ldrh	r3, [r7, #14]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	211a      	movs	r1, #26
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa4a 	bl	8001474 <CODEC_IO_Write>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000fea:	89fb      	ldrh	r3, [r7, #14]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	220a      	movs	r2, #10
 8000ff0:	211b      	movs	r1, #27
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fa3e 	bl	8001474 <CODEC_IO_Write>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	4413      	add	r3, r2
 8001000:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001002:	697b      	ldr	r3, [r7, #20]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3718      	adds	r7, #24
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000208 	.word	0x20000208

08001010 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001014:	f7ff fe24 	bl	8000c60 <AUDIO_IO_DeInit>
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001026:	f7ff fde3 	bl	8000bf0 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	2101      	movs	r1, #1
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fe30 	bl	8000c96 <AUDIO_IO_Read>
 8001036:	4603      	mov	r3, r0
 8001038:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	f023 0307 	bic.w	r3, r3, #7
 8001040:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001042:	7bfb      	ldrb	r3, [r7, #15]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	6039      	str	r1, [r7, #0]
 8001056:	80fb      	strh	r3, [r7, #6]
 8001058:	4613      	mov	r3, r2
 800105a:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001060:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <cs43l22_Play+0x70>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d123      	bne.n	80010b0 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2206      	movs	r2, #6
 800106e:	210e      	movs	r1, #14
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f9ff 	bl	8001474 <CODEC_IO_Write>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	4413      	add	r3, r2
 800107e:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f919 	bl	80012bc <cs43l22_SetMute>
 800108a:	4602      	mov	r2, r0
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	229e      	movs	r2, #158	@ 0x9e
 8001098:	2102      	movs	r1, #2
 800109a:	4618      	mov	r0, r3
 800109c:	f000 f9ea 	bl	8001474 <CODEC_IO_Write>
 80010a0:	4603      	mov	r3, r0
 80010a2:	461a      	mov	r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80010aa:	4b04      	ldr	r3, [pc, #16]	@ (80010bc <cs43l22_Play+0x70>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80010b0:	68fb      	ldr	r3, [r7, #12]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000034 	.word	0x20000034

080010c0 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	2101      	movs	r1, #1
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 f8f2 	bl	80012bc <cs43l22_SetMute>
 80010d8:	4602      	mov	r2, r0
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4413      	add	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2201      	movs	r2, #1
 80010e6:	2102      	movs	r1, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f9c3 	bl	8001474 <CODEC_IO_Write>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4413      	add	r3, r2
 80010f6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80010f8:	68fb      	ldr	r3, [r7, #12]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f8ce 	bl	80012bc <cs43l22_SetMute>
 8001120:	4602      	mov	r2, r0
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4413      	add	r3, r2
 8001126:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	e002      	b.n	8001134 <cs43l22_Resume+0x30>
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	3301      	adds	r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	2bfe      	cmp	r3, #254	@ 0xfe
 8001138:	d9f9      	bls.n	800112e <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <cs43l22_Resume+0x74>)
 8001140:	7812      	ldrb	r2, [r2, #0]
 8001142:	b2d2      	uxtb	r2, r2
 8001144:	2104      	movs	r1, #4
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f994 	bl	8001474 <CODEC_IO_Write>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4413      	add	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	229e      	movs	r2, #158	@ 0x9e
 800115c:	2102      	movs	r1, #2
 800115e:	4618      	mov	r0, r3
 8001160:	f000 f988 	bl	8001474 <CODEC_IO_Write>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800116e:	68fb      	ldr	r3, [r7, #12]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000208 	.word	0x20000208

0800117c <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	6039      	str	r1, [r7, #0]
 8001186:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	2101      	movs	r1, #1
 8001190:	4618      	mov	r0, r3
 8001192:	f000 f893 	bl	80012bc <cs43l22_SetMute>
 8001196:	4602      	mov	r2, r0
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2204      	movs	r2, #4
 80011a4:	210e      	movs	r1, #14
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f964 	bl	8001474 <CODEC_IO_Write>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	229f      	movs	r2, #159	@ 0x9f
 80011bc:	2102      	movs	r1, #2
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f958 	bl	8001474 <CODEC_IO_Write>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	4413      	add	r3, r2
 80011cc:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80011ce:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <cs43l22_Stop+0x64>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
  return counter;    
 80011d4:	68fb      	ldr	r3, [r7, #12]
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000034 	.word	0x20000034

080011e4 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	460a      	mov	r2, r1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4613      	mov	r3, r2
 80011f2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80011f8:	797b      	ldrb	r3, [r7, #5]
 80011fa:	2b64      	cmp	r3, #100	@ 0x64
 80011fc:	d80b      	bhi.n	8001216 <cs43l22_SetVolume+0x32>
 80011fe:	797a      	ldrb	r2, [r7, #5]
 8001200:	4613      	mov	r3, r2
 8001202:	021b      	lsls	r3, r3, #8
 8001204:	1a9b      	subs	r3, r3, r2
 8001206:	4a25      	ldr	r2, [pc, #148]	@ (800129c <cs43l22_SetVolume+0xb8>)
 8001208:	fb82 1203 	smull	r1, r2, r2, r3
 800120c:	1152      	asrs	r2, r2, #5
 800120e:	17db      	asrs	r3, r3, #31
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	b2db      	uxtb	r3, r3
 8001214:	e000      	b.n	8001218 <cs43l22_SetVolume+0x34>
 8001216:	23ff      	movs	r3, #255	@ 0xff
 8001218:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800121a:	7afb      	ldrb	r3, [r7, #11]
 800121c:	2be6      	cmp	r3, #230	@ 0xe6
 800121e:	d91c      	bls.n	800125a <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	b2d8      	uxtb	r0, r3
 8001224:	7afb      	ldrb	r3, [r7, #11]
 8001226:	3319      	adds	r3, #25
 8001228:	b2db      	uxtb	r3, r3
 800122a:	461a      	mov	r2, r3
 800122c:	2120      	movs	r1, #32
 800122e:	f000 f921 	bl	8001474 <CODEC_IO_Write>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4413      	add	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	b2d8      	uxtb	r0, r3
 8001240:	7afb      	ldrb	r3, [r7, #11]
 8001242:	3319      	adds	r3, #25
 8001244:	b2db      	uxtb	r3, r3
 8001246:	461a      	mov	r2, r3
 8001248:	2121      	movs	r1, #33	@ 0x21
 800124a:	f000 f913 	bl	8001474 <CODEC_IO_Write>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	4413      	add	r3, r2
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	e01b      	b.n	8001292 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	b2d8      	uxtb	r0, r3
 800125e:	7afb      	ldrb	r3, [r7, #11]
 8001260:	3319      	adds	r3, #25
 8001262:	b2db      	uxtb	r3, r3
 8001264:	461a      	mov	r2, r3
 8001266:	2120      	movs	r1, #32
 8001268:	f000 f904 	bl	8001474 <CODEC_IO_Write>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	b2d8      	uxtb	r0, r3
 800127a:	7afb      	ldrb	r3, [r7, #11]
 800127c:	3319      	adds	r3, #25
 800127e:	b2db      	uxtb	r3, r3
 8001280:	461a      	mov	r2, r3
 8001282:	2121      	movs	r1, #33	@ 0x21
 8001284:	f000 f8f6 	bl	8001474 <CODEC_IO_Write>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4413      	add	r3, r2
 8001290:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001292:	68fb      	ldr	r3, [r7, #12]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	51eb851f 	.word	0x51eb851f

080012a0 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	6039      	str	r1, [r7, #0]
 80012aa:	80fb      	strh	r3, [r7, #6]
  return 0;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
	...

080012bc <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	6039      	str	r1, [r7, #0]
 80012c6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d124      	bne.n	800131c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	22ff      	movs	r2, #255	@ 0xff
 80012d8:	2104      	movs	r1, #4
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f8ca 	bl	8001474 <CODEC_IO_Write>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	2122      	movs	r1, #34	@ 0x22
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f8be 	bl	8001474 <CODEC_IO_Write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2201      	movs	r2, #1
 8001308:	2123      	movs	r1, #35	@ 0x23
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f8b2 	bl	8001474 <CODEC_IO_Write>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	e025      	b.n	8001368 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2200      	movs	r2, #0
 8001322:	2122      	movs	r1, #34	@ 0x22
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f8a5 	bl	8001474 <CODEC_IO_Write>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	2200      	movs	r2, #0
 800133a:	2123      	movs	r1, #35	@ 0x23
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f899 	bl	8001474 <CODEC_IO_Write>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4413      	add	r3, r2
 800134a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	b2db      	uxtb	r3, r3
 8001350:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <cs43l22_SetMute+0xb8>)
 8001352:	7812      	ldrb	r2, [r2, #0]
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	2104      	movs	r1, #4
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f88b 	bl	8001474 <CODEC_IO_Write>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4413      	add	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001368:	68fb      	ldr	r3, [r7, #12]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000208 	.word	0x20000208

08001378 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	460a      	mov	r2, r1
 8001382:	80fb      	strh	r3, [r7, #6]
 8001384:	4613      	mov	r3, r2
 8001386:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800138c:	797b      	ldrb	r3, [r7, #5]
 800138e:	3b01      	subs	r3, #1
 8001390:	2b03      	cmp	r3, #3
 8001392:	d84b      	bhi.n	800142c <cs43l22_SetOutputMode+0xb4>
 8001394:	a201      	add	r2, pc, #4	@ (adr r2, 800139c <cs43l22_SetOutputMode+0x24>)
 8001396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139a:	bf00      	nop
 800139c:	080013ad 	.word	0x080013ad
 80013a0:	080013cd 	.word	0x080013cd
 80013a4:	080013ed 	.word	0x080013ed
 80013a8:	0800140d 	.word	0x0800140d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	22fa      	movs	r2, #250	@ 0xfa
 80013b2:	2104      	movs	r1, #4
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 f85d 	bl	8001474 <CODEC_IO_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	461a      	mov	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4413      	add	r3, r2
 80013c2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80013c4:	4b24      	ldr	r3, [pc, #144]	@ (8001458 <cs43l22_SetOutputMode+0xe0>)
 80013c6:	22fa      	movs	r2, #250	@ 0xfa
 80013c8:	701a      	strb	r2, [r3, #0]
      break;
 80013ca:	e03f      	b.n	800144c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80013cc:	88fb      	ldrh	r3, [r7, #6]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	22af      	movs	r2, #175	@ 0xaf
 80013d2:	2104      	movs	r1, #4
 80013d4:	4618      	mov	r0, r3
 80013d6:	f000 f84d 	bl	8001474 <CODEC_IO_Write>
 80013da:	4603      	mov	r3, r0
 80013dc:	461a      	mov	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4413      	add	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80013e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001458 <cs43l22_SetOutputMode+0xe0>)
 80013e6:	22af      	movs	r2, #175	@ 0xaf
 80013e8:	701a      	strb	r2, [r3, #0]
      break;
 80013ea:	e02f      	b.n	800144c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	22aa      	movs	r2, #170	@ 0xaa
 80013f2:	2104      	movs	r1, #4
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 f83d 	bl	8001474 <CODEC_IO_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001404:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <cs43l22_SetOutputMode+0xe0>)
 8001406:	22aa      	movs	r2, #170	@ 0xaa
 8001408:	701a      	strb	r2, [r3, #0]
      break;
 800140a:	e01f      	b.n	800144c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2205      	movs	r2, #5
 8001412:	2104      	movs	r1, #4
 8001414:	4618      	mov	r0, r3
 8001416:	f000 f82d 	bl	8001474 <CODEC_IO_Write>
 800141a:	4603      	mov	r3, r0
 800141c:	461a      	mov	r2, r3
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	4413      	add	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <cs43l22_SetOutputMode+0xe0>)
 8001426:	2205      	movs	r2, #5
 8001428:	701a      	strb	r2, [r3, #0]
      break;    
 800142a:	e00f      	b.n	800144c <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2205      	movs	r2, #5
 8001432:	2104      	movs	r1, #4
 8001434:	4618      	mov	r0, r3
 8001436:	f000 f81d 	bl	8001474 <CODEC_IO_Write>
 800143a:	4603      	mov	r3, r0
 800143c:	461a      	mov	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4413      	add	r3, r2
 8001442:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001444:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <cs43l22_SetOutputMode+0xe0>)
 8001446:	2205      	movs	r2, #5
 8001448:	701a      	strb	r2, [r3, #0]
      break;
 800144a:	bf00      	nop
  }  
  return counter;
 800144c:	68fb      	ldr	r3, [r7, #12]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000208 	.word	0x20000208

0800145c <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
 800147e:	460b      	mov	r3, r1
 8001480:	71bb      	strb	r3, [r7, #6]
 8001482:	4613      	mov	r3, r2
 8001484:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800148a:	797a      	ldrb	r2, [r7, #5]
 800148c:	79b9      	ldrb	r1, [r7, #6]
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fbec 	bl	8000c6e <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	b2db      	uxtb	r3, r3
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <MX_DMA_Init+0x78>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a1a      	ldr	r2, [pc, #104]	@ (800151c <MX_DMA_Init+0x78>)
 80014b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <MX_DMA_Init+0x78>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	4b14      	ldr	r3, [pc, #80]	@ (800151c <MX_DMA_Init+0x78>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a13      	ldr	r2, [pc, #76]	@ (800151c <MX_DMA_Init+0x78>)
 80014d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <MX_DMA_Init+0x78>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2100      	movs	r1, #0
 80014e6:	2010      	movs	r0, #16
 80014e8:	f001 f863 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80014ec:	2010      	movs	r0, #16
 80014ee:	f001 f87c 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2100      	movs	r1, #0
 80014f6:	203a      	movs	r0, #58	@ 0x3a
 80014f8:	f001 f85b 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014fc:	203a      	movs	r0, #58	@ 0x3a
 80014fe:	f001 f874 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	2100      	movs	r1, #0
 8001506:	2046      	movs	r0, #70	@ 0x46
 8001508:	f001 f853 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800150c:	2046      	movs	r0, #70	@ 0x46
 800150e:	f001 f86c 	bl	80025ea <HAL_NVIC_EnableIRQ>

}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40023800 	.word	0x40023800

08001520 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	@ 0x28
 8001524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b59      	ldr	r3, [pc, #356]	@ (80016a0 <MX_GPIO_Init+0x180>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a58      	ldr	r2, [pc, #352]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b56      	ldr	r3, [pc, #344]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b52      	ldr	r3, [pc, #328]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	4a51      	ldr	r2, [pc, #324]	@ (80016a0 <MX_GPIO_Init+0x180>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6313      	str	r3, [r2, #48]	@ 0x30
 8001562:	4b4f      	ldr	r3, [pc, #316]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b4b      	ldr	r3, [pc, #300]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a4a      	ldr	r2, [pc, #296]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b48      	ldr	r3, [pc, #288]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b44      	ldr	r3, [pc, #272]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a43      	ldr	r2, [pc, #268]	@ (80016a0 <MX_GPIO_Init+0x180>)
 8001594:	f043 0308 	orr.w	r3, r3, #8
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <MX_GPIO_Init+0x180>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0308 	and.w	r3, r3, #8
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b3d      	ldr	r3, [pc, #244]	@ (80016a0 <MX_GPIO_Init+0x180>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a3c      	ldr	r2, [pc, #240]	@ (80016a0 <MX_GPIO_Init+0x180>)
 80015b0:	f043 0302 	orr.w	r3, r3, #2
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b3a      	ldr	r3, [pc, #232]	@ (80016a0 <MX_GPIO_Init+0x180>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|PC1_Pin|PC3_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	210b      	movs	r1, #11
 80015c6:	4837      	ldr	r0, [pc, #220]	@ (80016a4 <MX_GPIO_Init+0x184>)
 80015c8:	f001 fef2 	bl	80033b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	21aa      	movs	r1, #170	@ 0xaa
 80015d0:	4835      	ldr	r0, [pc, #212]	@ (80016a8 <MX_GPIO_Init+0x188>)
 80015d2:	f001 feed 	bl	80033b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PC1_Pin|PC3_Pin;
 80015d6:	230b      	movs	r3, #11
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	482d      	ldr	r0, [pc, #180]	@ (80016a4 <MX_GPIO_Init+0x184>)
 80015ee:	f001 fc77 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015f2:	2301      	movs	r3, #1
 80015f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4619      	mov	r1, r3
 8001606:	4828      	ldr	r0, [pc, #160]	@ (80016a8 <MX_GPIO_Init+0x188>)
 8001608:	f001 fc6a 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin;
 800160c:	23aa      	movs	r3, #170	@ 0xaa
 800160e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001610:	2301      	movs	r3, #1
 8001612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4619      	mov	r1, r3
 8001622:	4821      	ldr	r0, [pc, #132]	@ (80016a8 <MX_GPIO_Init+0x188>)
 8001624:	f001 fc5c 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PD9_Pin|PD11_Pin|PD13_Pin|PD15_Pin;
 8001628:	f44f 432a 	mov.w	r3, #43520	@ 0xaa00
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800162e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001634:	2301      	movs	r3, #1
 8001636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	481b      	ldr	r0, [pc, #108]	@ (80016ac <MX_GPIO_Init+0x18c>)
 8001640:	f001 fc4e 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001644:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800164a:	2312      	movs	r3, #18
 800164c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800164e:	2301      	movs	r3, #1
 8001650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001652:	2303      	movs	r3, #3
 8001654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001656:	2304      	movs	r3, #4
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165a:	f107 0314 	add.w	r3, r7, #20
 800165e:	4619      	mov	r1, r3
 8001660:	4813      	ldr	r0, [pc, #76]	@ (80016b0 <MX_GPIO_Init+0x190>)
 8001662:	f001 fc3d 	bl	8002ee0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2100      	movs	r1, #0
 800166a:	2006      	movs	r0, #6
 800166c:	f000 ffa1 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001670:	2006      	movs	r0, #6
 8001672:	f000 ffba 	bl	80025ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2100      	movs	r1, #0
 800167a:	2017      	movs	r0, #23
 800167c:	f000 ff99 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001680:	2017      	movs	r0, #23
 8001682:	f000 ffb2 	bl	80025ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	2100      	movs	r1, #0
 800168a:	2028      	movs	r0, #40	@ 0x28
 800168c:	f000 ff91 	bl	80025b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001690:	2028      	movs	r0, #40	@ 0x28
 8001692:	f000 ffaa 	bl	80025ea <HAL_NVIC_EnableIRQ>

}
 8001696:	bf00      	nop
 8001698:	3728      	adds	r7, #40	@ 0x28
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40020800 	.word	0x40020800
 80016a8:	40020000 	.word	0x40020000
 80016ac:	40020c00 	.word	0x40020c00
 80016b0:	40020400 	.word	0x40020400

080016b4 <HAL_I2C_MspInit>:
  /* USER CODE END I2C3_Init 2 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a29      	ldr	r2, [pc, #164]	@ (8001778 <HAL_I2C_MspInit+0xc4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d14b      	bne.n	800176e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b28      	ldr	r3, [pc, #160]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a27      	ldr	r2, [pc, #156]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b25      	ldr	r3, [pc, #148]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a20      	ldr	r2, [pc, #128]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800170e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001714:	2312      	movs	r3, #18
 8001716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171c:	2303      	movs	r3, #3
 800171e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001720:	2304      	movs	r3, #4
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4619      	mov	r1, r3
 800172a:	4815      	ldr	r0, [pc, #84]	@ (8001780 <HAL_I2C_MspInit+0xcc>)
 800172c:	f001 fbd8 	bl	8002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001730:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001736:	2312      	movs	r3, #18
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001742:	2304      	movs	r3, #4
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	480d      	ldr	r0, [pc, #52]	@ (8001784 <HAL_I2C_MspInit+0xd0>)
 800174e:	f001 fbc7 	bl	8002ee0 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175a:	4a08      	ldr	r2, [pc, #32]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 800175c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001760:	6413      	str	r3, [r2, #64]	@ 0x40
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_I2C_MspInit+0xc8>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800176e:	bf00      	nop
 8001770:	3728      	adds	r7, #40	@ 0x28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40005c00 	.word	0x40005c00
 800177c:	40023800 	.word	0x40023800
 8001780:	40020800 	.word	0x40020800
 8001784:	40020000 	.word	0x40020000

08001788 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0b      	ldr	r2, [pc, #44]	@ (80017c4 <HAL_I2C_MspDeInit+0x3c>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d10f      	bne.n	80017ba <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 800179a:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <HAL_I2C_MspDeInit+0x40>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <HAL_I2C_MspDeInit+0x40>)
 80017a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80017a4:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 80017a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017aa:	4808      	ldr	r0, [pc, #32]	@ (80017cc <HAL_I2C_MspDeInit+0x44>)
 80017ac:	f001 fd1c 	bl	80031e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80017b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017b4:	4806      	ldr	r0, [pc, #24]	@ (80017d0 <HAL_I2C_MspDeInit+0x48>)
 80017b6:	f001 fd17 	bl	80031e8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40005c00 	.word	0x40005c00
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40020000 	.word	0x40020000

080017d4 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017da:	4a14      	ldr	r2, [pc, #80]	@ (800182c <MX_I2S3_Init+0x58>)
 80017dc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017e4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80017e6:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80017ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80017f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017f8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <MX_I2S3_Init+0x54>)
 80017fc:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001800:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <MX_I2S3_Init+0x54>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001808:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <MX_I2S3_Init+0x54>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800180e:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <MX_I2S3_Init+0x54>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001814:	4804      	ldr	r0, [pc, #16]	@ (8001828 <MX_I2S3_Init+0x54>)
 8001816:	f004 fa05 	bl	8005c24 <HAL_I2S_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001820:	f000 fa3c 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	2000020c 	.word	0x2000020c
 800182c:	40003c00 	.word	0x40003c00

08001830 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b090      	sub	sp, #64	@ 0x40
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
 8001858:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a4f      	ldr	r2, [pc, #316]	@ (800199c <HAL_I2S_MspInit+0x16c>)
 8001860:	4293      	cmp	r3, r2
 8001862:	f040 8097 	bne.w	8001994 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001866:	2301      	movs	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800186a:	23c8      	movs	r3, #200	@ 0xc8
 800186c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800186e:	2305      	movs	r3, #5
 8001870:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001872:	2302      	movs	r3, #2
 8001874:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4618      	mov	r0, r3
 800187c:	f005 fef6 	bl	800766c <HAL_RCCEx_PeriphCLKConfig>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001886:	f000 fa09 	bl	8001c9c <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b44      	ldr	r3, [pc, #272]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	4a43      	ldr	r2, [pc, #268]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 8001894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001898:	6413      	str	r3, [r2, #64]	@ 0x40
 800189a:	4b41      	ldr	r3, [pc, #260]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b3d      	ldr	r3, [pc, #244]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a3c      	ldr	r2, [pc, #240]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b3a      	ldr	r3, [pc, #232]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	4b36      	ldr	r3, [pc, #216]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a35      	ldr	r2, [pc, #212]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b33      	ldr	r3, [pc, #204]	@ (80019a0 <HAL_I2S_MspInit+0x170>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018de:	2310      	movs	r3, #16
 80018e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e2:	2302      	movs	r3, #2
 80018e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ea:	2300      	movs	r3, #0
 80018ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018ee:	2306      	movs	r3, #6
 80018f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f6:	4619      	mov	r1, r3
 80018f8:	482a      	ldr	r0, [pc, #168]	@ (80019a4 <HAL_I2S_MspInit+0x174>)
 80018fa:	f001 faf1 	bl	8002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80018fe:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001910:	2306      	movs	r3, #6
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001914:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001918:	4619      	mov	r1, r3
 800191a:	4823      	ldr	r0, [pc, #140]	@ (80019a8 <HAL_I2S_MspInit+0x178>)
 800191c:	f001 fae0 	bl	8002ee0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001920:	4b22      	ldr	r3, [pc, #136]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001922:	4a23      	ldr	r2, [pc, #140]	@ (80019b0 <HAL_I2S_MspInit+0x180>)
 8001924:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001926:	4b21      	ldr	r3, [pc, #132]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001928:	2200      	movs	r2, #0
 800192a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800192c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800192e:	2240      	movs	r2, #64	@ 0x40
 8001930:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001932:	4b1e      	ldr	r3, [pc, #120]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001934:	2200      	movs	r2, #0
 8001936:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001938:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800193a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800193e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001940:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001942:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001946:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800194a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800194e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001950:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001952:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001956:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001958:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800195a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800195e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001962:	2204      	movs	r2, #4
 8001964:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001968:	2203      	movs	r2, #3
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800196e:	2200      	movs	r2, #0
 8001970:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001974:	2200      	movs	r2, #0
 8001976:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001978:	480c      	ldr	r0, [pc, #48]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800197a:	f000 fe51 	bl	8002620 <HAL_DMA_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <HAL_I2S_MspInit+0x158>
    {
      Error_Handler();
 8001984:	f000 f98a 	bl	8001c9c <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a08      	ldr	r2, [pc, #32]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 800198c:	639a      	str	r2, [r3, #56]	@ 0x38
 800198e:	4a07      	ldr	r2, [pc, #28]	@ (80019ac <HAL_I2S_MspInit+0x17c>)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001994:	bf00      	nop
 8001996:	3740      	adds	r7, #64	@ 0x40
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40003c00 	.word	0x40003c00
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020000 	.word	0x40020000
 80019a8:	40020800 	.word	0x40020800
 80019ac:	20000254 	.word	0x20000254
 80019b0:	40026088 	.word	0x40026088

080019b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019b8:	f000 fc8a 	bl	80022d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019bc:	f000 f8b8 	bl	8001b30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019c0:	f7ff fdae 	bl	8001520 <MX_GPIO_Init>
  MX_DMA_Init();
 80019c4:	f7ff fd6e 	bl	80014a4 <MX_DMA_Init>
  MX_I2S3_Init();
 80019c8:	f7ff ff04 	bl	80017d4 <MX_I2S3_Init>
  MX_FATFS_Init();
 80019cc:	f007 fc7c 	bl	80092c8 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 80019d0:	f00e f876 	bl	800fac0 <MX_USB_HOST_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80019d4:	f00e f89a 	bl	800fb0c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

   	    if (Appli_state == APPLICATION_READY)
 80019d8:	4b4c      	ldr	r3, [pc, #304]	@ (8001b0c <main+0x158>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d1f9      	bne.n	80019d4 <main+0x20>
   	    {
   	    	Mount_USB();
 80019e0:	f7ff fa1e 	bl	8000e20 <Mount_USB>
   	    	AUDIO_PLAYER_Start(idx);
 80019e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001b10 <main+0x15c>)
 80019e6:	f993 3000 	ldrsb.w	r3, [r3]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fa9b 	bl	8001f28 <AUDIO_PLAYER_Start>
   	    	//display_cancion(idx);
   	    	Activar_Parlante(idS);
 80019f2:	4b48      	ldr	r3, [pc, #288]	@ (8001b14 <main+0x160>)
 80019f4:	f993 3000 	ldrsb.w	r3, [r3]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 f954 	bl	8001ca8 <Activar_Parlante>
   	    	while (1)
   	    	{
   	    		AUDIO_PLAYER_Process(FALSE);
 8001a00:	2000      	movs	r0, #0
 8001a02:	f000 faf1 	bl	8001fe8 <AUDIO_PLAYER_Process>

   	    		if (next_song)
 8001a06:	4b44      	ldr	r3, [pc, #272]	@ (8001b18 <main+0x164>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d01c      	beq.n	8001a48 <main+0x94>
   	    		{
   	    			HAL_Delay(20);
 8001a0e:	2014      	movs	r0, #20
 8001a10:	f000 fcd0 	bl	80023b4 <HAL_Delay>
   	    			//AudioState = AUDIO_STATE_PAUSE;
   	    			idx = idx + 1;
 8001a14:	4b3e      	ldr	r3, [pc, #248]	@ (8001b10 <main+0x15c>)
 8001a16:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	b25a      	sxtb	r2, r3
 8001a22:	4b3b      	ldr	r3, [pc, #236]	@ (8001b10 <main+0x15c>)
 8001a24:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx>(cantidad_wavs-1))
 8001a26:	4b3d      	ldr	r3, [pc, #244]	@ (8001b1c <main+0x168>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b38      	ldr	r3, [pc, #224]	@ (8001b10 <main+0x15c>)
 8001a2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dc02      	bgt.n	8001a3c <main+0x88>
   	    			{
   	    				idx = 0;
 8001a36:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <main+0x15c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			next_song = false;
 8001a3c:	4b36      	ldr	r3, [pc, #216]	@ (8001b18 <main+0x164>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
   	    			//display_cancion(idx);
   	    			AudioState = AUDIO_STATE_NEXT;
 8001a42:	4b37      	ldr	r3, [pc, #220]	@ (8001b20 <main+0x16c>)
 8001a44:	2205      	movs	r2, #5
 8001a46:	701a      	strb	r2, [r3, #0]
      	    	};

   	    		if (next_speaker)
 8001a48:	4b36      	ldr	r3, [pc, #216]	@ (8001b24 <main+0x170>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01d      	beq.n	8001a8c <main+0xd8>
   	    		{
   	    			idS = idS + 1;
 8001a50:	4b30      	ldr	r3, [pc, #192]	@ (8001b14 <main+0x160>)
 8001a52:	f993 3000 	ldrsb.w	r3, [r3]
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	3301      	adds	r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b14 <main+0x160>)
 8001a60:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS>NUM_PARLANTES - 1)
 8001a62:	4b2c      	ldr	r3, [pc, #176]	@ (8001b14 <main+0x160>)
 8001a64:	f993 3000 	ldrsb.w	r3, [r3]
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	dd02      	ble.n	8001a72 <main+0xbe>
   	    			{
   	    				idS = 0;
 8001a6c:	4b29      	ldr	r3, [pc, #164]	@ (8001b14 <main+0x160>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001a72:	4b28      	ldr	r3, [pc, #160]	@ (8001b14 <main+0x160>)
 8001a74:	f993 3000 	ldrsb.w	r3, [r3]
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 f914 	bl	8001ca8 <Activar_Parlante>
   	    			next_speaker = false;
 8001a80:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <main+0x170>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
   	    			//display_cancion(idx);
   	    			AudioState = AUDIO_STATE_PLAY;
 8001a86:	4b26      	ldr	r3, [pc, #152]	@ (8001b20 <main+0x16c>)
 8001a88:	2203      	movs	r2, #3
 8001a8a:	701a      	strb	r2, [r3, #0]
   	    		}

   	    		if (prev_song)
 8001a8c:	4b26      	ldr	r3, [pc, #152]	@ (8001b28 <main+0x174>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d01a      	beq.n	8001aca <main+0x116>
   	    		{
   	    			idx = idx - 1;
 8001a94:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <main+0x15c>)
 8001a96:	f993 3000 	ldrsb.w	r3, [r3]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	b25a      	sxtb	r2, r3
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <main+0x15c>)
 8001aa4:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx<0)
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b10 <main+0x15c>)
 8001aa8:	f993 3000 	ldrsb.w	r3, [r3]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	da06      	bge.n	8001abe <main+0x10a>
   	    			{
   	    				idx = cantidad_wavs-1;
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b1c <main+0x168>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	b25a      	sxtb	r2, r3
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <main+0x15c>)
 8001abc:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			AudioState = AUDIO_STATE_PREVIOUS;
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <main+0x16c>)
 8001ac0:	2206      	movs	r2, #6
 8001ac2:	701a      	strb	r2, [r3, #0]
   	    			prev_song = false;
 8001ac4:	4b18      	ldr	r3, [pc, #96]	@ (8001b28 <main+0x174>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	701a      	strb	r2, [r3, #0]
   	    			//display_cancion(idx);
   	    		};

   	    		if (prev_speaker)
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <main+0x178>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d096      	beq.n	8001a00 <main+0x4c>

   	    		{
   	    			idS = idS - 1;
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <main+0x160>)
 8001ad4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	3b01      	subs	r3, #1
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	b25a      	sxtb	r2, r3
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <main+0x160>)
 8001ae2:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS<0)
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <main+0x160>)
 8001ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	da02      	bge.n	8001af4 <main+0x140>
   	    			{
   	    				idS = NUM_PARLANTES - 1;
 8001aee:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <main+0x160>)
 8001af0:	2205      	movs	r2, #5
 8001af2:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001af4:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <main+0x160>)
 8001af6:	f993 3000 	ldrsb.w	r3, [r3]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 f8d3 	bl	8001ca8 <Activar_Parlante>
   	    			prev_speaker = false;
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <main+0x178>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
   	    		AUDIO_PLAYER_Process(FALSE);
 8001b08:	e77a      	b.n	8001a00 <main+0x4c>
 8001b0a:	bf00      	nop
 8001b0c:	20002254 	.word	0x20002254
 8001b10:	200002ba 	.word	0x200002ba
 8001b14:	200002bb 	.word	0x200002bb
 8001b18:	200002b6 	.word	0x200002b6
 8001b1c:	20000035 	.word	0x20000035
 8001b20:	200013cc 	.word	0x200013cc
 8001b24:	200002b8 	.word	0x200002b8
 8001b28:	200002b7 	.word	0x200002b7
 8001b2c:	200002b9 	.word	0x200002b9

08001b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b094      	sub	sp, #80	@ 0x50
 8001b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b36:	f107 0320 	add.w	r3, r7, #32
 8001b3a:	2230      	movs	r2, #48	@ 0x30
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f00e fbb4 	bl	80102ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b54:	2300      	movs	r3, #0
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <SystemClock_Config+0xc8>)
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5c:	4a26      	ldr	r2, [pc, #152]	@ (8001bf8 <SystemClock_Config+0xc8>)
 8001b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b62:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b64:	4b24      	ldr	r3, [pc, #144]	@ (8001bf8 <SystemClock_Config+0xc8>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b70:	2300      	movs	r3, #0
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <SystemClock_Config+0xcc>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a20      	ldr	r2, [pc, #128]	@ (8001bfc <SystemClock_Config+0xcc>)
 8001b7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <SystemClock_Config+0xcc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b96:	2302      	movs	r3, #2
 8001b98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001ba4:	23c0      	movs	r3, #192	@ 0xc0
 8001ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001bac:	2308      	movs	r3, #8
 8001bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bb0:	f107 0320 	add.w	r3, r7, #32
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f005 f8d5 	bl	8006d64 <HAL_RCC_OscConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bc0:	f000 f86c 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bc4:	230f      	movs	r3, #15
 8001bc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bd0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bda:	f107 030c 	add.w	r3, r7, #12
 8001bde:	2103      	movs	r1, #3
 8001be0:	4618      	mov	r0, r3
 8001be2:	f005 fb37 	bl	8007254 <HAL_RCC_ClockConfig>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001bec:	f000 f856 	bl	8001c9c <Error_Handler>
  }
}
 8001bf0:	bf00      	nop
 8001bf2:	3750      	adds	r7, #80	@ 0x50
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40007000 	.word	0x40007000

08001c00 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)  // CambiÃ¡ esto si usÃ¡s otro UART
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a07      	ldr	r2, [pc, #28]	@ (8001c2c <HAL_UART_RxCpltCallback+0x2c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d107      	bne.n	8001c22 <HAL_UART_RxCpltCallback+0x22>
    {
        uart_cmd_received = true;
 8001c12:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <HAL_UART_RxCpltCallback+0x30>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]

        // Reinicia la recepciÃ³n para recibir el prÃ³ximo byte
        HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4906      	ldr	r1, [pc, #24]	@ (8001c34 <HAL_UART_RxCpltCallback+0x34>)
 8001c1c:	4806      	ldr	r0, [pc, #24]	@ (8001c38 <HAL_UART_RxCpltCallback+0x38>)
 8001c1e:	f005 feb7 	bl	8007990 <HAL_UART_Receive_IT>
    }
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40011000 	.word	0x40011000
 8001c30:	200002b5 	.word	0x200002b5
 8001c34:	200002b4 	.word	0x200002b4
 8001c38:	200002c0 	.word	0x200002c0

08001c3c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == PD15_Pin)
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c4c:	d102      	bne.n	8001c54 <HAL_GPIO_EXTI_Callback+0x18>
	{
		next_song = true;
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c8c <HAL_GPIO_EXTI_Callback+0x50>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD13_Pin)
 8001c54:	88fb      	ldrh	r3, [r7, #6]
 8001c56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c5a:	d102      	bne.n	8001c62 <HAL_GPIO_EXTI_Callback+0x26>
	{
		next_speaker = true;
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <HAL_GPIO_EXTI_Callback+0x54>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD11_Pin)
 8001c62:	88fb      	ldrh	r3, [r7, #6]
 8001c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c68:	d102      	bne.n	8001c70 <HAL_GPIO_EXTI_Callback+0x34>
	{
		prev_speaker = true;
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_GPIO_EXTI_Callback+0x58>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD9_Pin)
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c76:	d102      	bne.n	8001c7e <HAL_GPIO_EXTI_Callback+0x42>
	{
		prev_song = true;
 8001c78:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	701a      	strb	r2, [r3, #0]
	}
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200002b6 	.word	0x200002b6
 8001c90:	200002b8 	.word	0x200002b8
 8001c94:	200002b9 	.word	0x200002b9
 8001c98:	200002b7 	.word	0x200002b7

08001c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <Error_Handler+0x8>

08001ca8 <Activar_Parlante>:
};


void Parlantes_Init(void) {}

void Activar_Parlante(uint8_t numero) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	e021      	b.n	8001cfc <Activar_Parlante+0x54>
        if (i == (numero)) {
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d10d      	bne.n	8001cdc <Activar_Parlante+0x34>
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_RESET);
 8001cc0:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <Activar_Parlante+0x64>)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001cc8:	4a10      	ldr	r2, [pc, #64]	@ (8001d0c <Activar_Parlante+0x64>)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4413      	add	r3, r2
 8001cd0:	889b      	ldrh	r3, [r3, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f001 fb6b 	bl	80033b0 <HAL_GPIO_WritePin>
 8001cda:	e00c      	b.n	8001cf6 <Activar_Parlante+0x4e>
        } else {
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_SET);
 8001cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8001d0c <Activar_Parlante+0x64>)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001ce4:	4a09      	ldr	r2, [pc, #36]	@ (8001d0c <Activar_Parlante+0x64>)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	00db      	lsls	r3, r3, #3
 8001cea:	4413      	add	r3, r2
 8001cec:	889b      	ldrh	r3, [r3, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f001 fb5d 	bl	80033b0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2b05      	cmp	r3, #5
 8001d00:	ddda      	ble.n	8001cb8 <Activar_Parlante+0x10>
        }
    }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000038 	.word	0x20000038

08001d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d26:	4b0d      	ldr	r3, [pc, #52]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	603b      	str	r3, [r7, #0]
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	4a08      	ldr	r2, [pc, #32]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d42:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <HAL_MspInit+0x4c>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d4e:	2007      	movs	r0, #7
 8001d50:	f000 fc24 	bl	800259c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40023800 	.word	0x40023800

08001d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <NMI_Handler+0x4>

08001d68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d6c:	bf00      	nop
 8001d6e:	e7fd      	b.n	8001d6c <HardFault_Handler+0x4>

08001d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <MemManage_Handler+0x4>

08001d78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d7c:	bf00      	nop
 8001d7e:	e7fd      	b.n	8001d7c <BusFault_Handler+0x4>

08001d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <UsageFault_Handler+0x4>

08001d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db6:	f000 fadd 	bl	8002374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	f001 fb0e 	bl	80033e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <DMA1_Stream5_IRQHandler+0x10>)
 8001dd2:	f000 fe1b 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000254 	.word	0x20000254

08001de0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD9_Pin);
 8001de4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001de8:	f001 fafc 	bl	80033e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <USART1_IRQHandler+0x10>)
 8001df6:	f005 fdfb 	bl	80079f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200002c0 	.word	0x200002c0

08001e04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD11_Pin);
 8001e08:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001e0c:	f001 faea 	bl	80033e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD13_Pin);
 8001e10:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e14:	f001 fae6 	bl	80033e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD15_Pin);
 8001e18:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001e1c:	f001 fae2 	bl	80033e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e28:	4802      	ldr	r0, [pc, #8]	@ (8001e34 <DMA2_Stream2_IRQHandler+0x10>)
 8001e2a:	f000 fdef 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000304 	.word	0x20000304

08001e38 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001e3c:	4802      	ldr	r0, [pc, #8]	@ (8001e48 <OTG_FS_IRQHandler+0x10>)
 8001e3e:	f001 fd53 	bl	80038e8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20002258 	.word	0x20002258

08001e4c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e50:	4802      	ldr	r0, [pc, #8]	@ (8001e5c <DMA2_Stream7_IRQHandler+0x10>)
 8001e52:	f000 fddb 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000364 	.word	0x20000364

08001e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e68:	4a14      	ldr	r2, [pc, #80]	@ (8001ebc <_sbrk+0x5c>)
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <_sbrk+0x60>)
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e74:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <_sbrk+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d102      	bne.n	8001e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <_sbrk+0x64>)
 8001e7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ec8 <_sbrk+0x68>)
 8001e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d207      	bcs.n	8001ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e90:	f00e fa4e 	bl	8010330 <__errno>
 8001e94:	4603      	mov	r3, r0
 8001e96:	220c      	movs	r2, #12
 8001e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	e009      	b.n	8001eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea0:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <_sbrk+0x64>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea6:	4b07      	ldr	r3, [pc, #28]	@ (8001ec4 <_sbrk+0x64>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	4a05      	ldr	r2, [pc, #20]	@ (8001ec4 <_sbrk+0x64>)
 8001eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20020000 	.word	0x20020000
 8001ec0:	00000400 	.word	0x00000400
 8001ec4:	200002bc 	.word	0x200002bc
 8001ec8:	200026a8 	.word	0x200026a8

08001ecc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <SystemInit+0x28>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed6:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <SystemInit+0x28>)
 8001ed8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ee0:	4b04      	ldr	r3, [pc, #16]	@ (8001ef4 <SystemInit+0x28>)
 8001ee2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ee6:	609a      	str	r2, [r3, #8]
#endif
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 8001f00:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <PlayerInit+0x2c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	2003      	movs	r0, #3
 8001f0c:	f7fe fafa 	bl	8000504 <AUDIO_OUT_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <PlayerInit+0x22>
	{
		return 1;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e000      	b.n	8001f1c <PlayerInit+0x24>
	}
	else
	{
		return 0;
 8001f1a:	2300      	movs	r3, #0
	}
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	2000006c 	.word	0x2000006c

08001f28 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
	UINT bytesread;

  f_close(&WavFile);
 8001f32:	4828      	ldr	r0, [pc, #160]	@ (8001fd4 <AUDIO_PLAYER_Start+0xac>)
 8001f34:	f00d f999 	bl	800f26a <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8001f38:	f7fe ff62 	bl	8000e00 <AUDIO_GetWavObjectNumber>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	461a      	mov	r2, r3
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d93f      	bls.n	8001fc8 <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8001f48:	79fa      	ldrb	r2, [r7, #7]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	4a20      	ldr	r2, [pc, #128]	@ (8001fd8 <AUDIO_PLAYER_Start+0xb0>)
 8001f56:	4413      	add	r3, r2
 8001f58:	3301      	adds	r3, #1
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	481d      	ldr	r0, [pc, #116]	@ (8001fd4 <AUDIO_PLAYER_Start+0xac>)
 8001f60:	f00c fe0c 	bl	800eb7c <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	222c      	movs	r2, #44	@ 0x2c
 8001f6a:	491c      	ldr	r1, [pc, #112]	@ (8001fdc <AUDIO_PLAYER_Start+0xb4>)
 8001f6c:	4819      	ldr	r0, [pc, #100]	@ (8001fd4 <AUDIO_PLAYER_Start+0xac>)
 8001f6e:	f00c ffbf 	bl	800eef0 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <AUDIO_PLAYER_Start+0xb4>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff ffbe 	bl	8001ef8 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8001f7c:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <AUDIO_PLAYER_Start+0xb8>)
 8001f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 44);
 8001f86:	212c      	movs	r1, #44	@ 0x2c
 8001f88:	4812      	ldr	r0, [pc, #72]	@ (8001fd4 <AUDIO_PLAYER_Start+0xac>)
 8001f8a:	f00d f998 	bl	800f2be <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f96:	4912      	ldr	r1, [pc, #72]	@ (8001fe0 <AUDIO_PLAYER_Start+0xb8>)
 8001f98:	480e      	ldr	r0, [pc, #56]	@ (8001fd4 <AUDIO_PLAYER_Start+0xac>)
 8001f9a:	f00c ffa9 	bl	800eef0 <f_read>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d111      	bne.n	8001fc8 <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <AUDIO_PLAYER_Start+0xbc>)
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d00b      	beq.n	8001fc8 <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8001fb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fb4:	480a      	ldr	r0, [pc, #40]	@ (8001fe0 <AUDIO_PLAYER_Start+0xb8>)
 8001fb6:	f7fe faf3 	bl	80005a0 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4a08      	ldr	r2, [pc, #32]	@ (8001fe0 <AUDIO_PLAYER_Start+0xb8>)
 8001fbe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fc2:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e000      	b.n	8001fca <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8001fc8:	2301      	movs	r3, #1
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	200017d8 	.word	0x200017d8
 8001fd8:	200013d0 	.word	0x200013d0
 8001fdc:	200017ac 	.word	0x200017ac
 8001fe0:	200003c4 	.word	0x200003c4
 8001fe4:	200013cc 	.word	0x200013cc

08001fe8 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 8001fe8:	b590      	push	{r4, r7, lr}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	75fb      	strb	r3, [r7, #23]
  
  switch(AudioState)
 8001ff6:	4b86      	ldr	r3, [pc, #536]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	3b03      	subs	r3, #3
 8001ffc:	2b0a      	cmp	r3, #10
 8001ffe:	f200 80fe 	bhi.w	80021fe <AUDIO_PLAYER_Process+0x216>
 8002002:	a201      	add	r2, pc, #4	@ (adr r2, 8002008 <AUDIO_PLAYER_Process+0x20>)
 8002004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002008:	08002035 	.word	0x08002035
 800200c:	080021ff 	.word	0x080021ff
 8002010:	080020fb 	.word	0x080020fb
 8002014:	08002153 	.word	0x08002153
 8002018:	080021ff 	.word	0x080021ff
 800201c:	080021ff 	.word	0x080021ff
 8002020:	080020e9 	.word	0x080020e9
 8002024:	0800219b 	.word	0x0800219b
 8002028:	080021a7 	.word	0x080021a7
 800202c:	080021b3 	.word	0x080021b3
 8002030:	080021d9 	.word	0x080021d9
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8002034:	4b77      	ldr	r3, [pc, #476]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 8002036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	4b76      	ldr	r3, [pc, #472]	@ (8002218 <AUDIO_PLAYER_Process+0x230>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	429a      	cmp	r2, r3
 8002042:	d305      	bcc.n	8002050 <AUDIO_PLAYER_Process+0x68>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002044:	2002      	movs	r0, #2
 8002046:	f7fe fb01 	bl	800064c <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 800204a:	4b71      	ldr	r3, [pc, #452]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 800204c:	2205      	movs	r2, #5
 800204e:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8002050:	4b70      	ldr	r3, [pc, #448]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 8002052:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d11e      	bne.n	800209a <AUDIO_PLAYER_Process+0xb2>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800205c:	f107 030c 	add.w	r3, r7, #12
 8002060:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002064:	496b      	ldr	r1, [pc, #428]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 8002066:	486d      	ldr	r0, [pc, #436]	@ (800221c <AUDIO_PLAYER_Process+0x234>)
 8002068:	f00c ff42 	bl	800eef0 <f_read>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d004      	beq.n	800207c <AUDIO_PLAYER_Process+0x94>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002072:	2002      	movs	r0, #2
 8002074:	f7fe faea 	bl	800064c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8002078:	2301      	movs	r3, #1
 800207a:	e0c4      	b.n	8002206 <AUDIO_PLAYER_Process+0x21e>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800207c:	4b65      	ldr	r3, [pc, #404]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 800207e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8002086:	4b63      	ldr	r3, [pc, #396]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 8002088:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4413      	add	r3, r2
 8002092:	4a60      	ldr	r2, [pc, #384]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 8002094:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002098:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 800209a:	4b5e      	ldr	r3, [pc, #376]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 800209c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	f040 80ad 	bne.w	8002202 <AUDIO_PLAYER_Process+0x21a>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020b0:	495b      	ldr	r1, [pc, #364]	@ (8002220 <AUDIO_PLAYER_Process+0x238>)
 80020b2:	485a      	ldr	r0, [pc, #360]	@ (800221c <AUDIO_PLAYER_Process+0x234>)
 80020b4:	f00c ff1c 	bl	800eef0 <f_read>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d004      	beq.n	80020c8 <AUDIO_PLAYER_Process+0xe0>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80020be:	2002      	movs	r0, #2
 80020c0:	f7fe fac4 	bl	800064c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 80020c4:	2301      	movs	r3, #1
 80020c6:	e09e      	b.n	8002206 <AUDIO_PLAYER_Process+0x21e>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 80020c8:	4b52      	ldr	r3, [pc, #328]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 80020ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 80020d2:	4b50      	ldr	r3, [pc, #320]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 80020d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	4a4d      	ldr	r2, [pc, #308]	@ (8002214 <AUDIO_PLAYER_Process+0x22c>)
 80020e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020e4:	6053      	str	r3, [r2, #4]
    }
    break;
 80020e6:	e08c      	b.n	8002202 <AUDIO_PLAYER_Process+0x21a>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80020e8:	2002      	movs	r0, #2
 80020ea:	f7fe faaf 	bl	800064c <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 80020ee:	4b48      	ldr	r3, [pc, #288]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 80020f4:	2301      	movs	r3, #1
 80020f6:	75fb      	strb	r3, [r7, #23]
    break;
 80020f8:	e084      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_NEXT:
	uint32_t Cmd =0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
	AUDIO_OUT_SetMute(Cmd);
 80020fe:	6938      	ldr	r0, [r7, #16]
 8002100:	f7fe fae4 	bl	80006cc <AUDIO_OUT_SetMute>
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8002104:	4b47      	ldr	r3, [pc, #284]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800210a:	b29b      	uxth	r3, r3
 800210c:	3301      	adds	r3, #1
 800210e:	b29b      	uxth	r3, r3
 8002110:	b21a      	sxth	r2, r3
 8002112:	4b44      	ldr	r3, [pc, #272]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002114:	801a      	strh	r2, [r3, #0]
 8002116:	4b43      	ldr	r3, [pc, #268]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800211c:	461c      	mov	r4, r3
 800211e:	f7fe fe6f 	bl	8000e00 <AUDIO_GetWavObjectNumber>
 8002122:	4603      	mov	r3, r0
 8002124:	429c      	cmp	r4, r3
 8002126:	db09      	blt.n	800213c <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 800212e:	4b3d      	ldr	r3, [pc, #244]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002130:	2200      	movs	r2, #0
 8002132:	801a      	strh	r2, [r3, #0]
 8002134:	e002      	b.n	800213c <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8002136:	4b36      	ldr	r3, [pc, #216]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 8002138:	2209      	movs	r2, #9
 800213a:	701a      	strb	r2, [r3, #0]
    	}
    }

    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800213c:	2002      	movs	r0, #2
 800213e:	f7fe fa85 	bl	800064c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002144:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff feec 	bl	8001f28 <AUDIO_PLAYER_Start>
    break;    
 8002150:	e058      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8002152:	4b34      	ldr	r3, [pc, #208]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002158:	b29b      	uxth	r3, r3
 800215a:	3b01      	subs	r3, #1
 800215c:	b29b      	uxth	r3, r3
 800215e:	b21a      	sxth	r2, r3
 8002160:	4b30      	ldr	r3, [pc, #192]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002162:	801a      	strh	r2, [r3, #0]
 8002164:	4b2f      	ldr	r3, [pc, #188]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 8002166:	f9b3 3000 	ldrsh.w	r3, [r3]
 800216a:	2b00      	cmp	r3, #0
 800216c:	da07      	bge.n	800217e <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 800216e:	f7fe fe47 	bl	8000e00 <AUDIO_GetWavObjectNumber>
 8002172:	4603      	mov	r3, r0
 8002174:	3b01      	subs	r3, #1
 8002176:	b29b      	uxth	r3, r3
 8002178:	b21a      	sxth	r2, r3
 800217a:	4b2a      	ldr	r3, [pc, #168]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 800217c:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_SetMute(CODEC_PDWN_HW);
 800217e:	2001      	movs	r0, #1
 8002180:	f7fe faa4 	bl	80006cc <AUDIO_OUT_SetMute>
    AUDIO_OUT_Stop(CODEC_PDWN_HW);
 8002184:	2001      	movs	r0, #1
 8002186:	f7fe fa61 	bl	800064c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 800218a:	4b26      	ldr	r3, [pc, #152]	@ (8002224 <AUDIO_PLAYER_Process+0x23c>)
 800218c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fec8 	bl	8001f28 <AUDIO_PLAYER_Start>
    break;   
 8002198:	e034      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 800219a:	f7fe fa2b 	bl	80005f4 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	701a      	strb	r2, [r3, #0]
    break;
 80021a4:	e02e      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 80021a6:	f7fe fa3b 	bl	8000620 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 80021aa:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 80021ac:	2203      	movs	r2, #3
 80021ae:	701a      	strb	r2, [r3, #0]
    break;
 80021b0:	e028      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 80021b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b5a      	cmp	r3, #90	@ 0x5a
 80021b8:	d804      	bhi.n	80021c4 <AUDIO_PLAYER_Process+0x1dc>
    {
      uwVolume += 10;
 80021ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	330a      	adds	r3, #10
 80021c0:	4a19      	ldr	r2, [pc, #100]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021c2:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 80021c4:	4b18      	ldr	r3, [pc, #96]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fa66 	bl	800069c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80021d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 80021d2:	2203      	movs	r2, #3
 80021d4:	701a      	strb	r2, [r3, #0]
    break;
 80021d6:	e015      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b09      	cmp	r3, #9
 80021de:	d904      	bls.n	80021ea <AUDIO_PLAYER_Process+0x202>
    {
      uwVolume -= 10;
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3b0a      	subs	r3, #10
 80021e6:	4a10      	ldr	r2, [pc, #64]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021e8:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 80021ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002228 <AUDIO_PLAYER_Process+0x240>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe fa53 	bl	800069c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80021f6:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <AUDIO_PLAYER_Process+0x228>)
 80021f8:	2203      	movs	r2, #3
 80021fa:	701a      	strb	r2, [r3, #0]
    break;
 80021fc:	e002      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 80021fe:	bf00      	nop
 8002200:	e000      	b.n	8002204 <AUDIO_PLAYER_Process+0x21c>
    break;
 8002202:	bf00      	nop
  }
  return audio_error;
 8002204:	7dfb      	ldrb	r3, [r7, #23]
}
 8002206:	4618      	mov	r0, r3
 8002208:	371c      	adds	r7, #28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}
 800220e:	bf00      	nop
 8002210:	200013cc 	.word	0x200013cc
 8002214:	200003c4 	.word	0x200003c4
 8002218:	200017ac 	.word	0x200017ac
 800221c:	200017d8 	.word	0x200017d8
 8002220:	20000bc4 	.word	0x20000bc4
 8002224:	200013ce 	.word	0x200013ce
 8002228:	2000006c 	.word	0x2000006c

0800222c <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002230:	4b06      	ldr	r3, [pc, #24]	@ (800224c <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d104      	bne.n	8002242 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800223a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800223e:	2202      	movs	r2, #2
 8002240:	701a      	strb	r2, [r3, #0]
  }
}
 8002242:	bf00      	nop
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	200013cc 	.word	0x200013cc
 8002250:	200003c4 	.word	0x200003c4

08002254 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002258:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d104      	bne.n	800226a <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8002260:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8002262:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
  }
}
 800226a:	bf00      	nop
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	200013cc 	.word	0x200013cc
 8002278:	200003c4 	.word	0x200003c4

0800227c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002280:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002282:	e003      	b.n	800228c <LoopCopyDataInit>

08002284 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002286:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002288:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800228a:	3104      	adds	r1, #4

0800228c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800228c:	480b      	ldr	r0, [pc, #44]	@ (80022bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800228e:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002290:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002292:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002294:	d3f6      	bcc.n	8002284 <CopyDataInit>
  ldr  r2, =_sbss
 8002296:	4a0b      	ldr	r2, [pc, #44]	@ (80022c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002298:	e002      	b.n	80022a0 <LoopFillZerobss>

0800229a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800229a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800229c:	f842 3b04 	str.w	r3, [r2], #4

080022a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022a4:	d3f9      	bcc.n	800229a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022a6:	f7ff fe11 	bl	8001ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022aa:	f00e f847 	bl	801033c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ae:	f7ff fb81 	bl	80019b4 <main>
  bx  lr    
 80022b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80022b8:	08010988 	.word	0x08010988
  ldr  r0, =_sdata
 80022bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80022c0:	200000e8 	.word	0x200000e8
  ldr  r2, =_sbss
 80022c4:	200000e8 	.word	0x200000e8
  ldr  r3, = _ebss
 80022c8:	200026a4 	.word	0x200026a4

080022cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022cc:	e7fe      	b.n	80022cc <ADC_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <HAL_Init+0x40>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002310 <HAL_Init+0x40>)
 80022da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_Init+0x40>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <HAL_Init+0x40>)
 80022e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a07      	ldr	r2, [pc, #28]	@ (8002310 <HAL_Init+0x40>)
 80022f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f8:	2003      	movs	r0, #3
 80022fa:	f000 f94f 	bl	800259c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fe:	2000      	movs	r0, #0
 8002300:	f000 f808 	bl	8002314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002304:	f7ff fd04 	bl	8001d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40023c00 	.word	0x40023c00

08002314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800231c:	4b12      	ldr	r3, [pc, #72]	@ (8002368 <HAL_InitTick+0x54>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b12      	ldr	r3, [pc, #72]	@ (800236c <HAL_InitTick+0x58>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	4619      	mov	r1, r3
 8002326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800232a:	fbb3 f3f1 	udiv	r3, r3, r1
 800232e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f967 	bl	8002606 <HAL_SYSTICK_Config>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e00e      	b.n	8002360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b0f      	cmp	r3, #15
 8002346:	d80a      	bhi.n	800235e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002348:	2200      	movs	r2, #0
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	f04f 30ff 	mov.w	r0, #4294967295
 8002350:	f000 f92f 	bl	80025b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002354:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <HAL_InitTick+0x5c>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	e000      	b.n	8002360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000068 	.word	0x20000068
 800236c:	20000074 	.word	0x20000074
 8002370:	20000070 	.word	0x20000070

08002374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002378:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <HAL_IncTick+0x20>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <HAL_IncTick+0x24>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4413      	add	r3, r2
 8002384:	4a04      	ldr	r2, [pc, #16]	@ (8002398 <HAL_IncTick+0x24>)
 8002386:	6013      	str	r3, [r2, #0]
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000074 	.word	0x20000074
 8002398:	20001a08 	.word	0x20001a08

0800239c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return uwTick;
 80023a0:	4b03      	ldr	r3, [pc, #12]	@ (80023b0 <HAL_GetTick+0x14>)
 80023a2:	681b      	ldr	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20001a08 	.word	0x20001a08

080023b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023bc:	f7ff ffee 	bl	800239c <HAL_GetTick>
 80023c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023cc:	d005      	beq.n	80023da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ce:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <HAL_Delay+0x44>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4413      	add	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023da:	bf00      	nop
 80023dc:	f7ff ffde 	bl	800239c <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d8f7      	bhi.n	80023dc <HAL_Delay+0x28>
  {
  }
}
 80023ec:	bf00      	nop
 80023ee:	bf00      	nop
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000074 	.word	0x20000074

080023fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800240c:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <__NVIC_SetPriorityGrouping+0x44>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002418:	4013      	ands	r3, r2
 800241a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002424:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800242c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800242e:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <__NVIC_SetPriorityGrouping+0x44>)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	60d3      	str	r3, [r2, #12]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002448:	4b04      	ldr	r3, [pc, #16]	@ (800245c <__NVIC_GetPriorityGrouping+0x18>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	0a1b      	lsrs	r3, r3, #8
 800244e:	f003 0307 	and.w	r3, r3, #7
}
 8002452:	4618      	mov	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246e:	2b00      	cmp	r3, #0
 8002470:	db0b      	blt.n	800248a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	f003 021f 	and.w	r2, r3, #31
 8002478:	4907      	ldr	r1, [pc, #28]	@ (8002498 <__NVIC_EnableIRQ+0x38>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	095b      	lsrs	r3, r3, #5
 8002480:	2001      	movs	r0, #1
 8002482:	fa00 f202 	lsl.w	r2, r0, r2
 8002486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000e100 	.word	0xe000e100

0800249c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	6039      	str	r1, [r7, #0]
 80024a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	db0a      	blt.n	80024c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	490c      	ldr	r1, [pc, #48]	@ (80024e8 <__NVIC_SetPriority+0x4c>)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	0112      	lsls	r2, r2, #4
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	440b      	add	r3, r1
 80024c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024c4:	e00a      	b.n	80024dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4908      	ldr	r1, [pc, #32]	@ (80024ec <__NVIC_SetPriority+0x50>)
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	3b04      	subs	r3, #4
 80024d4:	0112      	lsls	r2, r2, #4
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	440b      	add	r3, r1
 80024da:	761a      	strb	r2, [r3, #24]
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000e100 	.word	0xe000e100
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b089      	sub	sp, #36	@ 0x24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f1c3 0307 	rsb	r3, r3, #7
 800250a:	2b04      	cmp	r3, #4
 800250c:	bf28      	it	cs
 800250e:	2304      	movcs	r3, #4
 8002510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3304      	adds	r3, #4
 8002516:	2b06      	cmp	r3, #6
 8002518:	d902      	bls.n	8002520 <NVIC_EncodePriority+0x30>
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3b03      	subs	r3, #3
 800251e:	e000      	b.n	8002522 <NVIC_EncodePriority+0x32>
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002524:	f04f 32ff 	mov.w	r2, #4294967295
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	401a      	ands	r2, r3
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002538:	f04f 31ff 	mov.w	r1, #4294967295
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	43d9      	mvns	r1, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	4313      	orrs	r3, r2
         );
}
 800254a:	4618      	mov	r0, r3
 800254c:	3724      	adds	r7, #36	@ 0x24
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
	...

08002558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3b01      	subs	r3, #1
 8002564:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002568:	d301      	bcc.n	800256e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800256a:	2301      	movs	r3, #1
 800256c:	e00f      	b.n	800258e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256e:	4a0a      	ldr	r2, [pc, #40]	@ (8002598 <SysTick_Config+0x40>)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002576:	210f      	movs	r1, #15
 8002578:	f04f 30ff 	mov.w	r0, #4294967295
 800257c:	f7ff ff8e 	bl	800249c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <SysTick_Config+0x40>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002586:	4b04      	ldr	r3, [pc, #16]	@ (8002598 <SysTick_Config+0x40>)
 8002588:	2207      	movs	r2, #7
 800258a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	e000e010 	.word	0xe000e010

0800259c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff ff29 	bl	80023fc <__NVIC_SetPriorityGrouping>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b086      	sub	sp, #24
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	4603      	mov	r3, r0
 80025ba:	60b9      	str	r1, [r7, #8]
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c4:	f7ff ff3e 	bl	8002444 <__NVIC_GetPriorityGrouping>
 80025c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	6978      	ldr	r0, [r7, #20]
 80025d0:	f7ff ff8e 	bl	80024f0 <NVIC_EncodePriority>
 80025d4:	4602      	mov	r2, r0
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff5d 	bl	800249c <__NVIC_SetPriority>
}
 80025e2:	bf00      	nop
 80025e4:	3718      	adds	r7, #24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff31 	bl	8002460 <__NVIC_EnableIRQ>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff ffa2 	bl	8002558 <SysTick_Config>
 8002614:	4603      	mov	r3, r0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800262c:	f7ff feb6 	bl	800239c <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e099      	b.n	8002770 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0201 	bic.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800265c:	e00f      	b.n	800267e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800265e:	f7ff fe9d 	bl	800239c <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b05      	cmp	r3, #5
 800266a:	d908      	bls.n	800267e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2220      	movs	r2, #32
 8002670:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2203      	movs	r2, #3
 8002676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e078      	b.n	8002770 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1e8      	bne.n	800265e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	4b38      	ldr	r3, [pc, #224]	@ (8002778 <HAL_DMA_Init+0x158>)
 8002698:	4013      	ands	r3, r2
 800269a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	2b04      	cmp	r3, #4
 80026d6:	d107      	bne.n	80026e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e0:	4313      	orrs	r3, r2
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	f023 0307 	bic.w	r3, r3, #7
 80026fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	2b04      	cmp	r3, #4
 8002710:	d117      	bne.n	8002742 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4313      	orrs	r3, r2
 800271a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00e      	beq.n	8002742 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 fb5f 	bl	8002de8 <DMA_CheckFifoParam>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2240      	movs	r2, #64	@ 0x40
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800273e:	2301      	movs	r3, #1
 8002740:	e016      	b.n	8002770 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fb16 	bl	8002d7c <DMA_CalcBaseAndBitshift>
 8002750:	4603      	mov	r3, r0
 8002752:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002758:	223f      	movs	r2, #63	@ 0x3f
 800275a:	409a      	lsls	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	f010803f 	.word	0xf010803f

0800277c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e050      	b.n	8002830 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d101      	bne.n	800279e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800279a:	2302      	movs	r3, #2
 800279c:	e048      	b.n	8002830 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0201 	bic.w	r2, r2, #1
 80027ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2200      	movs	r2, #0
 80027bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2200      	movs	r2, #0
 80027d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2221      	movs	r2, #33	@ 0x21
 80027dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 facc 	bl	8002d7c <DMA_CalcBaseAndBitshift>
 80027e4:	4603      	mov	r3, r0
 80027e6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	223f      	movs	r2, #63	@ 0x3f
 8002812:	409a      	lsls	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002856:	2b01      	cmp	r3, #1
 8002858:	d101      	bne.n	800285e <HAL_DMA_Start_IT+0x26>
 800285a:	2302      	movs	r3, #2
 800285c:	e040      	b.n	80028e0 <HAL_DMA_Start_IT+0xa8>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d12f      	bne.n	80028d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	68b9      	ldr	r1, [r7, #8]
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 fa4a 	bl	8002d20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	223f      	movs	r2, #63	@ 0x3f
 8002892:	409a      	lsls	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0216 	orr.w	r2, r2, #22
 80028a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d007      	beq.n	80028c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0208 	orr.w	r2, r2, #8
 80028be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	e005      	b.n	80028de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028da:	2302      	movs	r3, #2
 80028dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028de:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028f6:	f7ff fd51 	bl	800239c <HAL_GetTick>
 80028fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d008      	beq.n	800291a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2280      	movs	r2, #128	@ 0x80
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e052      	b.n	80029c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0216 	bic.w	r2, r2, #22
 8002928:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695a      	ldr	r2, [r3, #20]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002938:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	2b00      	cmp	r3, #0
 8002940:	d103      	bne.n	800294a <HAL_DMA_Abort+0x62>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002946:	2b00      	cmp	r3, #0
 8002948:	d007      	beq.n	800295a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0208 	bic.w	r2, r2, #8
 8002958:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0201 	bic.w	r2, r2, #1
 8002968:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800296a:	e013      	b.n	8002994 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800296c:	f7ff fd16 	bl	800239c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b05      	cmp	r3, #5
 8002978:	d90c      	bls.n	8002994 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2220      	movs	r2, #32
 800297e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2203      	movs	r2, #3
 8002984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e015      	b.n	80029c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1e4      	bne.n	800296c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a6:	223f      	movs	r2, #63	@ 0x3f
 80029a8:	409a      	lsls	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d004      	beq.n	80029e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2280      	movs	r2, #128	@ 0x80
 80029e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00c      	b.n	8002a00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2205      	movs	r2, #5
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0201 	bic.w	r2, r2, #1
 80029fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a18:	4b8e      	ldr	r3, [pc, #568]	@ (8002c54 <HAL_DMA_IRQHandler+0x248>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a8e      	ldr	r2, [pc, #568]	@ (8002c58 <HAL_DMA_IRQHandler+0x24c>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0a9b      	lsrs	r3, r3, #10
 8002a24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a36:	2208      	movs	r2, #8
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d01a      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d013      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0204 	bic.w	r2, r2, #4
 8002a5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2208      	movs	r2, #8
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d012      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d012      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00b      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002adc:	f043 0204 	orr.w	r2, r3, #4
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae8:	2210      	movs	r2, #16
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d043      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d03c      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b06:	2210      	movs	r2, #16
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d018      	beq.n	8002b4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d108      	bne.n	8002b3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d024      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	4798      	blx	r3
 8002b3a:	e01f      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d01b      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
 8002b4c:	e016      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d107      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0208 	bic.w	r2, r2, #8
 8002b6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b80:	2220      	movs	r2, #32
 8002b82:	409a      	lsls	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 808f 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0310 	and.w	r3, r3, #16
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8087 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d136      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0216 	bic.w	r2, r2, #22
 8002bc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d103      	bne.n	8002be6 <HAL_DMA_IRQHandler+0x1da>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d007      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0208 	bic.w	r2, r2, #8
 8002bf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	223f      	movs	r2, #63	@ 0x3f
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d07e      	beq.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	4798      	blx	r3
        }
        return;
 8002c22:	e079      	b.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d01d      	beq.n	8002c6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10d      	bne.n	8002c5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d031      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
 8002c50:	e02c      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
 8002c52:	bf00      	nop
 8002c54:	20000068 	.word	0x20000068
 8002c58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d023      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
 8002c6c:	e01e      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10f      	bne.n	8002c9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0210 	bic.w	r2, r2, #16
 8002c8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d032      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d022      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2205      	movs	r2, #5
 8002cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0201 	bic.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d307      	bcc.n	8002cf4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f2      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0x2cc>
 8002cf2:	e000      	b.n	8002cf6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cf4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
 8002d16:	e000      	b.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d18:	bf00      	nop
    }
  }
}
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
 8002d2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b40      	cmp	r3, #64	@ 0x40
 8002d4c:	d108      	bne.n	8002d60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d5e:	e007      	b.n	8002d70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	60da      	str	r2, [r3, #12]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	3b10      	subs	r3, #16
 8002d8c:	4a14      	ldr	r2, [pc, #80]	@ (8002de0 <DMA_CalcBaseAndBitshift+0x64>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	091b      	lsrs	r3, r3, #4
 8002d94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d96:	4a13      	ldr	r2, [pc, #76]	@ (8002de4 <DMA_CalcBaseAndBitshift+0x68>)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d909      	bls.n	8002dbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	1d1a      	adds	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dbc:	e007      	b.n	8002dce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	aaaaaaab 	.word	0xaaaaaaab
 8002de4:	0801051c 	.word	0x0801051c

08002de8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d11f      	bne.n	8002e42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d856      	bhi.n	8002eb6 <DMA_CheckFifoParam+0xce>
 8002e08:	a201      	add	r2, pc, #4	@ (adr r2, 8002e10 <DMA_CheckFifoParam+0x28>)
 8002e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0e:	bf00      	nop
 8002e10:	08002e21 	.word	0x08002e21
 8002e14:	08002e33 	.word	0x08002e33
 8002e18:	08002e21 	.word	0x08002e21
 8002e1c:	08002eb7 	.word	0x08002eb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d046      	beq.n	8002eba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e30:	e043      	b.n	8002eba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e3a:	d140      	bne.n	8002ebe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e40:	e03d      	b.n	8002ebe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e4a:	d121      	bne.n	8002e90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d837      	bhi.n	8002ec2 <DMA_CheckFifoParam+0xda>
 8002e52:	a201      	add	r2, pc, #4	@ (adr r2, 8002e58 <DMA_CheckFifoParam+0x70>)
 8002e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e58:	08002e69 	.word	0x08002e69
 8002e5c:	08002e6f 	.word	0x08002e6f
 8002e60:	08002e69 	.word	0x08002e69
 8002e64:	08002e81 	.word	0x08002e81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e6c:	e030      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d025      	beq.n	8002ec6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e7e:	e022      	b.n	8002ec6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e88:	d11f      	bne.n	8002eca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e8e:	e01c      	b.n	8002eca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d903      	bls.n	8002e9e <DMA_CheckFifoParam+0xb6>
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d003      	beq.n	8002ea4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e9c:	e018      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea2:	e015      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00e      	beq.n	8002ece <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb4:	e00b      	b.n	8002ece <DMA_CheckFifoParam+0xe6>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e00a      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eba:	bf00      	nop
 8002ebc:	e008      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
 8002ec0:	e006      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec2:	bf00      	nop
 8002ec4:	e004      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec6:	bf00      	nop
 8002ec8:	e002      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eca:	bf00      	nop
 8002ecc:	e000      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ece:	bf00      	nop
    }
  } 
  
  return status; 
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop

08002ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b089      	sub	sp, #36	@ 0x24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61fb      	str	r3, [r7, #28]
 8002efa:	e159      	b.n	80031b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	f040 8148 	bne.w	80031aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d005      	beq.n	8002f32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d130      	bne.n	8002f94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	2203      	movs	r2, #3
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 0201 	and.w	r2, r3, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d017      	beq.n	8002fd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d123      	bne.n	8003024 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	08da      	lsrs	r2, r3, #3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3208      	adds	r2, #8
 8002fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	220f      	movs	r2, #15
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	08da      	lsrs	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3208      	adds	r2, #8
 800301e:	69b9      	ldr	r1, [r7, #24]
 8003020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0203 	and.w	r2, r3, #3
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80a2 	beq.w	80031aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	4b57      	ldr	r3, [pc, #348]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	4a56      	ldr	r2, [pc, #344]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 8003070:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003074:	6453      	str	r3, [r2, #68]	@ 0x44
 8003076:	4b54      	ldr	r3, [pc, #336]	@ (80031c8 <HAL_GPIO_Init+0x2e8>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003082:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_GPIO_Init+0x2ec>)
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	3302      	adds	r3, #2
 800308a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	220f      	movs	r2, #15
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a49      	ldr	r2, [pc, #292]	@ (80031d0 <HAL_GPIO_Init+0x2f0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d019      	beq.n	80030e2 <HAL_GPIO_Init+0x202>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a48      	ldr	r2, [pc, #288]	@ (80031d4 <HAL_GPIO_Init+0x2f4>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d013      	beq.n	80030de <HAL_GPIO_Init+0x1fe>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a47      	ldr	r2, [pc, #284]	@ (80031d8 <HAL_GPIO_Init+0x2f8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00d      	beq.n	80030da <HAL_GPIO_Init+0x1fa>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a46      	ldr	r2, [pc, #280]	@ (80031dc <HAL_GPIO_Init+0x2fc>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d007      	beq.n	80030d6 <HAL_GPIO_Init+0x1f6>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a45      	ldr	r2, [pc, #276]	@ (80031e0 <HAL_GPIO_Init+0x300>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d101      	bne.n	80030d2 <HAL_GPIO_Init+0x1f2>
 80030ce:	2304      	movs	r3, #4
 80030d0:	e008      	b.n	80030e4 <HAL_GPIO_Init+0x204>
 80030d2:	2307      	movs	r3, #7
 80030d4:	e006      	b.n	80030e4 <HAL_GPIO_Init+0x204>
 80030d6:	2303      	movs	r3, #3
 80030d8:	e004      	b.n	80030e4 <HAL_GPIO_Init+0x204>
 80030da:	2302      	movs	r3, #2
 80030dc:	e002      	b.n	80030e4 <HAL_GPIO_Init+0x204>
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <HAL_GPIO_Init+0x204>
 80030e2:	2300      	movs	r3, #0
 80030e4:	69fa      	ldr	r2, [r7, #28]
 80030e6:	f002 0203 	and.w	r2, r2, #3
 80030ea:	0092      	lsls	r2, r2, #2
 80030ec:	4093      	lsls	r3, r2
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030f4:	4935      	ldr	r1, [pc, #212]	@ (80031cc <HAL_GPIO_Init+0x2ec>)
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	089b      	lsrs	r3, r3, #2
 80030fa:	3302      	adds	r3, #2
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003102:	4b38      	ldr	r3, [pc, #224]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003126:	4a2f      	ldr	r2, [pc, #188]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800312c:	4b2d      	ldr	r3, [pc, #180]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003150:	4a24      	ldr	r2, [pc, #144]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003156:	4b23      	ldr	r3, [pc, #140]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800317a:	4a1a      	ldr	r2, [pc, #104]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003180:	4b18      	ldr	r3, [pc, #96]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	43db      	mvns	r3, r3
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4013      	ands	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031a4:	4a0f      	ldr	r2, [pc, #60]	@ (80031e4 <HAL_GPIO_Init+0x304>)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3301      	adds	r3, #1
 80031ae:	61fb      	str	r3, [r7, #28]
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b0f      	cmp	r3, #15
 80031b4:	f67f aea2 	bls.w	8002efc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	3724      	adds	r7, #36	@ 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40013800 	.word	0x40013800
 80031d0:	40020000 	.word	0x40020000
 80031d4:	40020400 	.word	0x40020400
 80031d8:	40020800 	.word	0x40020800
 80031dc:	40020c00 	.word	0x40020c00
 80031e0:	40021000 	.word	0x40021000
 80031e4:	40013c00 	.word	0x40013c00

080031e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
 8003202:	e0bb      	b.n	800337c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003204:	2201      	movs	r2, #1
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	4013      	ands	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	429a      	cmp	r2, r3
 800321c:	f040 80ab 	bne.w	8003376 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003220:	4a5c      	ldr	r2, [pc, #368]	@ (8003394 <HAL_GPIO_DeInit+0x1ac>)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	3302      	adds	r3, #2
 8003228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800322c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	220f      	movs	r2, #15
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	4013      	ands	r3, r2
 8003240:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a54      	ldr	r2, [pc, #336]	@ (8003398 <HAL_GPIO_DeInit+0x1b0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d019      	beq.n	800327e <HAL_GPIO_DeInit+0x96>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a53      	ldr	r2, [pc, #332]	@ (800339c <HAL_GPIO_DeInit+0x1b4>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <HAL_GPIO_DeInit+0x92>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a52      	ldr	r2, [pc, #328]	@ (80033a0 <HAL_GPIO_DeInit+0x1b8>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00d      	beq.n	8003276 <HAL_GPIO_DeInit+0x8e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a51      	ldr	r2, [pc, #324]	@ (80033a4 <HAL_GPIO_DeInit+0x1bc>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d007      	beq.n	8003272 <HAL_GPIO_DeInit+0x8a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a50      	ldr	r2, [pc, #320]	@ (80033a8 <HAL_GPIO_DeInit+0x1c0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d101      	bne.n	800326e <HAL_GPIO_DeInit+0x86>
 800326a:	2304      	movs	r3, #4
 800326c:	e008      	b.n	8003280 <HAL_GPIO_DeInit+0x98>
 800326e:	2307      	movs	r3, #7
 8003270:	e006      	b.n	8003280 <HAL_GPIO_DeInit+0x98>
 8003272:	2303      	movs	r3, #3
 8003274:	e004      	b.n	8003280 <HAL_GPIO_DeInit+0x98>
 8003276:	2302      	movs	r3, #2
 8003278:	e002      	b.n	8003280 <HAL_GPIO_DeInit+0x98>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <HAL_GPIO_DeInit+0x98>
 800327e:	2300      	movs	r3, #0
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	f002 0203 	and.w	r2, r2, #3
 8003286:	0092      	lsls	r2, r2, #2
 8003288:	4093      	lsls	r3, r2
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	429a      	cmp	r2, r3
 800328e:	d132      	bne.n	80032f6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003290:	4b46      	ldr	r3, [pc, #280]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	43db      	mvns	r3, r3
 8003298:	4944      	ldr	r1, [pc, #272]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 800329a:	4013      	ands	r3, r2
 800329c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800329e:	4b43      	ldr	r3, [pc, #268]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	4941      	ldr	r1, [pc, #260]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80032ac:	4b3f      	ldr	r3, [pc, #252]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	493d      	ldr	r1, [pc, #244]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80032ba:	4b3c      	ldr	r3, [pc, #240]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	493a      	ldr	r1, [pc, #232]	@ (80033ac <HAL_GPIO_DeInit+0x1c4>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	220f      	movs	r2, #15
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80032d8:	4a2e      	ldr	r2, [pc, #184]	@ (8003394 <HAL_GPIO_DeInit+0x1ac>)
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	089b      	lsrs	r3, r3, #2
 80032de:	3302      	adds	r3, #2
 80032e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	43da      	mvns	r2, r3
 80032e8:	482a      	ldr	r0, [pc, #168]	@ (8003394 <HAL_GPIO_DeInit+0x1ac>)
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	089b      	lsrs	r3, r3, #2
 80032ee:	400a      	ands	r2, r1
 80032f0:	3302      	adds	r3, #2
 80032f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2103      	movs	r1, #3
 8003300:	fa01 f303 	lsl.w	r3, r1, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	401a      	ands	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	08da      	lsrs	r2, r3, #3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3208      	adds	r2, #8
 8003314:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	220f      	movs	r2, #15
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43db      	mvns	r3, r3
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	08d2      	lsrs	r2, r2, #3
 800332c:	4019      	ands	r1, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3208      	adds	r2, #8
 8003332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2103      	movs	r1, #3
 8003340:	fa01 f303 	lsl.w	r3, r1, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	401a      	ands	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	2101      	movs	r1, #1
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	401a      	ands	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	2103      	movs	r1, #3
 800336a:	fa01 f303 	lsl.w	r3, r1, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	401a      	ands	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	3301      	adds	r3, #1
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2b0f      	cmp	r3, #15
 8003380:	f67f af40 	bls.w	8003204 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	371c      	adds	r7, #28
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	40013800 	.word	0x40013800
 8003398:	40020000 	.word	0x40020000
 800339c:	40020400 	.word	0x40020400
 80033a0:	40020800 	.word	0x40020800
 80033a4:	40020c00 	.word	0x40020c00
 80033a8:	40021000 	.word	0x40021000
 80033ac:	40013c00 	.word	0x40013c00

080033b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	460b      	mov	r3, r1
 80033ba:	807b      	strh	r3, [r7, #2]
 80033bc:	4613      	mov	r3, r2
 80033be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033c0:	787b      	ldrb	r3, [r7, #1]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033c6:	887a      	ldrh	r2, [r7, #2]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033cc:	e003      	b.n	80033d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033ce:	887b      	ldrh	r3, [r7, #2]
 80033d0:	041a      	lsls	r2, r3, #16
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	619a      	str	r2, [r3, #24]
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
	...

080033e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80033ee:	4b08      	ldr	r3, [pc, #32]	@ (8003410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	4013      	ands	r3, r2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d006      	beq.n	8003408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033fa:	4a05      	ldr	r2, [pc, #20]	@ (8003410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033fc:	88fb      	ldrh	r3, [r7, #6]
 80033fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	4618      	mov	r0, r3
 8003404:	f7fe fc1a 	bl	8001c3c <HAL_GPIO_EXTI_Callback>
  }
}
 8003408:	bf00      	nop
 800340a:	3708      	adds	r7, #8
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40013c00 	.word	0x40013c00

08003414 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003416:	b08f      	sub	sp, #60	@ 0x3c
 8003418:	af0a      	add	r7, sp, #40	@ 0x28
 800341a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e054      	b.n	80034d0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 32f9 	ldrb.w	r3, [r3, #761]	@ 0x2f9
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d106      	bne.n	8003446 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f00c fb9b 	bl	800fb7c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2203      	movs	r2, #3
 800344a:	f883 22f9 	strb.w	r2, [r3, #761]	@ 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003456:	2b00      	cmp	r3, #0
 8003458:	d102      	bne.n	8003460 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4618      	mov	r0, r3
 8003466:	f004 ffbb 	bl	80083e0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	603b      	str	r3, [r7, #0]
 8003470:	687e      	ldr	r6, [r7, #4]
 8003472:	466d      	mov	r5, sp
 8003474:	f106 0410 	add.w	r4, r6, #16
 8003478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800347a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800347c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800347e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003480:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003484:	e885 0003 	stmia.w	r5, {r0, r1}
 8003488:	1d33      	adds	r3, r6, #4
 800348a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800348c:	6838      	ldr	r0, [r7, #0]
 800348e:	f004 ff35 	bl	80082fc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2101      	movs	r1, #1
 8003498:	4618      	mov	r0, r3
 800349a:	f004 ffb2 	bl	8008402 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	687e      	ldr	r6, [r7, #4]
 80034a6:	466d      	mov	r5, sp
 80034a8:	f106 0410 	add.w	r4, r6, #16
 80034ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80034bc:	1d33      	adds	r3, r6, #4
 80034be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034c0:	6838      	ldr	r0, [r7, #0]
 80034c2:	f005 f93b 	bl	800873c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 22f9 	strb.w	r2, [r3, #761]	@ 0x2f9

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034d8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b089      	sub	sp, #36	@ 0x24
 80034dc:	af04      	add	r7, sp, #16
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	4608      	mov	r0, r1
 80034e2:	4611      	mov	r1, r2
 80034e4:	461a      	mov	r2, r3
 80034e6:	4603      	mov	r3, r0
 80034e8:	70fb      	strb	r3, [r7, #3]
 80034ea:	460b      	mov	r3, r1
 80034ec:	70bb      	strb	r3, [r7, #2]
 80034ee:	4613      	mov	r3, r2
 80034f0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d101      	bne.n	8003500 <HAL_HCD_HC_Init+0x28>
 80034fc:	2302      	movs	r3, #2
 80034fe:	e076      	b.n	80035ee <HAL_HCD_HC_Init+0x116>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003508:	78fb      	ldrb	r3, [r7, #3]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	212c      	movs	r1, #44	@ 0x2c
 800350e:	fb01 f303 	mul.w	r3, r1, r3
 8003512:	4413      	add	r3, r2
 8003514:	333d      	adds	r3, #61	@ 0x3d
 8003516:	2200      	movs	r2, #0
 8003518:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	212c      	movs	r1, #44	@ 0x2c
 8003520:	fb01 f303 	mul.w	r3, r1, r3
 8003524:	4413      	add	r3, r2
 8003526:	3338      	adds	r3, #56	@ 0x38
 8003528:	787a      	ldrb	r2, [r7, #1]
 800352a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	212c      	movs	r1, #44	@ 0x2c
 8003532:	fb01 f303 	mul.w	r3, r1, r3
 8003536:	4413      	add	r3, r2
 8003538:	3340      	adds	r3, #64	@ 0x40
 800353a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800353c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800353e:	78fb      	ldrb	r3, [r7, #3]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	212c      	movs	r1, #44	@ 0x2c
 8003544:	fb01 f303 	mul.w	r3, r1, r3
 8003548:	4413      	add	r3, r2
 800354a:	3339      	adds	r3, #57	@ 0x39
 800354c:	78fa      	ldrb	r2, [r7, #3]
 800354e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003550:	78fb      	ldrb	r3, [r7, #3]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	212c      	movs	r1, #44	@ 0x2c
 8003556:	fb01 f303 	mul.w	r3, r1, r3
 800355a:	4413      	add	r3, r2
 800355c:	333f      	adds	r3, #63	@ 0x3f
 800355e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003562:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003564:	78fb      	ldrb	r3, [r7, #3]
 8003566:	78ba      	ldrb	r2, [r7, #2]
 8003568:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800356c:	b2d0      	uxtb	r0, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	212c      	movs	r1, #44	@ 0x2c
 8003572:	fb01 f303 	mul.w	r3, r1, r3
 8003576:	4413      	add	r3, r2
 8003578:	333a      	adds	r3, #58	@ 0x3a
 800357a:	4602      	mov	r2, r0
 800357c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800357e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003582:	2b00      	cmp	r3, #0
 8003584:	da09      	bge.n	800359a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003586:	78fb      	ldrb	r3, [r7, #3]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	212c      	movs	r1, #44	@ 0x2c
 800358c:	fb01 f303 	mul.w	r3, r1, r3
 8003590:	4413      	add	r3, r2
 8003592:	333b      	adds	r3, #59	@ 0x3b
 8003594:	2201      	movs	r2, #1
 8003596:	701a      	strb	r2, [r3, #0]
 8003598:	e008      	b.n	80035ac <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800359a:	78fb      	ldrb	r3, [r7, #3]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	212c      	movs	r1, #44	@ 0x2c
 80035a0:	fb01 f303 	mul.w	r3, r1, r3
 80035a4:	4413      	add	r3, r2
 80035a6:	333b      	adds	r3, #59	@ 0x3b
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	212c      	movs	r1, #44	@ 0x2c
 80035b2:	fb01 f303 	mul.w	r3, r1, r3
 80035b6:	4413      	add	r3, r2
 80035b8:	333c      	adds	r3, #60	@ 0x3c
 80035ba:	f897 2020 	ldrb.w	r2, [r7, #32]
 80035be:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	787c      	ldrb	r4, [r7, #1]
 80035c6:	78ba      	ldrb	r2, [r7, #2]
 80035c8:	78f9      	ldrb	r1, [r7, #3]
 80035ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80035cc:	9302      	str	r3, [sp, #8]
 80035ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80035d2:	9301      	str	r3, [sp, #4]
 80035d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	4623      	mov	r3, r4
 80035dc:	f005 fa34 	bl	8008a48 <USB_HC_Init>
 80035e0:	4603      	mov	r3, r0
 80035e2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return status;
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd90      	pop	{r4, r7, pc}

080035f6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b084      	sub	sp, #16
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
 80035fe:	460b      	mov	r3, r1
 8003600:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003602:	2300      	movs	r3, #0
 8003604:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_HCD_HC_Halt+0x1e>
 8003610:	2302      	movs	r3, #2
 8003612:	e00f      	b.n	8003634 <HAL_HCD_HC_Halt+0x3e>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f005 fc84 	bl	8008f32 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return status;
 8003632:	7bfb      	ldrb	r3, [r7, #15]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	4608      	mov	r0, r1
 8003646:	4611      	mov	r1, r2
 8003648:	461a      	mov	r2, r3
 800364a:	4603      	mov	r3, r0
 800364c:	70fb      	strb	r3, [r7, #3]
 800364e:	460b      	mov	r3, r1
 8003650:	70bb      	strb	r3, [r7, #2]
 8003652:	4613      	mov	r3, r2
 8003654:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003656:	78fb      	ldrb	r3, [r7, #3]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	212c      	movs	r1, #44	@ 0x2c
 800365c:	fb01 f303 	mul.w	r3, r1, r3
 8003660:	4413      	add	r3, r2
 8003662:	333b      	adds	r3, #59	@ 0x3b
 8003664:	78ba      	ldrb	r2, [r7, #2]
 8003666:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003668:	78fb      	ldrb	r3, [r7, #3]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	212c      	movs	r1, #44	@ 0x2c
 800366e:	fb01 f303 	mul.w	r3, r1, r3
 8003672:	4413      	add	r3, r2
 8003674:	333f      	adds	r3, #63	@ 0x3f
 8003676:	787a      	ldrb	r2, [r7, #1]
 8003678:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800367a:	7c3b      	ldrb	r3, [r7, #16]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d112      	bne.n	80036a6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003680:	78fb      	ldrb	r3, [r7, #3]
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	212c      	movs	r1, #44	@ 0x2c
 8003686:	fb01 f303 	mul.w	r3, r1, r3
 800368a:	4413      	add	r3, r2
 800368c:	3342      	adds	r3, #66	@ 0x42
 800368e:	2203      	movs	r2, #3
 8003690:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003692:	78fb      	ldrb	r3, [r7, #3]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	212c      	movs	r1, #44	@ 0x2c
 8003698:	fb01 f303 	mul.w	r3, r1, r3
 800369c:	4413      	add	r3, r2
 800369e:	333d      	adds	r3, #61	@ 0x3d
 80036a0:	7f3a      	ldrb	r2, [r7, #28]
 80036a2:	701a      	strb	r2, [r3, #0]
 80036a4:	e008      	b.n	80036b8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036a6:	78fb      	ldrb	r3, [r7, #3]
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	212c      	movs	r1, #44	@ 0x2c
 80036ac:	fb01 f303 	mul.w	r3, r1, r3
 80036b0:	4413      	add	r3, r2
 80036b2:	3342      	adds	r3, #66	@ 0x42
 80036b4:	2202      	movs	r2, #2
 80036b6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80036b8:	787b      	ldrb	r3, [r7, #1]
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	f200 80c6 	bhi.w	800384c <HAL_HCD_HC_SubmitRequest+0x210>
 80036c0:	a201      	add	r2, pc, #4	@ (adr r2, 80036c8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80036c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c6:	bf00      	nop
 80036c8:	080036d9 	.word	0x080036d9
 80036cc:	08003839 	.word	0x08003839
 80036d0:	0800373d 	.word	0x0800373d
 80036d4:	080037bb 	.word	0x080037bb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80036d8:	7c3b      	ldrb	r3, [r7, #16]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	f040 80b8 	bne.w	8003850 <HAL_HCD_HC_SubmitRequest+0x214>
 80036e0:	78bb      	ldrb	r3, [r7, #2]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f040 80b4 	bne.w	8003850 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80036e8:	8b3b      	ldrh	r3, [r7, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d108      	bne.n	8003700 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80036ee:	78fb      	ldrb	r3, [r7, #3]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	212c      	movs	r1, #44	@ 0x2c
 80036f4:	fb01 f303 	mul.w	r3, r1, r3
 80036f8:	4413      	add	r3, r2
 80036fa:	3355      	adds	r3, #85	@ 0x55
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003700:	78fb      	ldrb	r3, [r7, #3]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	212c      	movs	r1, #44	@ 0x2c
 8003706:	fb01 f303 	mul.w	r3, r1, r3
 800370a:	4413      	add	r3, r2
 800370c:	3355      	adds	r3, #85	@ 0x55
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d109      	bne.n	8003728 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	212c      	movs	r1, #44	@ 0x2c
 800371a:	fb01 f303 	mul.w	r3, r1, r3
 800371e:	4413      	add	r3, r2
 8003720:	3342      	adds	r3, #66	@ 0x42
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003726:	e093      	b.n	8003850 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	212c      	movs	r1, #44	@ 0x2c
 800372e:	fb01 f303 	mul.w	r3, r1, r3
 8003732:	4413      	add	r3, r2
 8003734:	3342      	adds	r3, #66	@ 0x42
 8003736:	2202      	movs	r2, #2
 8003738:	701a      	strb	r2, [r3, #0]
      break;
 800373a:	e089      	b.n	8003850 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800373c:	78bb      	ldrb	r3, [r7, #2]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d11d      	bne.n	800377e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003742:	78fb      	ldrb	r3, [r7, #3]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	212c      	movs	r1, #44	@ 0x2c
 8003748:	fb01 f303 	mul.w	r3, r1, r3
 800374c:	4413      	add	r3, r2
 800374e:	3355      	adds	r3, #85	@ 0x55
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d109      	bne.n	800376a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003756:	78fb      	ldrb	r3, [r7, #3]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	212c      	movs	r1, #44	@ 0x2c
 800375c:	fb01 f303 	mul.w	r3, r1, r3
 8003760:	4413      	add	r3, r2
 8003762:	3342      	adds	r3, #66	@ 0x42
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003768:	e073      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800376a:	78fb      	ldrb	r3, [r7, #3]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	212c      	movs	r1, #44	@ 0x2c
 8003770:	fb01 f303 	mul.w	r3, r1, r3
 8003774:	4413      	add	r3, r2
 8003776:	3342      	adds	r3, #66	@ 0x42
 8003778:	2202      	movs	r2, #2
 800377a:	701a      	strb	r2, [r3, #0]
      break;
 800377c:	e069      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800377e:	78fb      	ldrb	r3, [r7, #3]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	212c      	movs	r1, #44	@ 0x2c
 8003784:	fb01 f303 	mul.w	r3, r1, r3
 8003788:	4413      	add	r3, r2
 800378a:	3354      	adds	r3, #84	@ 0x54
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003792:	78fb      	ldrb	r3, [r7, #3]
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	212c      	movs	r1, #44	@ 0x2c
 8003798:	fb01 f303 	mul.w	r3, r1, r3
 800379c:	4413      	add	r3, r2
 800379e:	3342      	adds	r3, #66	@ 0x42
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
      break;
 80037a4:	e055      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80037a6:	78fb      	ldrb	r3, [r7, #3]
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	212c      	movs	r1, #44	@ 0x2c
 80037ac:	fb01 f303 	mul.w	r3, r1, r3
 80037b0:	4413      	add	r3, r2
 80037b2:	3342      	adds	r3, #66	@ 0x42
 80037b4:	2202      	movs	r2, #2
 80037b6:	701a      	strb	r2, [r3, #0]
      break;
 80037b8:	e04b      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80037ba:	78bb      	ldrb	r3, [r7, #2]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d11d      	bne.n	80037fc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80037c0:	78fb      	ldrb	r3, [r7, #3]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	212c      	movs	r1, #44	@ 0x2c
 80037c6:	fb01 f303 	mul.w	r3, r1, r3
 80037ca:	4413      	add	r3, r2
 80037cc:	3355      	adds	r3, #85	@ 0x55
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d109      	bne.n	80037e8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	212c      	movs	r1, #44	@ 0x2c
 80037da:	fb01 f303 	mul.w	r3, r1, r3
 80037de:	4413      	add	r3, r2
 80037e0:	3342      	adds	r3, #66	@ 0x42
 80037e2:	2200      	movs	r2, #0
 80037e4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80037e6:	e034      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80037e8:	78fb      	ldrb	r3, [r7, #3]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	212c      	movs	r1, #44	@ 0x2c
 80037ee:	fb01 f303 	mul.w	r3, r1, r3
 80037f2:	4413      	add	r3, r2
 80037f4:	3342      	adds	r3, #66	@ 0x42
 80037f6:	2202      	movs	r2, #2
 80037f8:	701a      	strb	r2, [r3, #0]
      break;
 80037fa:	e02a      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80037fc:	78fb      	ldrb	r3, [r7, #3]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	212c      	movs	r1, #44	@ 0x2c
 8003802:	fb01 f303 	mul.w	r3, r1, r3
 8003806:	4413      	add	r3, r2
 8003808:	3354      	adds	r3, #84	@ 0x54
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d109      	bne.n	8003824 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003810:	78fb      	ldrb	r3, [r7, #3]
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	212c      	movs	r1, #44	@ 0x2c
 8003816:	fb01 f303 	mul.w	r3, r1, r3
 800381a:	4413      	add	r3, r2
 800381c:	3342      	adds	r3, #66	@ 0x42
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]
      break;
 8003822:	e016      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003824:	78fb      	ldrb	r3, [r7, #3]
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	212c      	movs	r1, #44	@ 0x2c
 800382a:	fb01 f303 	mul.w	r3, r1, r3
 800382e:	4413      	add	r3, r2
 8003830:	3342      	adds	r3, #66	@ 0x42
 8003832:	2202      	movs	r2, #2
 8003834:	701a      	strb	r2, [r3, #0]
      break;
 8003836:	e00c      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003838:	78fb      	ldrb	r3, [r7, #3]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	212c      	movs	r1, #44	@ 0x2c
 800383e:	fb01 f303 	mul.w	r3, r1, r3
 8003842:	4413      	add	r3, r2
 8003844:	3342      	adds	r3, #66	@ 0x42
 8003846:	2200      	movs	r2, #0
 8003848:	701a      	strb	r2, [r3, #0]
      break;
 800384a:	e002      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800384c:	bf00      	nop
 800384e:	e000      	b.n	8003852 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003850:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003852:	78fb      	ldrb	r3, [r7, #3]
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	212c      	movs	r1, #44	@ 0x2c
 8003858:	fb01 f303 	mul.w	r3, r1, r3
 800385c:	4413      	add	r3, r2
 800385e:	3344      	adds	r3, #68	@ 0x44
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003864:	78fb      	ldrb	r3, [r7, #3]
 8003866:	8b3a      	ldrh	r2, [r7, #24]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	202c      	movs	r0, #44	@ 0x2c
 800386c:	fb00 f303 	mul.w	r3, r0, r3
 8003870:	440b      	add	r3, r1
 8003872:	334c      	adds	r3, #76	@ 0x4c
 8003874:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003876:	78fb      	ldrb	r3, [r7, #3]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	212c      	movs	r1, #44	@ 0x2c
 800387c:	fb01 f303 	mul.w	r3, r1, r3
 8003880:	4413      	add	r3, r2
 8003882:	3360      	adds	r3, #96	@ 0x60
 8003884:	2200      	movs	r2, #0
 8003886:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003888:	78fb      	ldrb	r3, [r7, #3]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	212c      	movs	r1, #44	@ 0x2c
 800388e:	fb01 f303 	mul.w	r3, r1, r3
 8003892:	4413      	add	r3, r2
 8003894:	3350      	adds	r3, #80	@ 0x50
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800389a:	78fb      	ldrb	r3, [r7, #3]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	212c      	movs	r1, #44	@ 0x2c
 80038a0:	fb01 f303 	mul.w	r3, r1, r3
 80038a4:	4413      	add	r3, r2
 80038a6:	3339      	adds	r3, #57	@ 0x39
 80038a8:	78fa      	ldrb	r2, [r7, #3]
 80038aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80038ac:	78fb      	ldrb	r3, [r7, #3]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	212c      	movs	r1, #44	@ 0x2c
 80038b2:	fb01 f303 	mul.w	r3, r1, r3
 80038b6:	4413      	add	r3, r2
 80038b8:	3361      	adds	r3, #97	@ 0x61
 80038ba:	2200      	movs	r2, #0
 80038bc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	78fb      	ldrb	r3, [r7, #3]
 80038c4:	222c      	movs	r2, #44	@ 0x2c
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	3338      	adds	r3, #56	@ 0x38
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	18d1      	adds	r1, r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	461a      	mov	r2, r3
 80038d8:	f005 f9d8 	bl	8008c8c <USB_HC_StartXfer>
 80038dc:	4603      	mov	r3, r0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop

080038e8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4618      	mov	r0, r3
 8003900:	f004 fed9 	bl	80086b6 <USB_GetMode>
 8003904:	4603      	mov	r3, r0
 8003906:	2b01      	cmp	r3, #1
 8003908:	f040 80f6 	bne.w	8003af8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f004 febd 	bl	8008690 <USB_ReadInterrupts>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 80ec 	beq.w	8003af6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f004 feb4 	bl	8008690 <USB_ReadInterrupts>
 8003928:	4603      	mov	r3, r0
 800392a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800392e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003932:	d104      	bne.n	800393e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800393c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f004 fea4 	bl	8008690 <USB_ReadInterrupts>
 8003948:	4603      	mov	r3, r0
 800394a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800394e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003952:	d104      	bne.n	800395e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800395c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f004 fe94 	bl	8008690 <USB_ReadInterrupts>
 8003968:	4603      	mov	r3, r0
 800396a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800396e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003972:	d104      	bne.n	800397e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800397c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f004 fe84 	bl	8008690 <USB_ReadInterrupts>
 8003988:	4603      	mov	r3, r0
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b02      	cmp	r3, #2
 8003990:	d103      	bne.n	800399a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2202      	movs	r2, #2
 8003998:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f004 fe76 	bl	8008690 <USB_ReadInterrupts>
 80039a4:	4603      	mov	r3, r0
 80039a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039ae:	d11c      	bne.n	80039ea <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80039b8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10f      	bne.n	80039ea <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80039ca:	2110      	movs	r1, #16
 80039cc:	6938      	ldr	r0, [r7, #16]
 80039ce:	f004 fd65 	bl	800849c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80039d2:	6938      	ldr	r0, [r7, #16]
 80039d4:	f004 fd96 	bl	8008504 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2101      	movs	r1, #1
 80039de:	4618      	mov	r0, r3
 80039e0:	f004 ff6c 	bl	80088bc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f00c f947 	bl	800fc78 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f004 fe4e 	bl	8008690 <USB_ReadInterrupts>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039fe:	d102      	bne.n	8003a06 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f001 f89e 	bl	8004b42 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f004 fe40 	bl	8008690 <USB_ReadInterrupts>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d106      	bne.n	8003a28 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f00c f910 	bl	800fc40 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2208      	movs	r2, #8
 8003a26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f004 fe2f 	bl	8008690 <USB_ReadInterrupts>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d101      	bne.n	8003a40 <HAL_HCD_IRQHandler+0x158>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e000      	b.n	8003a42 <HAL_HCD_IRQHandler+0x15a>
 8003a40:	2300      	movs	r3, #0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d012      	beq.n	8003a6c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699a      	ldr	r2, [r3, #24]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 0210 	bic.w	r2, r2, #16
 8003a54:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 ffa1 	bl	800499e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699a      	ldr	r2, [r3, #24]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0210 	orr.w	r2, r2, #16
 8003a6a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f004 fe0d 	bl	8008690 <USB_ReadInterrupts>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a80:	d13a      	bne.n	8003af8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f005 fa42 	bl	8008f10 <USB_HC_ReadInterrupt>
 8003a8c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	e025      	b.n	8003ae0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d018      	beq.n	8003ada <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003aba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003abe:	d106      	bne.n	8003ace <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f8ab 	bl	8003c22 <HCD_HC_IN_IRQHandler>
 8003acc:	e005      	b.n	8003ada <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fbf9 	bl	80042cc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	3301      	adds	r3, #1
 8003ade:	617b      	str	r3, [r7, #20]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d3d4      	bcc.n	8003a94 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003af2:	615a      	str	r2, [r3, #20]
 8003af4:	e000      	b.n	8003af8 <HAL_HCD_IRQHandler+0x210>
      return;
 8003af6:	bf00      	nop
    }
  }
}
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_HCD_Start+0x16>
 8003b10:	2302      	movs	r3, #2
 8003b12:	e013      	b.n	8003b3c <HAL_HCD_Start+0x3e>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2101      	movs	r1, #1
 8003b22:	4618      	mov	r0, r3
 8003b24:	f004 ff2e 	bl	8008984 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f004 fc46 	bl	80083be <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_HCD_Stop+0x16>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e00d      	b.n	8003b76 <HAL_HCD_Stop+0x32>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f005 fb1c 	bl	80091a4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f004 fed0 	bl	8008930 <USB_ResetPort>
 8003b90:	4603      	mov	r3, r0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003ba6:	78fb      	ldrb	r3, [r7, #3]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	212c      	movs	r1, #44	@ 0x2c
 8003bac:	fb01 f303 	mul.w	r3, r1, r3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	3360      	adds	r3, #96	@ 0x60
 8003bb4:	781b      	ldrb	r3, [r3, #0]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003bce:	78fb      	ldrb	r3, [r7, #3]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	212c      	movs	r1, #44	@ 0x2c
 8003bd4:	fb01 f303 	mul.w	r3, r1, r3
 8003bd8:	4413      	add	r3, r2
 8003bda:	3350      	adds	r3, #80	@ 0x50
 8003bdc:	681b      	ldr	r3, [r3, #0]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f004 ff14 	bl	8008a24 <USB_GetCurrentFrame>
 8003bfc:	4603      	mov	r3, r0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f004 feef 	bl	80089f6 <USB_GetHostSpeed>
 8003c18:	4603      	mov	r3, r0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b086      	sub	sp, #24
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d11a      	bne.n	8003c88 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c5e:	461a      	mov	r2, r3
 8003c60:	2304      	movs	r3, #4
 8003c62:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	212c      	movs	r1, #44	@ 0x2c
 8003c6a:	fb01 f303 	mul.w	r3, r1, r3
 8003c6e:	4413      	add	r3, r2
 8003c70:	3361      	adds	r3, #97	@ 0x61
 8003c72:	2206      	movs	r2, #6
 8003c74:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	4611      	mov	r1, r2
 8003c80:	4618      	mov	r0, r3
 8003c82:	f005 f956 	bl	8008f32 <USB_HC_Halt>
 8003c86:	e0af      	b.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	015a      	lsls	r2, r3, #5
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4413      	add	r3, r2
 8003c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c9e:	d11b      	bne.n	8003cd8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	015a      	lsls	r2, r3, #5
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cac:	461a      	mov	r2, r3
 8003cae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cb2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	212c      	movs	r1, #44	@ 0x2c
 8003cba:	fb01 f303 	mul.w	r3, r1, r3
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3361      	adds	r3, #97	@ 0x61
 8003cc2:	2207      	movs	r2, #7
 8003cc4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	4611      	mov	r1, r2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f005 f92e 	bl	8008f32 <USB_HC_Halt>
 8003cd6:	e087      	b.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d109      	bne.n	8003d02 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	015a      	lsls	r2, r3, #5
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	6093      	str	r3, [r2, #8]
 8003d00:	e072      	b.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	015a      	lsls	r2, r3, #5
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	4413      	add	r3, r2
 8003d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 0308 	and.w	r3, r3, #8
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d11a      	bne.n	8003d4e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	015a      	lsls	r2, r3, #5
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4413      	add	r3, r2
 8003d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d24:	461a      	mov	r2, r3
 8003d26:	2308      	movs	r3, #8
 8003d28:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	212c      	movs	r1, #44	@ 0x2c
 8003d30:	fb01 f303 	mul.w	r3, r1, r3
 8003d34:	4413      	add	r3, r2
 8003d36:	3361      	adds	r3, #97	@ 0x61
 8003d38:	2205      	movs	r2, #5
 8003d3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	4611      	mov	r1, r2
 8003d46:	4618      	mov	r0, r3
 8003d48:	f005 f8f3 	bl	8008f32 <USB_HC_Halt>
 8003d4c:	e04c      	b.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d64:	d11b      	bne.n	8003d9e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	015a      	lsls	r2, r3, #5
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d72:	461a      	mov	r2, r3
 8003d74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d78:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	212c      	movs	r1, #44	@ 0x2c
 8003d80:	fb01 f303 	mul.w	r3, r1, r3
 8003d84:	4413      	add	r3, r2
 8003d86:	3361      	adds	r3, #97	@ 0x61
 8003d88:	2208      	movs	r2, #8
 8003d8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	4611      	mov	r1, r2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f005 f8cb 	bl	8008f32 <USB_HC_Halt>
 8003d9c:	e024      	b.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	015a      	lsls	r2, r3, #5
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	4413      	add	r3, r2
 8003da6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db0:	2b80      	cmp	r3, #128	@ 0x80
 8003db2:	d119      	bne.n	8003de8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	2380      	movs	r3, #128	@ 0x80
 8003dc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	212c      	movs	r1, #44	@ 0x2c
 8003dcc:	fb01 f303 	mul.w	r3, r1, r3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3361      	adds	r3, #97	@ 0x61
 8003dd4:	2206      	movs	r2, #6
 8003dd6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	4611      	mov	r1, r2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f005 f8a5 	bl	8008f32 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dfe:	d112      	bne.n	8003e26 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	b2d2      	uxtb	r2, r2
 8003e08:	4611      	mov	r1, r2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f005 f891 	bl	8008f32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e22:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003e24:	e24e      	b.n	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	015a      	lsls	r2, r3, #5
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	f040 80df 	bne.w	8003ffc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d019      	beq.n	8003e7a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	212c      	movs	r1, #44	@ 0x2c
 8003e4c:	fb01 f303 	mul.w	r3, r1, r3
 8003e50:	4413      	add	r3, r2
 8003e52:	3348      	adds	r3, #72	@ 0x48
 8003e54:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	0159      	lsls	r1, r3, #5
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	440b      	add	r3, r1
 8003e5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003e68:	1ad2      	subs	r2, r2, r3
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	202c      	movs	r0, #44	@ 0x2c
 8003e70:	fb00 f303 	mul.w	r3, r0, r3
 8003e74:	440b      	add	r3, r1
 8003e76:	3350      	adds	r3, #80	@ 0x50
 8003e78:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	212c      	movs	r1, #44	@ 0x2c
 8003e80:	fb01 f303 	mul.w	r3, r1, r3
 8003e84:	4413      	add	r3, r2
 8003e86:	3361      	adds	r3, #97	@ 0x61
 8003e88:	2201      	movs	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	212c      	movs	r1, #44	@ 0x2c
 8003e92:	fb01 f303 	mul.w	r3, r1, r3
 8003e96:	4413      	add	r3, r2
 8003e98:	335c      	adds	r3, #92	@ 0x5c
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	015a      	lsls	r2, r3, #5
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eaa:	461a      	mov	r2, r3
 8003eac:	2301      	movs	r3, #1
 8003eae:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	212c      	movs	r1, #44	@ 0x2c
 8003eb6:	fb01 f303 	mul.w	r3, r1, r3
 8003eba:	4413      	add	r3, r2
 8003ebc:	333f      	adds	r3, #63	@ 0x3f
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d009      	beq.n	8003ed8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	212c      	movs	r1, #44	@ 0x2c
 8003eca:	fb01 f303 	mul.w	r3, r1, r3
 8003ece:	4413      	add	r3, r2
 8003ed0:	333f      	adds	r3, #63	@ 0x3f
 8003ed2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d111      	bne.n	8003efc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	4611      	mov	r1, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f005 f825 	bl	8008f32 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	2310      	movs	r3, #16
 8003ef8:	6093      	str	r3, [r2, #8]
 8003efa:	e03a      	b.n	8003f72 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	212c      	movs	r1, #44	@ 0x2c
 8003f02:	fb01 f303 	mul.w	r3, r1, r3
 8003f06:	4413      	add	r3, r2
 8003f08:	333f      	adds	r3, #63	@ 0x3f
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b03      	cmp	r3, #3
 8003f0e:	d009      	beq.n	8003f24 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	212c      	movs	r1, #44	@ 0x2c
 8003f16:	fb01 f303 	mul.w	r3, r1, r3
 8003f1a:	4413      	add	r3, r2
 8003f1c:	333f      	adds	r3, #63	@ 0x3f
 8003f1e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d126      	bne.n	8003f72 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	015a      	lsls	r2, r3, #5
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	0151      	lsls	r1, r2, #5
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	440a      	add	r2, r1
 8003f3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003f42:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	212c      	movs	r1, #44	@ 0x2c
 8003f4a:	fb01 f303 	mul.w	r3, r1, r3
 8003f4e:	4413      	add	r3, r2
 8003f50:	3360      	adds	r3, #96	@ 0x60
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	b2d9      	uxtb	r1, r3
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	202c      	movs	r0, #44	@ 0x2c
 8003f60:	fb00 f303 	mul.w	r3, r0, r3
 8003f64:	4413      	add	r3, r2
 8003f66:	3360      	adds	r3, #96	@ 0x60
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f00b fe91 	bl	800fc94 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d12b      	bne.n	8003fd2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	212c      	movs	r1, #44	@ 0x2c
 8003f80:	fb01 f303 	mul.w	r3, r1, r3
 8003f84:	4413      	add	r3, r2
 8003f86:	3348      	adds	r3, #72	@ 0x48
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	202c      	movs	r0, #44	@ 0x2c
 8003f90:	fb00 f202 	mul.w	r2, r0, r2
 8003f94:	440a      	add	r2, r1
 8003f96:	3240      	adds	r2, #64	@ 0x40
 8003f98:	8812      	ldrh	r2, [r2, #0]
 8003f9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 818e 	beq.w	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	212c      	movs	r1, #44	@ 0x2c
 8003fae:	fb01 f303 	mul.w	r3, r1, r3
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3354      	adds	r3, #84	@ 0x54
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	f083 0301 	eor.w	r3, r3, #1
 8003fbc:	b2d8      	uxtb	r0, r3
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	212c      	movs	r1, #44	@ 0x2c
 8003fc4:	fb01 f303 	mul.w	r3, r1, r3
 8003fc8:	4413      	add	r3, r2
 8003fca:	3354      	adds	r3, #84	@ 0x54
 8003fcc:	4602      	mov	r2, r0
 8003fce:	701a      	strb	r2, [r3, #0]
}
 8003fd0:	e178      	b.n	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	212c      	movs	r1, #44	@ 0x2c
 8003fd8:	fb01 f303 	mul.w	r3, r1, r3
 8003fdc:	4413      	add	r3, r2
 8003fde:	3354      	adds	r3, #84	@ 0x54
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	f083 0301 	eor.w	r3, r3, #1
 8003fe6:	b2d8      	uxtb	r0, r3
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	212c      	movs	r1, #44	@ 0x2c
 8003fee:	fb01 f303 	mul.w	r3, r1, r3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3354      	adds	r3, #84	@ 0x54
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	701a      	strb	r2, [r3, #0]
}
 8003ffa:	e163      	b.n	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4413      	add	r3, r2
 8004004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b02      	cmp	r3, #2
 8004010:	f040 80f6 	bne.w	8004200 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	212c      	movs	r1, #44	@ 0x2c
 800401a:	fb01 f303 	mul.w	r3, r1, r3
 800401e:	4413      	add	r3, r2
 8004020:	3361      	adds	r3, #97	@ 0x61
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d109      	bne.n	800403c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	212c      	movs	r1, #44	@ 0x2c
 800402e:	fb01 f303 	mul.w	r3, r1, r3
 8004032:	4413      	add	r3, r2
 8004034:	3360      	adds	r3, #96	@ 0x60
 8004036:	2201      	movs	r2, #1
 8004038:	701a      	strb	r2, [r3, #0]
 800403a:	e0c9      	b.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	212c      	movs	r1, #44	@ 0x2c
 8004042:	fb01 f303 	mul.w	r3, r1, r3
 8004046:	4413      	add	r3, r2
 8004048:	3361      	adds	r3, #97	@ 0x61
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b05      	cmp	r3, #5
 800404e:	d109      	bne.n	8004064 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	212c      	movs	r1, #44	@ 0x2c
 8004056:	fb01 f303 	mul.w	r3, r1, r3
 800405a:	4413      	add	r3, r2
 800405c:	3360      	adds	r3, #96	@ 0x60
 800405e:	2205      	movs	r2, #5
 8004060:	701a      	strb	r2, [r3, #0]
 8004062:	e0b5      	b.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	212c      	movs	r1, #44	@ 0x2c
 800406a:	fb01 f303 	mul.w	r3, r1, r3
 800406e:	4413      	add	r3, r2
 8004070:	3361      	adds	r3, #97	@ 0x61
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b06      	cmp	r3, #6
 8004076:	d009      	beq.n	800408c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	212c      	movs	r1, #44	@ 0x2c
 800407e:	fb01 f303 	mul.w	r3, r1, r3
 8004082:	4413      	add	r3, r2
 8004084:	3361      	adds	r3, #97	@ 0x61
 8004086:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004088:	2b08      	cmp	r3, #8
 800408a:	d150      	bne.n	800412e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	212c      	movs	r1, #44	@ 0x2c
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	4413      	add	r3, r2
 8004098:	335c      	adds	r3, #92	@ 0x5c
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	202c      	movs	r0, #44	@ 0x2c
 80040a4:	fb00 f303 	mul.w	r3, r0, r3
 80040a8:	440b      	add	r3, r1
 80040aa:	335c      	adds	r3, #92	@ 0x5c
 80040ac:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	212c      	movs	r1, #44	@ 0x2c
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	4413      	add	r3, r2
 80040ba:	335c      	adds	r3, #92	@ 0x5c
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d912      	bls.n	80040e8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	212c      	movs	r1, #44	@ 0x2c
 80040c8:	fb01 f303 	mul.w	r3, r1, r3
 80040cc:	4413      	add	r3, r2
 80040ce:	335c      	adds	r3, #92	@ 0x5c
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	212c      	movs	r1, #44	@ 0x2c
 80040da:	fb01 f303 	mul.w	r3, r1, r3
 80040de:	4413      	add	r3, r2
 80040e0:	3360      	adds	r3, #96	@ 0x60
 80040e2:	2204      	movs	r2, #4
 80040e4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80040e6:	e073      	b.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	212c      	movs	r1, #44	@ 0x2c
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	4413      	add	r3, r2
 80040f4:	3360      	adds	r3, #96	@ 0x60
 80040f6:	2202      	movs	r2, #2
 80040f8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	4413      	add	r3, r2
 8004102:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004110:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004118:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	015a      	lsls	r2, r3, #5
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	4413      	add	r3, r2
 8004122:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004126:	461a      	mov	r2, r3
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800412c:	e050      	b.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	212c      	movs	r1, #44	@ 0x2c
 8004134:	fb01 f303 	mul.w	r3, r1, r3
 8004138:	4413      	add	r3, r2
 800413a:	3361      	adds	r3, #97	@ 0x61
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	2b03      	cmp	r3, #3
 8004140:	d122      	bne.n	8004188 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	212c      	movs	r1, #44	@ 0x2c
 8004148:	fb01 f303 	mul.w	r3, r1, r3
 800414c:	4413      	add	r3, r2
 800414e:	3360      	adds	r3, #96	@ 0x60
 8004150:	2202      	movs	r2, #2
 8004152:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	015a      	lsls	r2, r3, #5
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	4413      	add	r3, r2
 800415c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800416a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004172:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	015a      	lsls	r2, r3, #5
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	4413      	add	r3, r2
 800417c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004180:	461a      	mov	r2, r3
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e023      	b.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	212c      	movs	r1, #44	@ 0x2c
 800418e:	fb01 f303 	mul.w	r3, r1, r3
 8004192:	4413      	add	r3, r2
 8004194:	3361      	adds	r3, #97	@ 0x61
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b07      	cmp	r3, #7
 800419a:	d119      	bne.n	80041d0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	212c      	movs	r1, #44	@ 0x2c
 80041a2:	fb01 f303 	mul.w	r3, r1, r3
 80041a6:	4413      	add	r3, r2
 80041a8:	335c      	adds	r3, #92	@ 0x5c
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	202c      	movs	r0, #44	@ 0x2c
 80041b4:	fb00 f303 	mul.w	r3, r0, r3
 80041b8:	440b      	add	r3, r1
 80041ba:	335c      	adds	r3, #92	@ 0x5c
 80041bc:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	212c      	movs	r1, #44	@ 0x2c
 80041c4:	fb01 f303 	mul.w	r3, r1, r3
 80041c8:	4413      	add	r3, r2
 80041ca:	3360      	adds	r3, #96	@ 0x60
 80041cc:	2204      	movs	r2, #4
 80041ce:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	015a      	lsls	r2, r3, #5
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	4413      	add	r3, r2
 80041d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041dc:	461a      	mov	r2, r3
 80041de:	2302      	movs	r3, #2
 80041e0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	b2d9      	uxtb	r1, r3
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	202c      	movs	r0, #44	@ 0x2c
 80041ec:	fb00 f303 	mul.w	r3, r0, r3
 80041f0:	4413      	add	r3, r2
 80041f2:	3360      	adds	r3, #96	@ 0x60
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	461a      	mov	r2, r3
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f00b fd4b 	bl	800fc94 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80041fe:	e061      	b.n	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	015a      	lsls	r2, r3, #5
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	4413      	add	r3, r2
 8004208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b10      	cmp	r3, #16
 8004214:	d156      	bne.n	80042c4 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	212c      	movs	r1, #44	@ 0x2c
 800421c:	fb01 f303 	mul.w	r3, r1, r3
 8004220:	4413      	add	r3, r2
 8004222:	333f      	adds	r3, #63	@ 0x3f
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b03      	cmp	r3, #3
 8004228:	d111      	bne.n	800424e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	212c      	movs	r1, #44	@ 0x2c
 8004230:	fb01 f303 	mul.w	r3, r1, r3
 8004234:	4413      	add	r3, r2
 8004236:	335c      	adds	r3, #92	@ 0x5c
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	4611      	mov	r1, r2
 8004246:	4618      	mov	r0, r3
 8004248:	f004 fe73 	bl	8008f32 <USB_HC_Halt>
 800424c:	e031      	b.n	80042b2 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	212c      	movs	r1, #44	@ 0x2c
 8004254:	fb01 f303 	mul.w	r3, r1, r3
 8004258:	4413      	add	r3, r2
 800425a:	333f      	adds	r3, #63	@ 0x3f
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d009      	beq.n	8004276 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	212c      	movs	r1, #44	@ 0x2c
 8004268:	fb01 f303 	mul.w	r3, r1, r3
 800426c:	4413      	add	r3, r2
 800426e:	333f      	adds	r3, #63	@ 0x3f
 8004270:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004272:	2b02      	cmp	r3, #2
 8004274:	d11d      	bne.n	80042b2 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	212c      	movs	r1, #44	@ 0x2c
 800427c:	fb01 f303 	mul.w	r3, r1, r3
 8004280:	4413      	add	r3, r2
 8004282:	335c      	adds	r3, #92	@ 0x5c
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d110      	bne.n	80042b2 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	212c      	movs	r1, #44	@ 0x2c
 8004296:	fb01 f303 	mul.w	r3, r1, r3
 800429a:	4413      	add	r3, r2
 800429c:	3361      	adds	r3, #97	@ 0x61
 800429e:	2203      	movs	r2, #3
 80042a0:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f004 fe40 	bl	8008f32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042be:	461a      	mov	r2, r3
 80042c0:	2310      	movs	r3, #16
 80042c2:	6093      	str	r3, [r2, #8]
}
 80042c4:	bf00      	nop
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	460b      	mov	r3, r1
 80042d6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	015a      	lsls	r2, r3, #5
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	4413      	add	r3, r2
 80042ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d11a      	bne.n	8004332 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004308:	461a      	mov	r2, r3
 800430a:	2304      	movs	r3, #4
 800430c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	212c      	movs	r1, #44	@ 0x2c
 8004314:	fb01 f303 	mul.w	r3, r1, r3
 8004318:	4413      	add	r3, r2
 800431a:	3361      	adds	r3, #97	@ 0x61
 800431c:	2206      	movs	r2, #6
 800431e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f004 fe01 	bl	8008f32 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004330:	e331      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	015a      	lsls	r2, r3, #5
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	4413      	add	r3, r2
 800433a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b20      	cmp	r3, #32
 8004346:	d12e      	bne.n	80043a6 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	4413      	add	r3, r2
 8004350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004354:	461a      	mov	r2, r3
 8004356:	2320      	movs	r3, #32
 8004358:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	212c      	movs	r1, #44	@ 0x2c
 8004360:	fb01 f303 	mul.w	r3, r1, r3
 8004364:	4413      	add	r3, r2
 8004366:	333d      	adds	r3, #61	@ 0x3d
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b01      	cmp	r3, #1
 800436c:	f040 8313 	bne.w	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	212c      	movs	r1, #44	@ 0x2c
 8004376:	fb01 f303 	mul.w	r3, r1, r3
 800437a:	4413      	add	r3, r2
 800437c:	333d      	adds	r3, #61	@ 0x3d
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	212c      	movs	r1, #44	@ 0x2c
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	4413      	add	r3, r2
 800438e:	3360      	adds	r3, #96	@ 0x60
 8004390:	2202      	movs	r2, #2
 8004392:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	4611      	mov	r1, r2
 800439e:	4618      	mov	r0, r3
 80043a0:	f004 fdc7 	bl	8008f32 <USB_HC_Halt>
}
 80043a4:	e2f7      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	015a      	lsls	r2, r3, #5
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	4413      	add	r3, r2
 80043ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043bc:	d112      	bne.n	80043e4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	015a      	lsls	r2, r3, #5
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	4413      	add	r3, r2
 80043c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043ca:	461a      	mov	r2, r3
 80043cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043d0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	b2d2      	uxtb	r2, r2
 80043da:	4611      	mov	r1, r2
 80043dc:	4618      	mov	r0, r3
 80043de:	f004 fda8 	bl	8008f32 <USB_HC_Halt>
}
 80043e2:	e2d8      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	015a      	lsls	r2, r3, #5
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	4413      	add	r3, r2
 80043ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d140      	bne.n	800447c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	212c      	movs	r1, #44	@ 0x2c
 8004400:	fb01 f303 	mul.w	r3, r1, r3
 8004404:	4413      	add	r3, r2
 8004406:	335c      	adds	r3, #92	@ 0x5c
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	4413      	add	r3, r2
 8004414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800441e:	2b40      	cmp	r3, #64	@ 0x40
 8004420:	d111      	bne.n	8004446 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	212c      	movs	r1, #44	@ 0x2c
 8004428:	fb01 f303 	mul.w	r3, r1, r3
 800442c:	4413      	add	r3, r2
 800442e:	333d      	adds	r3, #61	@ 0x3d
 8004430:	2201      	movs	r2, #1
 8004432:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	015a      	lsls	r2, r3, #5
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	4413      	add	r3, r2
 800443c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004440:	461a      	mov	r2, r3
 8004442:	2340      	movs	r3, #64	@ 0x40
 8004444:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	015a      	lsls	r2, r3, #5
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	4413      	add	r3, r2
 800444e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004452:	461a      	mov	r2, r3
 8004454:	2301      	movs	r3, #1
 8004456:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	212c      	movs	r1, #44	@ 0x2c
 800445e:	fb01 f303 	mul.w	r3, r1, r3
 8004462:	4413      	add	r3, r2
 8004464:	3361      	adds	r3, #97	@ 0x61
 8004466:	2201      	movs	r2, #1
 8004468:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	4611      	mov	r1, r2
 8004474:	4618      	mov	r0, r3
 8004476:	f004 fd5c 	bl	8008f32 <USB_HC_Halt>
}
 800447a:	e28c      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	4413      	add	r3, r2
 8004484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448e:	2b40      	cmp	r3, #64	@ 0x40
 8004490:	d12c      	bne.n	80044ec <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	212c      	movs	r1, #44	@ 0x2c
 8004498:	fb01 f303 	mul.w	r3, r1, r3
 800449c:	4413      	add	r3, r2
 800449e:	3361      	adds	r3, #97	@ 0x61
 80044a0:	2204      	movs	r2, #4
 80044a2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	212c      	movs	r1, #44	@ 0x2c
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	4413      	add	r3, r2
 80044b0:	333d      	adds	r3, #61	@ 0x3d
 80044b2:	2201      	movs	r2, #1
 80044b4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	212c      	movs	r1, #44	@ 0x2c
 80044bc:	fb01 f303 	mul.w	r3, r1, r3
 80044c0:	4413      	add	r3, r2
 80044c2:	335c      	adds	r3, #92	@ 0x5c
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f004 fd2d 	bl	8008f32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e4:	461a      	mov	r2, r3
 80044e6:	2340      	movs	r3, #64	@ 0x40
 80044e8:	6093      	str	r3, [r2, #8]
}
 80044ea:	e254      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0308 	and.w	r3, r3, #8
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d11a      	bne.n	8004538 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	4413      	add	r3, r2
 800450a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800450e:	461a      	mov	r2, r3
 8004510:	2308      	movs	r3, #8
 8004512:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	212c      	movs	r1, #44	@ 0x2c
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	4413      	add	r3, r2
 8004520:	3361      	adds	r3, #97	@ 0x61
 8004522:	2205      	movs	r2, #5
 8004524:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	4611      	mov	r1, r2
 8004530:	4618      	mov	r0, r3
 8004532:	f004 fcfe 	bl	8008f32 <USB_HC_Halt>
}
 8004536:	e22e      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	4413      	add	r3, r2
 8004540:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	2b10      	cmp	r3, #16
 800454c:	d140      	bne.n	80045d0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	212c      	movs	r1, #44	@ 0x2c
 8004554:	fb01 f303 	mul.w	r3, r1, r3
 8004558:	4413      	add	r3, r2
 800455a:	335c      	adds	r3, #92	@ 0x5c
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	212c      	movs	r1, #44	@ 0x2c
 8004566:	fb01 f303 	mul.w	r3, r1, r3
 800456a:	4413      	add	r3, r2
 800456c:	3361      	adds	r3, #97	@ 0x61
 800456e:	2203      	movs	r2, #3
 8004570:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	212c      	movs	r1, #44	@ 0x2c
 8004578:	fb01 f303 	mul.w	r3, r1, r3
 800457c:	4413      	add	r3, r2
 800457e:	333d      	adds	r3, #61	@ 0x3d
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d112      	bne.n	80045ac <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	212c      	movs	r1, #44	@ 0x2c
 800458c:	fb01 f303 	mul.w	r3, r1, r3
 8004590:	4413      	add	r3, r2
 8004592:	333c      	adds	r3, #60	@ 0x3c
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d108      	bne.n	80045ac <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	212c      	movs	r1, #44	@ 0x2c
 80045a0:	fb01 f303 	mul.w	r3, r1, r3
 80045a4:	4413      	add	r3, r2
 80045a6:	333d      	adds	r3, #61	@ 0x3d
 80045a8:	2201      	movs	r2, #1
 80045aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	4611      	mov	r1, r2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f004 fcbb 	bl	8008f32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045c8:	461a      	mov	r2, r3
 80045ca:	2310      	movs	r3, #16
 80045cc:	6093      	str	r3, [r2, #8]
}
 80045ce:	e1e2      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d164      	bne.n	80046b0 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d111      	bne.n	8004612 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	212c      	movs	r1, #44	@ 0x2c
 80045f4:	fb01 f303 	mul.w	r3, r1, r3
 80045f8:	4413      	add	r3, r2
 80045fa:	3361      	adds	r3, #97	@ 0x61
 80045fc:	2206      	movs	r2, #6
 80045fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	4611      	mov	r1, r2
 800460a:	4618      	mov	r0, r3
 800460c:	f004 fc91 	bl	8008f32 <USB_HC_Halt>
 8004610:	e044      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	212c      	movs	r1, #44	@ 0x2c
 8004618:	fb01 f303 	mul.w	r3, r1, r3
 800461c:	4413      	add	r3, r2
 800461e:	335c      	adds	r3, #92	@ 0x5c
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	202c      	movs	r0, #44	@ 0x2c
 800462a:	fb00 f303 	mul.w	r3, r0, r3
 800462e:	440b      	add	r3, r1
 8004630:	335c      	adds	r3, #92	@ 0x5c
 8004632:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	212c      	movs	r1, #44	@ 0x2c
 800463a:	fb01 f303 	mul.w	r3, r1, r3
 800463e:	4413      	add	r3, r2
 8004640:	335c      	adds	r3, #92	@ 0x5c
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d920      	bls.n	800468a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	212c      	movs	r1, #44	@ 0x2c
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	4413      	add	r3, r2
 8004654:	335c      	adds	r3, #92	@ 0x5c
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	212c      	movs	r1, #44	@ 0x2c
 8004660:	fb01 f303 	mul.w	r3, r1, r3
 8004664:	4413      	add	r3, r2
 8004666:	3360      	adds	r3, #96	@ 0x60
 8004668:	2204      	movs	r2, #4
 800466a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	b2d9      	uxtb	r1, r3
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	202c      	movs	r0, #44	@ 0x2c
 8004676:	fb00 f303 	mul.w	r3, r0, r3
 800467a:	4413      	add	r3, r2
 800467c:	3360      	adds	r3, #96	@ 0x60
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	461a      	mov	r2, r3
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f00b fb06 	bl	800fc94 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004688:	e008      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	212c      	movs	r1, #44	@ 0x2c
 8004690:	fb01 f303 	mul.w	r3, r1, r3
 8004694:	4413      	add	r3, r2
 8004696:	3360      	adds	r3, #96	@ 0x60
 8004698:	2202      	movs	r2, #2
 800469a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046a8:	461a      	mov	r2, r3
 80046aa:	2380      	movs	r3, #128	@ 0x80
 80046ac:	6093      	str	r3, [r2, #8]
}
 80046ae:	e172      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c6:	d11b      	bne.n	8004700 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	212c      	movs	r1, #44	@ 0x2c
 80046ce:	fb01 f303 	mul.w	r3, r1, r3
 80046d2:	4413      	add	r3, r2
 80046d4:	3361      	adds	r3, #97	@ 0x61
 80046d6:	2208      	movs	r2, #8
 80046d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	4611      	mov	r1, r2
 80046e4:	4618      	mov	r0, r3
 80046e6:	f004 fc24 	bl	8008f32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f6:	461a      	mov	r2, r3
 80046f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046fc:	6093      	str	r3, [r2, #8]
}
 80046fe:	e14a      	b.n	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	4413      	add	r3, r2
 8004708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b02      	cmp	r3, #2
 8004714:	f040 813f 	bne.w	8004996 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	212c      	movs	r1, #44	@ 0x2c
 800471e:	fb01 f303 	mul.w	r3, r1, r3
 8004722:	4413      	add	r3, r2
 8004724:	3361      	adds	r3, #97	@ 0x61
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d17d      	bne.n	8004828 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	212c      	movs	r1, #44	@ 0x2c
 8004732:	fb01 f303 	mul.w	r3, r1, r3
 8004736:	4413      	add	r3, r2
 8004738:	3360      	adds	r3, #96	@ 0x60
 800473a:	2201      	movs	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	212c      	movs	r1, #44	@ 0x2c
 8004744:	fb01 f303 	mul.w	r3, r1, r3
 8004748:	4413      	add	r3, r2
 800474a:	333f      	adds	r3, #63	@ 0x3f
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b02      	cmp	r3, #2
 8004750:	d00a      	beq.n	8004768 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	212c      	movs	r1, #44	@ 0x2c
 8004758:	fb01 f303 	mul.w	r3, r1, r3
 800475c:	4413      	add	r3, r2
 800475e:	333f      	adds	r3, #63	@ 0x3f
 8004760:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004762:	2b03      	cmp	r3, #3
 8004764:	f040 8100 	bne.w	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d113      	bne.n	8004798 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	212c      	movs	r1, #44	@ 0x2c
 8004776:	fb01 f303 	mul.w	r3, r1, r3
 800477a:	4413      	add	r3, r2
 800477c:	3355      	adds	r3, #85	@ 0x55
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	f083 0301 	eor.w	r3, r3, #1
 8004784:	b2d8      	uxtb	r0, r3
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	212c      	movs	r1, #44	@ 0x2c
 800478c:	fb01 f303 	mul.w	r3, r1, r3
 8004790:	4413      	add	r3, r2
 8004792:	3355      	adds	r3, #85	@ 0x55
 8004794:	4602      	mov	r2, r0
 8004796:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	2b01      	cmp	r3, #1
 800479e:	f040 80e3 	bne.w	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	212c      	movs	r1, #44	@ 0x2c
 80047a8:	fb01 f303 	mul.w	r3, r1, r3
 80047ac:	4413      	add	r3, r2
 80047ae:	334c      	adds	r3, #76	@ 0x4c
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80d8 	beq.w	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	212c      	movs	r1, #44	@ 0x2c
 80047be:	fb01 f303 	mul.w	r3, r1, r3
 80047c2:	4413      	add	r3, r2
 80047c4:	334c      	adds	r3, #76	@ 0x4c
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	202c      	movs	r0, #44	@ 0x2c
 80047ce:	fb00 f202 	mul.w	r2, r0, r2
 80047d2:	440a      	add	r2, r1
 80047d4:	3240      	adds	r2, #64	@ 0x40
 80047d6:	8812      	ldrh	r2, [r2, #0]
 80047d8:	4413      	add	r3, r2
 80047da:	3b01      	subs	r3, #1
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	202c      	movs	r0, #44	@ 0x2c
 80047e2:	fb00 f202 	mul.w	r2, r0, r2
 80047e6:	440a      	add	r2, r1
 80047e8:	3240      	adds	r2, #64	@ 0x40
 80047ea:	8812      	ldrh	r2, [r2, #0]
 80047ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 80b5 	beq.w	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	212c      	movs	r1, #44	@ 0x2c
 8004804:	fb01 f303 	mul.w	r3, r1, r3
 8004808:	4413      	add	r3, r2
 800480a:	3355      	adds	r3, #85	@ 0x55
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	f083 0301 	eor.w	r3, r3, #1
 8004812:	b2d8      	uxtb	r0, r3
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	212c      	movs	r1, #44	@ 0x2c
 800481a:	fb01 f303 	mul.w	r3, r1, r3
 800481e:	4413      	add	r3, r2
 8004820:	3355      	adds	r3, #85	@ 0x55
 8004822:	4602      	mov	r2, r0
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	e09f      	b.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	212c      	movs	r1, #44	@ 0x2c
 800482e:	fb01 f303 	mul.w	r3, r1, r3
 8004832:	4413      	add	r3, r2
 8004834:	3361      	adds	r3, #97	@ 0x61
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	2b03      	cmp	r3, #3
 800483a:	d109      	bne.n	8004850 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	212c      	movs	r1, #44	@ 0x2c
 8004842:	fb01 f303 	mul.w	r3, r1, r3
 8004846:	4413      	add	r3, r2
 8004848:	3360      	adds	r3, #96	@ 0x60
 800484a:	2202      	movs	r2, #2
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	e08b      	b.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	212c      	movs	r1, #44	@ 0x2c
 8004856:	fb01 f303 	mul.w	r3, r1, r3
 800485a:	4413      	add	r3, r2
 800485c:	3361      	adds	r3, #97	@ 0x61
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b04      	cmp	r3, #4
 8004862:	d109      	bne.n	8004878 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	212c      	movs	r1, #44	@ 0x2c
 800486a:	fb01 f303 	mul.w	r3, r1, r3
 800486e:	4413      	add	r3, r2
 8004870:	3360      	adds	r3, #96	@ 0x60
 8004872:	2202      	movs	r2, #2
 8004874:	701a      	strb	r2, [r3, #0]
 8004876:	e077      	b.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	212c      	movs	r1, #44	@ 0x2c
 800487e:	fb01 f303 	mul.w	r3, r1, r3
 8004882:	4413      	add	r3, r2
 8004884:	3361      	adds	r3, #97	@ 0x61
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	2b05      	cmp	r3, #5
 800488a:	d109      	bne.n	80048a0 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	212c      	movs	r1, #44	@ 0x2c
 8004892:	fb01 f303 	mul.w	r3, r1, r3
 8004896:	4413      	add	r3, r2
 8004898:	3360      	adds	r3, #96	@ 0x60
 800489a:	2205      	movs	r2, #5
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	e063      	b.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	212c      	movs	r1, #44	@ 0x2c
 80048a6:	fb01 f303 	mul.w	r3, r1, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	3361      	adds	r3, #97	@ 0x61
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b06      	cmp	r3, #6
 80048b2:	d009      	beq.n	80048c8 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	212c      	movs	r1, #44	@ 0x2c
 80048ba:	fb01 f303 	mul.w	r3, r1, r3
 80048be:	4413      	add	r3, r2
 80048c0:	3361      	adds	r3, #97	@ 0x61
 80048c2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d14f      	bne.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	212c      	movs	r1, #44	@ 0x2c
 80048ce:	fb01 f303 	mul.w	r3, r1, r3
 80048d2:	4413      	add	r3, r2
 80048d4:	335c      	adds	r3, #92	@ 0x5c
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	202c      	movs	r0, #44	@ 0x2c
 80048e0:	fb00 f303 	mul.w	r3, r0, r3
 80048e4:	440b      	add	r3, r1
 80048e6:	335c      	adds	r3, #92	@ 0x5c
 80048e8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	212c      	movs	r1, #44	@ 0x2c
 80048f0:	fb01 f303 	mul.w	r3, r1, r3
 80048f4:	4413      	add	r3, r2
 80048f6:	335c      	adds	r3, #92	@ 0x5c
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d912      	bls.n	8004924 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	212c      	movs	r1, #44	@ 0x2c
 8004904:	fb01 f303 	mul.w	r3, r1, r3
 8004908:	4413      	add	r3, r2
 800490a:	335c      	adds	r3, #92	@ 0x5c
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	212c      	movs	r1, #44	@ 0x2c
 8004916:	fb01 f303 	mul.w	r3, r1, r3
 800491a:	4413      	add	r3, r2
 800491c:	3360      	adds	r3, #96	@ 0x60
 800491e:	2204      	movs	r2, #4
 8004920:	701a      	strb	r2, [r3, #0]
 8004922:	e021      	b.n	8004968 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	212c      	movs	r1, #44	@ 0x2c
 800492a:	fb01 f303 	mul.w	r3, r1, r3
 800492e:	4413      	add	r3, r2
 8004930:	3360      	adds	r3, #96	@ 0x60
 8004932:	2202      	movs	r2, #2
 8004934:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	015a      	lsls	r2, r3, #5
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	4413      	add	r3, r2
 800493e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800494c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004954:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	4413      	add	r3, r2
 800495e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004962:	461a      	mov	r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	4413      	add	r3, r2
 8004970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004974:	461a      	mov	r2, r3
 8004976:	2302      	movs	r3, #2
 8004978:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	b2d9      	uxtb	r1, r3
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	202c      	movs	r0, #44	@ 0x2c
 8004984:	fb00 f303 	mul.w	r3, r0, r3
 8004988:	4413      	add	r3, r2
 800498a:	3360      	adds	r3, #96	@ 0x60
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f00b f97f 	bl	800fc94 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004996:	bf00      	nop
 8004998:	3720      	adds	r7, #32
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b08a      	sub	sp, #40	@ 0x28
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	0c5b      	lsrs	r3, r3, #17
 80049c4:	f003 030f 	and.w	r3, r3, #15
 80049c8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	091b      	lsrs	r3, r3, #4
 80049ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049d2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d004      	beq.n	80049e4 <HCD_RXQLVL_IRQHandler+0x46>
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2b05      	cmp	r3, #5
 80049de:	f000 80a9 	beq.w	8004b34 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80049e2:	e0aa      	b.n	8004b3a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 80a6 	beq.w	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	212c      	movs	r1, #44	@ 0x2c
 80049f2:	fb01 f303 	mul.w	r3, r1, r3
 80049f6:	4413      	add	r3, r2
 80049f8:	3344      	adds	r3, #68	@ 0x44
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 809b 	beq.w	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	212c      	movs	r1, #44	@ 0x2c
 8004a08:	fb01 f303 	mul.w	r3, r1, r3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3350      	adds	r3, #80	@ 0x50
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	441a      	add	r2, r3
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	69bb      	ldr	r3, [r7, #24]
 8004a1a:	202c      	movs	r0, #44	@ 0x2c
 8004a1c:	fb00 f303 	mul.w	r3, r0, r3
 8004a20:	440b      	add	r3, r1
 8004a22:	334c      	adds	r3, #76	@ 0x4c
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d87a      	bhi.n	8004b20 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6818      	ldr	r0, [r3, #0]
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	212c      	movs	r1, #44	@ 0x2c
 8004a34:	fb01 f303 	mul.w	r3, r1, r3
 8004a38:	4413      	add	r3, r2
 8004a3a:	3344      	adds	r3, #68	@ 0x44
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	b292      	uxth	r2, r2
 8004a42:	4619      	mov	r1, r3
 8004a44:	f003 fdcc 	bl	80085e0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	212c      	movs	r1, #44	@ 0x2c
 8004a4e:	fb01 f303 	mul.w	r3, r1, r3
 8004a52:	4413      	add	r3, r2
 8004a54:	3344      	adds	r3, #68	@ 0x44
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	441a      	add	r2, r3
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	202c      	movs	r0, #44	@ 0x2c
 8004a62:	fb00 f303 	mul.w	r3, r0, r3
 8004a66:	440b      	add	r3, r1
 8004a68:	3344      	adds	r3, #68	@ 0x44
 8004a6a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	212c      	movs	r1, #44	@ 0x2c
 8004a72:	fb01 f303 	mul.w	r3, r1, r3
 8004a76:	4413      	add	r3, r2
 8004a78:	3350      	adds	r3, #80	@ 0x50
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	441a      	add	r2, r3
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	202c      	movs	r0, #44	@ 0x2c
 8004a86:	fb00 f303 	mul.w	r3, r0, r3
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3350      	adds	r3, #80	@ 0x50
 8004a8e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	015a      	lsls	r2, r3, #5
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	4413      	add	r3, r2
 8004a98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	0cdb      	lsrs	r3, r3, #19
 8004aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	212c      	movs	r1, #44	@ 0x2c
 8004aac:	fb01 f303 	mul.w	r3, r1, r3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	3340      	adds	r3, #64	@ 0x40
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d13c      	bne.n	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d039      	beq.n	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	015a      	lsls	r2, r3, #5
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	4413      	add	r3, r2
 8004acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ada:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ae2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	015a      	lsls	r2, r3, #5
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	4413      	add	r3, r2
 8004aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004af0:	461a      	mov	r2, r3
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	212c      	movs	r1, #44	@ 0x2c
 8004afc:	fb01 f303 	mul.w	r3, r1, r3
 8004b00:	4413      	add	r3, r2
 8004b02:	3354      	adds	r3, #84	@ 0x54
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	f083 0301 	eor.w	r3, r3, #1
 8004b0a:	b2d8      	uxtb	r0, r3
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	212c      	movs	r1, #44	@ 0x2c
 8004b12:	fb01 f303 	mul.w	r3, r1, r3
 8004b16:	4413      	add	r3, r2
 8004b18:	3354      	adds	r3, #84	@ 0x54
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	701a      	strb	r2, [r3, #0]
      break;
 8004b1e:	e00b      	b.n	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	212c      	movs	r1, #44	@ 0x2c
 8004b26:	fb01 f303 	mul.w	r3, r1, r3
 8004b2a:	4413      	add	r3, r2
 8004b2c:	3360      	adds	r3, #96	@ 0x60
 8004b2e:	2204      	movs	r2, #4
 8004b30:	701a      	strb	r2, [r3, #0]
      break;
 8004b32:	e001      	b.n	8004b38 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004b34:	bf00      	nop
 8004b36:	e000      	b.n	8004b3a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004b38:	bf00      	nop
  }
}
 8004b3a:	bf00      	nop
 8004b3c:	3728      	adds	r7, #40	@ 0x28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b086      	sub	sp, #24
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004b6e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d10b      	bne.n	8004b92 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d102      	bne.n	8004b8a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f00b f869 	bl	800fc5c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f003 0308 	and.w	r3, r3, #8
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d132      	bne.n	8004c02 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f043 0308 	orr.w	r3, r3, #8
 8004ba2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d126      	bne.n	8004bfc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d113      	bne.n	8004bde <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004bbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004bc0:	d106      	bne.n	8004bd0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2102      	movs	r1, #2
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f003 fe77 	bl	80088bc <USB_InitFSLSPClkSel>
 8004bce:	e011      	b.n	8004bf4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f003 fe70 	bl	80088bc <USB_InitFSLSPClkSel>
 8004bdc:	e00a      	b.n	8004bf4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d106      	bne.n	8004bf4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bec:	461a      	mov	r2, r3
 8004bee:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004bf2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f00b f85b 	bl	800fcb0 <HAL_HCD_PortEnabled_Callback>
 8004bfa:	e002      	b.n	8004c02 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f00b f865 	bl	800fccc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f003 0320 	and.w	r3, r3, #32
 8004c08:	2b20      	cmp	r3, #32
 8004c0a:	d103      	bne.n	8004c14 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	f043 0320 	orr.w	r3, r3, #32
 8004c12:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	6013      	str	r3, [r2, #0]
}
 8004c20:	bf00      	nop
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e12b      	b.n	8004e92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d106      	bne.n	8004c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fc fd30 	bl	80016b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	@ 0x24
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f002 fcda 	bl	8007644 <HAL_RCC_GetPCLK1Freq>
 8004c90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4a81      	ldr	r2, [pc, #516]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d807      	bhi.n	8004cac <HAL_I2C_Init+0x84>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4a80      	ldr	r2, [pc, #512]	@ (8004ea0 <HAL_I2C_Init+0x278>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	bf94      	ite	ls
 8004ca4:	2301      	movls	r3, #1
 8004ca6:	2300      	movhi	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	e006      	b.n	8004cba <HAL_I2C_Init+0x92>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4a7d      	ldr	r2, [pc, #500]	@ (8004ea4 <HAL_I2C_Init+0x27c>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	bf94      	ite	ls
 8004cb4:	2301      	movls	r3, #1
 8004cb6:	2300      	movhi	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e0e7      	b.n	8004e92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4a78      	ldr	r2, [pc, #480]	@ (8004ea8 <HAL_I2C_Init+0x280>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	0c9b      	lsrs	r3, r3, #18
 8004ccc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	4a6a      	ldr	r2, [pc, #424]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d802      	bhi.n	8004cfc <HAL_I2C_Init+0xd4>
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	e009      	b.n	8004d10 <HAL_I2C_Init+0xe8>
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d02:	fb02 f303 	mul.w	r3, r2, r3
 8004d06:	4a69      	ldr	r2, [pc, #420]	@ (8004eac <HAL_I2C_Init+0x284>)
 8004d08:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0c:	099b      	lsrs	r3, r3, #6
 8004d0e:	3301      	adds	r3, #1
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	430b      	orrs	r3, r1
 8004d16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	495c      	ldr	r1, [pc, #368]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004d2c:	428b      	cmp	r3, r1
 8004d2e:	d819      	bhi.n	8004d64 <HAL_I2C_Init+0x13c>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	1e59      	subs	r1, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d3e:	1c59      	adds	r1, r3, #1
 8004d40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d44:	400b      	ands	r3, r1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <HAL_I2C_Init+0x138>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1e59      	subs	r1, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d58:	3301      	adds	r3, #1
 8004d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d5e:	e051      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004d60:	2304      	movs	r3, #4
 8004d62:	e04f      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d111      	bne.n	8004d90 <HAL_I2C_Init+0x168>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	1e58      	subs	r0, r3, #1
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6859      	ldr	r1, [r3, #4]
 8004d74:	460b      	mov	r3, r1
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	440b      	add	r3, r1
 8004d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	bf0c      	ite	eq
 8004d88:	2301      	moveq	r3, #1
 8004d8a:	2300      	movne	r3, #0
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	e012      	b.n	8004db6 <HAL_I2C_Init+0x18e>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e58      	subs	r0, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6859      	ldr	r1, [r3, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	0099      	lsls	r1, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da6:	3301      	adds	r3, #1
 8004da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Init+0x196>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e022      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10e      	bne.n	8004de4 <HAL_I2C_Init+0x1bc>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	1e58      	subs	r0, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	440b      	add	r3, r1
 8004dd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dd8:	3301      	adds	r3, #1
 8004dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004de2:	e00f      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1e58      	subs	r0, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6859      	ldr	r1, [r3, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	0099      	lsls	r1, r3, #2
 8004df4:	440b      	add	r3, r1
 8004df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	6809      	ldr	r1, [r1, #0]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	69da      	ldr	r2, [r3, #28]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	6911      	ldr	r1, [r2, #16]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	68d2      	ldr	r2, [r2, #12]
 8004e3e:	4311      	orrs	r1, r2
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6812      	ldr	r2, [r2, #0]
 8004e44:	430b      	orrs	r3, r1
 8004e46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	695a      	ldr	r2, [r3, #20]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0201 	orr.w	r2, r2, #1
 8004e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	000186a0 	.word	0x000186a0
 8004ea0:	001e847f 	.word	0x001e847f
 8004ea4:	003d08ff 	.word	0x003d08ff
 8004ea8:	431bde83 	.word	0x431bde83
 8004eac:	10624dd3 	.word	0x10624dd3

08004eb0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e021      	b.n	8004f06 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2224      	movs	r2, #36	@ 0x24
 8004ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 0201 	bic.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fc fc54 	bl	8001788 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
	...

08004f10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4603      	mov	r3, r0
 8004f20:	817b      	strh	r3, [r7, #10]
 8004f22:	460b      	mov	r3, r1
 8004f24:	813b      	strh	r3, [r7, #8]
 8004f26:	4613      	mov	r3, r2
 8004f28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f2a:	f7fd fa37 	bl	800239c <HAL_GetTick>
 8004f2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b20      	cmp	r3, #32
 8004f3a:	f040 80d9 	bne.w	80050f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	2319      	movs	r3, #25
 8004f44:	2201      	movs	r2, #1
 8004f46:	496d      	ldr	r1, [pc, #436]	@ (80050fc <HAL_I2C_Mem_Write+0x1ec>)
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 fc8d 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f54:	2302      	movs	r3, #2
 8004f56:	e0cc      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d101      	bne.n	8004f66 <HAL_I2C_Mem_Write+0x56>
 8004f62:	2302      	movs	r3, #2
 8004f64:	e0c5      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d007      	beq.n	8004f8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2221      	movs	r2, #33	@ 0x21
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2240      	movs	r2, #64	@ 0x40
 8004fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a3a      	ldr	r2, [r7, #32]
 8004fb6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4a4d      	ldr	r2, [pc, #308]	@ (8005100 <HAL_I2C_Mem_Write+0x1f0>)
 8004fcc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fce:	88f8      	ldrh	r0, [r7, #6]
 8004fd0:	893a      	ldrh	r2, [r7, #8]
 8004fd2:	8979      	ldrh	r1, [r7, #10]
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	4603      	mov	r3, r0
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 fac4 	bl	800556c <I2C_RequestMemoryWrite>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d052      	beq.n	8005090 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e081      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fd0e 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005002:	2b04      	cmp	r3, #4
 8005004:	d107      	bne.n	8005016 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005014:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e06b      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	781a      	ldrb	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b04      	cmp	r3, #4
 8005056:	d11b      	bne.n	8005090 <HAL_I2C_Mem_Write+0x180>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800505c:	2b00      	cmp	r3, #0
 800505e:	d017      	beq.n	8005090 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005064:	781a      	ldrb	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005086:	b29b      	uxth	r3, r3
 8005088:	3b01      	subs	r3, #1
 800508a:	b29a      	uxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1aa      	bne.n	8004fee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 fcfa 	bl	8005a96 <I2C_WaitOnBTFFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00d      	beq.n	80050c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d107      	bne.n	80050c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e016      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	e000      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80050f0:	2302      	movs	r3, #2
  }
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	00100002 	.word	0x00100002
 8005100:	ffff0000 	.word	0xffff0000

08005104 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08c      	sub	sp, #48	@ 0x30
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	461a      	mov	r2, r3
 8005112:	4603      	mov	r3, r0
 8005114:	817b      	strh	r3, [r7, #10]
 8005116:	460b      	mov	r3, r1
 8005118:	813b      	strh	r3, [r7, #8]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800511e:	f7fd f93d 	bl	800239c <HAL_GetTick>
 8005122:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b20      	cmp	r3, #32
 800512e:	f040 8208 	bne.w	8005542 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	2319      	movs	r3, #25
 8005138:	2201      	movs	r2, #1
 800513a:	497b      	ldr	r1, [pc, #492]	@ (8005328 <HAL_I2C_Mem_Read+0x224>)
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 fb93 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005148:	2302      	movs	r3, #2
 800514a:	e1fb      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_I2C_Mem_Read+0x56>
 8005156:	2302      	movs	r3, #2
 8005158:	e1f4      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b01      	cmp	r3, #1
 800516e:	d007      	beq.n	8005180 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 0201 	orr.w	r2, r2, #1
 800517e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800518e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2222      	movs	r2, #34	@ 0x22
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2240      	movs	r2, #64	@ 0x40
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80051b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4a5b      	ldr	r2, [pc, #364]	@ (800532c <HAL_I2C_Mem_Read+0x228>)
 80051c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051c2:	88f8      	ldrh	r0, [r7, #6]
 80051c4:	893a      	ldrh	r2, [r7, #8]
 80051c6:	8979      	ldrh	r1, [r7, #10]
 80051c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	4603      	mov	r3, r0
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 fa60 	bl	8005698 <I2C_RequestMemoryRead>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e1b0      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d113      	bne.n	8005212 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ea:	2300      	movs	r3, #0
 80051ec:	623b      	str	r3, [r7, #32]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	623b      	str	r3, [r7, #32]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	623b      	str	r3, [r7, #32]
 80051fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	e184      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005216:	2b01      	cmp	r3, #1
 8005218:	d11b      	bne.n	8005252 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005228:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522a:	2300      	movs	r3, #0
 800522c:	61fb      	str	r3, [r7, #28]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	61fb      	str	r3, [r7, #28]
 800523e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800524e:	601a      	str	r2, [r3, #0]
 8005250:	e164      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005256:	2b02      	cmp	r3, #2
 8005258:	d11b      	bne.n	8005292 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005268:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800527a:	2300      	movs	r3, #0
 800527c:	61bb      	str	r3, [r7, #24]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	61bb      	str	r3, [r7, #24]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	61bb      	str	r3, [r7, #24]
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	e144      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005292:	2300      	movs	r3, #0
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695b      	ldr	r3, [r3, #20]
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	617b      	str	r3, [r7, #20]
 80052a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80052a8:	e138      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	f200 80f1 	bhi.w	8005496 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d123      	bne.n	8005304 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f000 fc29 	bl	8005b18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e139      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691a      	ldr	r2, [r3, #16]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	b2d2      	uxtb	r2, r2
 80052dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005302:	e10b      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005308:	2b02      	cmp	r3, #2
 800530a:	d14e      	bne.n	80053aa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800530c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530e:	9300      	str	r3, [sp, #0]
 8005310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005312:	2200      	movs	r2, #0
 8005314:	4906      	ldr	r1, [pc, #24]	@ (8005330 <HAL_I2C_Mem_Read+0x22c>)
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 faa6 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d008      	beq.n	8005334 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e10e      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
 8005326:	bf00      	nop
 8005328:	00100002 	.word	0x00100002
 800532c:	ffff0000 	.word	0xffff0000
 8005330:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005342:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691a      	ldr	r2, [r3, #16]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	b2d2      	uxtb	r2, r2
 8005350:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005360:	3b01      	subs	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536c:	b29b      	uxth	r3, r3
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	691a      	ldr	r2, [r3, #16]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	b2d2      	uxtb	r2, r2
 8005382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	1c5a      	adds	r2, r3, #1
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	3b01      	subs	r3, #1
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053a8:	e0b8      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b0:	2200      	movs	r2, #0
 80053b2:	4966      	ldr	r1, [pc, #408]	@ (800554c <HAL_I2C_Mem_Read+0x448>)
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 fa57 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0bf      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800540c:	2200      	movs	r2, #0
 800540e:	494f      	ldr	r1, [pc, #316]	@ (800554c <HAL_I2C_Mem_Read+0x448>)
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fa29 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e091      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800542e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547e:	3b01      	subs	r3, #1
 8005480:	b29a      	uxth	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800548a:	b29b      	uxth	r3, r3
 800548c:	3b01      	subs	r3, #1
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005494:	e042      	b.n	800551c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005498:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 fb3c 	bl	8005b18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e04c      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	691a      	ldr	r2, [r3, #16]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b4:	b2d2      	uxtb	r2, r2
 80054b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c6:	3b01      	subs	r3, #1
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d118      	bne.n	800551c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	691a      	ldr	r2, [r3, #16]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005506:	3b01      	subs	r3, #1
 8005508:	b29a      	uxth	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005512:	b29b      	uxth	r3, r3
 8005514:	3b01      	subs	r3, #1
 8005516:	b29a      	uxth	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005520:	2b00      	cmp	r3, #0
 8005522:	f47f aec2 	bne.w	80052aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2220      	movs	r2, #32
 800552a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800553e:	2300      	movs	r3, #0
 8005540:	e000      	b.n	8005544 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005542:	2302      	movs	r3, #2
  }
}
 8005544:	4618      	mov	r0, r3
 8005546:	3728      	adds	r7, #40	@ 0x28
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	00010004 	.word	0x00010004

08005550 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800555e:	b2db      	uxtb	r3, r3
}
 8005560:	4618      	mov	r0, r3
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b088      	sub	sp, #32
 8005570:	af02      	add	r7, sp, #8
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	4608      	mov	r0, r1
 8005576:	4611      	mov	r1, r2
 8005578:	461a      	mov	r2, r3
 800557a:	4603      	mov	r3, r0
 800557c:	817b      	strh	r3, [r7, #10]
 800557e:	460b      	mov	r3, r1
 8005580:	813b      	strh	r3, [r7, #8]
 8005582:	4613      	mov	r3, r2
 8005584:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005594:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	6a3b      	ldr	r3, [r7, #32]
 800559c:	2200      	movs	r2, #0
 800559e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 f960 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00d      	beq.n	80055ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055bc:	d103      	bne.n	80055c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e05f      	b.n	800568a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055ca:	897b      	ldrh	r3, [r7, #10]
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	461a      	mov	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80055d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055dc:	6a3a      	ldr	r2, [r7, #32]
 80055de:	492d      	ldr	r1, [pc, #180]	@ (8005694 <I2C_RequestMemoryWrite+0x128>)
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f000 f998 	bl	8005916 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e04c      	b.n	800568a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	617b      	str	r3, [r7, #20]
 8005604:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005608:	6a39      	ldr	r1, [r7, #32]
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f000 fa02 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00d      	beq.n	8005632 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561a:	2b04      	cmp	r3, #4
 800561c:	d107      	bne.n	800562e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800562c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e02b      	b.n	800568a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005632:	88fb      	ldrh	r3, [r7, #6]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d105      	bne.n	8005644 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005638:	893b      	ldrh	r3, [r7, #8]
 800563a:	b2da      	uxtb	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	611a      	str	r2, [r3, #16]
 8005642:	e021      	b.n	8005688 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005644:	893b      	ldrh	r3, [r7, #8]
 8005646:	0a1b      	lsrs	r3, r3, #8
 8005648:	b29b      	uxth	r3, r3
 800564a:	b2da      	uxtb	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005654:	6a39      	ldr	r1, [r7, #32]
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f9dc 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00d      	beq.n	800567e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	2b04      	cmp	r3, #4
 8005668:	d107      	bne.n	800567a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005678:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e005      	b.n	800568a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800567e:	893b      	ldrh	r3, [r7, #8]
 8005680:	b2da      	uxtb	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	00010002 	.word	0x00010002

08005698 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af02      	add	r7, sp, #8
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	4608      	mov	r0, r1
 80056a2:	4611      	mov	r1, r2
 80056a4:	461a      	mov	r2, r3
 80056a6:	4603      	mov	r3, r0
 80056a8:	817b      	strh	r3, [r7, #10]
 80056aa:	460b      	mov	r3, r1
 80056ac:	813b      	strh	r3, [r7, #8]
 80056ae:	4613      	mov	r3, r2
 80056b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	6a3b      	ldr	r3, [r7, #32]
 80056d8:	2200      	movs	r2, #0
 80056da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f8c2 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00d      	beq.n	8005706 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f8:	d103      	bne.n	8005702 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005700:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e0aa      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005706:	897b      	ldrh	r3, [r7, #10]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005714:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	6a3a      	ldr	r2, [r7, #32]
 800571a:	4952      	ldr	r1, [pc, #328]	@ (8005864 <I2C_RequestMemoryRead+0x1cc>)
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f8fa 	bl	8005916 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e097      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800572c:	2300      	movs	r3, #0
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	617b      	str	r3, [r7, #20]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	617b      	str	r3, [r7, #20]
 8005740:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005744:	6a39      	ldr	r1, [r7, #32]
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 f964 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00d      	beq.n	800576e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	2b04      	cmp	r3, #4
 8005758:	d107      	bne.n	800576a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005768:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e076      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800576e:	88fb      	ldrh	r3, [r7, #6]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d105      	bne.n	8005780 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005774:	893b      	ldrh	r3, [r7, #8]
 8005776:	b2da      	uxtb	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	611a      	str	r2, [r3, #16]
 800577e:	e021      	b.n	80057c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005780:	893b      	ldrh	r3, [r7, #8]
 8005782:	0a1b      	lsrs	r3, r3, #8
 8005784:	b29b      	uxth	r3, r3
 8005786:	b2da      	uxtb	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800578e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005790:	6a39      	ldr	r1, [r7, #32]
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f93e 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00d      	beq.n	80057ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	2b04      	cmp	r3, #4
 80057a4:	d107      	bne.n	80057b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e050      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057ba:	893b      	ldrh	r3, [r7, #8]
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057c6:	6a39      	ldr	r1, [r7, #32]
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f000 f923 	bl	8005a14 <I2C_WaitOnTXEFlagUntilTimeout>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00d      	beq.n	80057f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d107      	bne.n	80057ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e035      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	6a3b      	ldr	r3, [r7, #32]
 8005806:	2200      	movs	r2, #0
 8005808:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f000 f82b 	bl	8005868 <I2C_WaitOnFlagUntilTimeout>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00d      	beq.n	8005834 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005826:	d103      	bne.n	8005830 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800582e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e013      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005834:	897b      	ldrh	r3, [r7, #10]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	b2da      	uxtb	r2, r3
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	6a3a      	ldr	r2, [r7, #32]
 8005848:	4906      	ldr	r1, [pc, #24]	@ (8005864 <I2C_RequestMemoryRead+0x1cc>)
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f863 	bl	8005916 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3718      	adds	r7, #24
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	00010002 	.word	0x00010002

08005868 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	603b      	str	r3, [r7, #0]
 8005874:	4613      	mov	r3, r2
 8005876:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005878:	e025      	b.n	80058c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d021      	beq.n	80058c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005882:	f7fc fd8b 	bl	800239c <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	429a      	cmp	r2, r3
 8005890:	d302      	bcc.n	8005898 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d116      	bne.n	80058c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b2:	f043 0220 	orr.w	r2, r3, #32
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e023      	b.n	800590e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	0c1b      	lsrs	r3, r3, #16
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d10d      	bne.n	80058ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	43da      	mvns	r2, r3
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	4013      	ands	r3, r2
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	bf0c      	ite	eq
 80058e2:	2301      	moveq	r3, #1
 80058e4:	2300      	movne	r3, #0
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	461a      	mov	r2, r3
 80058ea:	e00c      	b.n	8005906 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	43da      	mvns	r2, r3
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	4013      	ands	r3, r2
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	bf0c      	ite	eq
 80058fe:	2301      	moveq	r3, #1
 8005900:	2300      	movne	r3, #0
 8005902:	b2db      	uxtb	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	79fb      	ldrb	r3, [r7, #7]
 8005908:	429a      	cmp	r2, r3
 800590a:	d0b6      	beq.n	800587a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005924:	e051      	b.n	80059ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005934:	d123      	bne.n	800597e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005944:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800594e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	f043 0204 	orr.w	r2, r3, #4
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e046      	b.n	8005a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005984:	d021      	beq.n	80059ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005986:	f7fc fd09 	bl	800239c <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	429a      	cmp	r2, r3
 8005994:	d302      	bcc.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d116      	bne.n	80059ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2220      	movs	r2, #32
 80059a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b6:	f043 0220 	orr.w	r2, r3, #32
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e020      	b.n	8005a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	0c1b      	lsrs	r3, r3, #16
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d10c      	bne.n	80059ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	43da      	mvns	r2, r3
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	4013      	ands	r3, r2
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	bf14      	ite	ne
 80059e6:	2301      	movne	r3, #1
 80059e8:	2300      	moveq	r3, #0
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	e00b      	b.n	8005a06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	43da      	mvns	r2, r3
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	4013      	ands	r3, r2
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bf14      	ite	ne
 8005a00:	2301      	movne	r3, #1
 8005a02:	2300      	moveq	r3, #0
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d18d      	bne.n	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a20:	e02d      	b.n	8005a7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f000 f8ce 	bl	8005bc4 <I2C_IsAcknowledgeFailed>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e02d      	b.n	8005a8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a38:	d021      	beq.n	8005a7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3a:	f7fc fcaf 	bl	800239c <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d302      	bcc.n	8005a50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d116      	bne.n	8005a7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6a:	f043 0220 	orr.w	r2, r3, #32
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e007      	b.n	8005a8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a88:	2b80      	cmp	r3, #128	@ 0x80
 8005a8a:	d1ca      	bne.n	8005a22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b084      	sub	sp, #16
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	60f8      	str	r0, [r7, #12]
 8005a9e:	60b9      	str	r1, [r7, #8]
 8005aa0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005aa2:	e02d      	b.n	8005b00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f88d 	bl	8005bc4 <I2C_IsAcknowledgeFailed>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e02d      	b.n	8005b10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aba:	d021      	beq.n	8005b00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005abc:	f7fc fc6e 	bl	800239c <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d302      	bcc.n	8005ad2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d116      	bne.n	8005b00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aec:	f043 0220 	orr.w	r2, r3, #32
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e007      	b.n	8005b10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	f003 0304 	and.w	r3, r3, #4
 8005b0a:	2b04      	cmp	r3, #4
 8005b0c:	d1ca      	bne.n	8005aa4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b24:	e042      	b.n	8005bac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	f003 0310 	and.w	r3, r3, #16
 8005b30:	2b10      	cmp	r3, #16
 8005b32:	d119      	bne.n	8005b68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f06f 0210 	mvn.w	r2, #16
 8005b3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e029      	b.n	8005bbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b68:	f7fc fc18 	bl	800239c <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d302      	bcc.n	8005b7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d116      	bne.n	8005bac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2220      	movs	r2, #32
 8005b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b98:	f043 0220 	orr.w	r2, r3, #32
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e007      	b.n	8005bbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb6:	2b40      	cmp	r3, #64	@ 0x40
 8005bb8:	d1b5      	bne.n	8005b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bda:	d11b      	bne.n	8005c14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005be4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c00:	f043 0204 	orr.w	r2, r3, #4
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e000      	b.n	8005c16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
	...

08005c24 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e128      	b.n	8005e88 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d109      	bne.n	8005c56 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a90      	ldr	r2, [pc, #576]	@ (8005e90 <HAL_I2S_Init+0x26c>)
 8005c4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f7fb fded 	bl	8001830 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2202      	movs	r2, #2
 8005c5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005c6c:	f023 030f 	bic.w	r3, r3, #15
 8005c70:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2202      	movs	r2, #2
 8005c78:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d060      	beq.n	8005d44 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d102      	bne.n	8005c90 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005c8a:	2310      	movs	r3, #16
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	e001      	b.n	8005c94 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005c90:	2320      	movs	r3, #32
 8005c92:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	2b20      	cmp	r3, #32
 8005c9a:	d802      	bhi.n	8005ca2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005ca2:	2001      	movs	r0, #1
 8005ca4:	f001 fe14 	bl	80078d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005ca8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb2:	d125      	bne.n	8005d00 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d010      	beq.n	8005cde <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	005b      	lsls	r3, r3, #1
 8005cce:	461a      	mov	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd8:	3305      	adds	r3, #5
 8005cda:	613b      	str	r3, [r7, #16]
 8005cdc:	e01f      	b.n	8005d1e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	00db      	lsls	r3, r3, #3
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ce8:	4613      	mov	r3, r2
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	4413      	add	r3, r2
 8005cee:	005b      	lsls	r3, r3, #1
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfa:	3305      	adds	r3, #5
 8005cfc:	613b      	str	r3, [r7, #16]
 8005cfe:	e00e      	b.n	8005d1e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	005b      	lsls	r3, r3, #1
 8005d10:	461a      	mov	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d1a:	3305      	adds	r3, #5
 8005d1c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	4a5c      	ldr	r2, [pc, #368]	@ (8005e94 <HAL_I2S_Init+0x270>)
 8005d22:	fba2 2303 	umull	r2, r3, r2, r3
 8005d26:	08db      	lsrs	r3, r3, #3
 8005d28:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005d32:	693a      	ldr	r2, [r7, #16]
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	085b      	lsrs	r3, r3, #1
 8005d3a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	021b      	lsls	r3, r3, #8
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	e003      	b.n	8005d4c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005d44:	2302      	movs	r3, #2
 8005d46:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d902      	bls.n	8005d58 <HAL_I2S_Init+0x134>
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	2bff      	cmp	r3, #255	@ 0xff
 8005d56:	d907      	bls.n	8005d68 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5c:	f043 0210 	orr.w	r2, r3, #16
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e08f      	b.n	8005e88 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	691a      	ldr	r2, [r3, #16]
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	ea42 0103 	orr.w	r1, r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005d86:	f023 030f 	bic.w	r3, r3, #15
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6851      	ldr	r1, [r2, #4]
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6892      	ldr	r2, [r2, #8]
 8005d92:	4311      	orrs	r1, r2
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	68d2      	ldr	r2, [r2, #12]
 8005d98:	4311      	orrs	r1, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6992      	ldr	r2, [r2, #24]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	431a      	orrs	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005daa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d161      	bne.n	8005e78 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a38      	ldr	r2, [pc, #224]	@ (8005e98 <HAL_I2S_Init+0x274>)
 8005db8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a37      	ldr	r2, [pc, #220]	@ (8005e9c <HAL_I2S_Init+0x278>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d101      	bne.n	8005dc8 <HAL_I2S_Init+0x1a4>
 8005dc4:	4b36      	ldr	r3, [pc, #216]	@ (8005ea0 <HAL_I2S_Init+0x27c>)
 8005dc6:	e001      	b.n	8005dcc <HAL_I2S_Init+0x1a8>
 8005dc8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	4932      	ldr	r1, [pc, #200]	@ (8005e9c <HAL_I2S_Init+0x278>)
 8005dd4:	428a      	cmp	r2, r1
 8005dd6:	d101      	bne.n	8005ddc <HAL_I2S_Init+0x1b8>
 8005dd8:	4a31      	ldr	r2, [pc, #196]	@ (8005ea0 <HAL_I2S_Init+0x27c>)
 8005dda:	e001      	b.n	8005de0 <HAL_I2S_Init+0x1bc>
 8005ddc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005de0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005de4:	f023 030f 	bic.w	r3, r3, #15
 8005de8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a2b      	ldr	r2, [pc, #172]	@ (8005e9c <HAL_I2S_Init+0x278>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d101      	bne.n	8005df8 <HAL_I2S_Init+0x1d4>
 8005df4:	4b2a      	ldr	r3, [pc, #168]	@ (8005ea0 <HAL_I2S_Init+0x27c>)
 8005df6:	e001      	b.n	8005dfc <HAL_I2S_Init+0x1d8>
 8005df8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a25      	ldr	r2, [pc, #148]	@ (8005e9c <HAL_I2S_Init+0x278>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d101      	bne.n	8005e0e <HAL_I2S_Init+0x1ea>
 8005e0a:	4b25      	ldr	r3, [pc, #148]	@ (8005ea0 <HAL_I2S_Init+0x27c>)
 8005e0c:	e001      	b.n	8005e12 <HAL_I2S_Init+0x1ee>
 8005e0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1e:	d003      	beq.n	8005e28 <HAL_I2S_Init+0x204>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d103      	bne.n	8005e30 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005e28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e2c:	613b      	str	r3, [r7, #16]
 8005e2e:	e001      	b.n	8005e34 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005e30:	2300      	movs	r3, #0
 8005e32:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e52:	4313      	orrs	r3, r2
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	897b      	ldrh	r3, [r7, #10]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005e60:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a0d      	ldr	r2, [pc, #52]	@ (8005e9c <HAL_I2S_Init+0x278>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d101      	bne.n	8005e70 <HAL_I2S_Init+0x24c>
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea0 <HAL_I2S_Init+0x27c>)
 8005e6e:	e001      	b.n	8005e74 <HAL_I2S_Init+0x250>
 8005e70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e74:	897a      	ldrh	r2, [r7, #10]
 8005e76:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3720      	adds	r7, #32
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	08006729 	.word	0x08006729
 8005e94:	cccccccd 	.word	0xcccccccd
 8005e98:	080068b1 	.word	0x080068b1
 8005e9c:	40003800 	.word	0x40003800
 8005ea0:	40003400 	.word	0x40003400

08005ea4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_I2S_Transmit_DMA+0x1a>
 8005eb8:	88fb      	ldrh	r3, [r7, #6]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d101      	bne.n	8005ec2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e08e      	b.n	8005fe0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d101      	bne.n	8005ed2 <HAL_I2S_Transmit_DMA+0x2e>
 8005ece:	2302      	movs	r3, #2
 8005ed0:	e086      	b.n	8005fe0 <HAL_I2S_Transmit_DMA+0x13c>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d005      	beq.n	8005ef2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8005eee:	2302      	movs	r3, #2
 8005ef0:	e076      	b.n	8005fe0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	68ba      	ldr	r2, [r7, #8]
 8005f04:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2b03      	cmp	r3, #3
 8005f16:	d002      	beq.n	8005f1e <HAL_I2S_Transmit_DMA+0x7a>
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	2b05      	cmp	r3, #5
 8005f1c:	d10a      	bne.n	8005f34 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005f1e:	88fb      	ldrh	r3, [r7, #6]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005f28:	88fb      	ldrh	r3, [r7, #6]
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f32:	e005      	b.n	8005f40 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	88fa      	ldrh	r2, [r7, #6]
 8005f38:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	88fa      	ldrh	r2, [r7, #6]
 8005f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f44:	4a28      	ldr	r2, [pc, #160]	@ (8005fe8 <HAL_I2S_Transmit_DMA+0x144>)
 8005f46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4c:	4a27      	ldr	r2, [pc, #156]	@ (8005fec <HAL_I2S_Transmit_DMA+0x148>)
 8005f4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f54:	4a26      	ldr	r2, [pc, #152]	@ (8005ff0 <HAL_I2S_Transmit_DMA+0x14c>)
 8005f56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005f60:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005f68:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005f70:	f7fc fc62 	bl	8002838 <HAL_DMA_Start_IT>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00f      	beq.n	8005f9a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7e:	f043 0208 	orr.w	r2, r3, #8
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e022      	b.n	8005fe0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d107      	bne.n	8005fb8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	69da      	ldr	r2, [r3, #28]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005fb6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d107      	bne.n	8005fd6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f042 0202 	orr.w	r2, r2, #2
 8005fd4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	08006607 	.word	0x08006607
 8005fec:	080065c5 	.word	0x080065c5
 8005ff0:	08006623 	.word	0x08006623

08005ff4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_I2S_DMAPause+0x18>
 8006008:	2302      	movs	r3, #2
 800600a:	e04a      	b.n	80060a2 <HAL_I2S_DMAPause+0xae>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b03      	cmp	r3, #3
 800601e:	d108      	bne.n	8006032 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	685a      	ldr	r2, [r3, #4]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 0202 	bic.w	r2, r2, #2
 800602e:	605a      	str	r2, [r3, #4]
 8006030:	e032      	b.n	8006098 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b04      	cmp	r3, #4
 800603c:	d108      	bne.n	8006050 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0201 	bic.w	r2, r2, #1
 800604c:	605a      	str	r2, [r3, #4]
 800604e:	e023      	b.n	8006098 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b05      	cmp	r3, #5
 800605a:	d11d      	bne.n	8006098 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0203 	bic.w	r2, r2, #3
 800606a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a0f      	ldr	r2, [pc, #60]	@ (80060b0 <HAL_I2S_DMAPause+0xbc>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d101      	bne.n	800607a <HAL_I2S_DMAPause+0x86>
 8006076:	4b0f      	ldr	r3, [pc, #60]	@ (80060b4 <HAL_I2S_DMAPause+0xc0>)
 8006078:	e001      	b.n	800607e <HAL_I2S_DMAPause+0x8a>
 800607a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	490a      	ldr	r1, [pc, #40]	@ (80060b0 <HAL_I2S_DMAPause+0xbc>)
 8006086:	428b      	cmp	r3, r1
 8006088:	d101      	bne.n	800608e <HAL_I2S_DMAPause+0x9a>
 800608a:	4b0a      	ldr	r3, [pc, #40]	@ (80060b4 <HAL_I2S_DMAPause+0xc0>)
 800608c:	e001      	b.n	8006092 <HAL_I2S_DMAPause+0x9e>
 800608e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006092:	f022 0203 	bic.w	r2, r2, #3
 8006096:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	40003800 	.word	0x40003800
 80060b4:	40003400 	.word	0x40003400

080060b8 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_I2S_DMAResume+0x18>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e07d      	b.n	80061cc <HAL_I2S_DMAResume+0x114>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d108      	bne.n	80060f6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0202 	orr.w	r2, r2, #2
 80060f2:	605a      	str	r2, [r3, #4]
 80060f4:	e056      	b.n	80061a4 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b04      	cmp	r3, #4
 8006100:	d108      	bne.n	8006114 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0201 	orr.w	r2, r2, #1
 8006110:	605a      	str	r2, [r3, #4]
 8006112:	e047      	b.n	80061a4 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b05      	cmp	r3, #5
 800611e:	d141      	bne.n	80061a4 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f042 0203 	orr.w	r2, r2, #3
 800612e:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a28      	ldr	r2, [pc, #160]	@ (80061d8 <HAL_I2S_DMAResume+0x120>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d101      	bne.n	800613e <HAL_I2S_DMAResume+0x86>
 800613a:	4b28      	ldr	r3, [pc, #160]	@ (80061dc <HAL_I2S_DMAResume+0x124>)
 800613c:	e001      	b.n	8006142 <HAL_I2S_DMAResume+0x8a>
 800613e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4923      	ldr	r1, [pc, #140]	@ (80061d8 <HAL_I2S_DMAResume+0x120>)
 800614a:	428b      	cmp	r3, r1
 800614c:	d101      	bne.n	8006152 <HAL_I2S_DMAResume+0x9a>
 800614e:	4b23      	ldr	r3, [pc, #140]	@ (80061dc <HAL_I2S_DMAResume+0x124>)
 8006150:	e001      	b.n	8006156 <HAL_I2S_DMAResume+0x9e>
 8006152:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006156:	f042 0203 	orr.w	r2, r2, #3
 800615a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1d      	ldr	r2, [pc, #116]	@ (80061d8 <HAL_I2S_DMAResume+0x120>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d101      	bne.n	800616a <HAL_I2S_DMAResume+0xb2>
 8006166:	4b1d      	ldr	r3, [pc, #116]	@ (80061dc <HAL_I2S_DMAResume+0x124>)
 8006168:	e001      	b.n	800616e <HAL_I2S_DMAResume+0xb6>
 800616a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006174:	2b00      	cmp	r3, #0
 8006176:	d115      	bne.n	80061a4 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a16      	ldr	r2, [pc, #88]	@ (80061d8 <HAL_I2S_DMAResume+0x120>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d101      	bne.n	8006186 <HAL_I2S_DMAResume+0xce>
 8006182:	4b16      	ldr	r3, [pc, #88]	@ (80061dc <HAL_I2S_DMAResume+0x124>)
 8006184:	e001      	b.n	800618a <HAL_I2S_DMAResume+0xd2>
 8006186:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800618a:	69da      	ldr	r2, [r3, #28]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4911      	ldr	r1, [pc, #68]	@ (80061d8 <HAL_I2S_DMAResume+0x120>)
 8006192:	428b      	cmp	r3, r1
 8006194:	d101      	bne.n	800619a <HAL_I2S_DMAResume+0xe2>
 8006196:	4b11      	ldr	r3, [pc, #68]	@ (80061dc <HAL_I2S_DMAResume+0x124>)
 8006198:	e001      	b.n	800619e <HAL_I2S_DMAResume+0xe6>
 800619a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800619e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061a2:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d107      	bne.n	80061c2 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69da      	ldr	r2, [r3, #28]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061c0:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr
 80061d8:	40003800 	.word	0x40003800
 80061dc:	40003400 	.word	0x40003400

080061e0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80061e8:	2300      	movs	r3, #0
 80061ea:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f4:	d004      	beq.n	8006200 <HAL_I2S_DMAStop+0x20>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f040 80d1 	bne.w	80063a2 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00f      	beq.n	8006228 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620c:	4618      	mov	r0, r3
 800620e:	f7fc fb6b 	bl	80028e8 <HAL_DMA_Abort>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d007      	beq.n	8006228 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621c:	f043 0208 	orr.w	r2, r3, #8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006228:	2364      	movs	r3, #100	@ 0x64
 800622a:	2201      	movs	r2, #1
 800622c:	2102      	movs	r1, #2
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 fb04 	bl	800683c <I2S_WaitFlagStateUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00b      	beq.n	8006252 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623e:	f043 0201 	orr.w	r2, r3, #1
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006252:	2364      	movs	r3, #100	@ 0x64
 8006254:	2200      	movs	r2, #0
 8006256:	2180      	movs	r1, #128	@ 0x80
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 faef 	bl	800683c <I2S_WaitFlagStateUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00b      	beq.n	800627c <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006268:	f043 0201 	orr.w	r2, r3, #1
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	69da      	ldr	r2, [r3, #28]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800628a:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800628c:	2300      	movs	r3, #0
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0202 	bic.w	r2, r2, #2
 80062a8:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b05      	cmp	r3, #5
 80062b4:	f040 8165 	bne.w	8006582 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00f      	beq.n	80062e0 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7fc fb0f 	bl	80028e8 <HAL_DMA_Abort>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d007      	beq.n	80062e0 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d4:	f043 0208 	orr.w	r2, r3, #8
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a8a      	ldr	r2, [pc, #552]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d101      	bne.n	80062ee <HAL_I2S_DMAStop+0x10e>
 80062ea:	4b8a      	ldr	r3, [pc, #552]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 80062ec:	e001      	b.n	80062f2 <HAL_I2S_DMAStop+0x112>
 80062ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4985      	ldr	r1, [pc, #532]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80062fa:	428b      	cmp	r3, r1
 80062fc:	d101      	bne.n	8006302 <HAL_I2S_DMAStop+0x122>
 80062fe:	4b85      	ldr	r3, [pc, #532]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 8006300:	e001      	b.n	8006306 <HAL_I2S_DMAStop+0x126>
 8006302:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800630a:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 800630c:	2300      	movs	r3, #0
 800630e:	613b      	str	r3, [r7, #16]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a7e      	ldr	r2, [pc, #504]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d101      	bne.n	800631e <HAL_I2S_DMAStop+0x13e>
 800631a:	4b7e      	ldr	r3, [pc, #504]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 800631c:	e001      	b.n	8006322 <HAL_I2S_DMAStop+0x142>
 800631e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	613b      	str	r3, [r7, #16]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a79      	ldr	r2, [pc, #484]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d101      	bne.n	8006334 <HAL_I2S_DMAStop+0x154>
 8006330:	4b78      	ldr	r3, [pc, #480]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 8006332:	e001      	b.n	8006338 <HAL_I2S_DMAStop+0x158>
 8006334:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	613b      	str	r3, [r7, #16]
 800633c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a73      	ldr	r2, [pc, #460]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d101      	bne.n	800634c <HAL_I2S_DMAStop+0x16c>
 8006348:	4b72      	ldr	r3, [pc, #456]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 800634a:	e001      	b.n	8006350 <HAL_I2S_DMAStop+0x170>
 800634c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	496e      	ldr	r1, [pc, #440]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 8006358:	428b      	cmp	r3, r1
 800635a:	d101      	bne.n	8006360 <HAL_I2S_DMAStop+0x180>
 800635c:	4b6d      	ldr	r3, [pc, #436]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 800635e:	e001      	b.n	8006364 <HAL_I2S_DMAStop+0x184>
 8006360:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006364:	f022 0201 	bic.w	r2, r2, #1
 8006368:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10c      	bne.n	800638c <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006376:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800638a:	e0fa      	b.n	8006582 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a5f      	ldr	r2, [pc, #380]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d101      	bne.n	800639a <HAL_I2S_DMAStop+0x1ba>
 8006396:	4b5f      	ldr	r3, [pc, #380]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 8006398:	e001      	b.n	800639e <HAL_I2S_DMAStop+0x1be>
 800639a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800639e:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80063a0:	e0ef      	b.n	8006582 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063aa:	d005      	beq.n	80063b8 <HAL_I2S_DMAStop+0x1d8>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063b4:	f040 80e5 	bne.w	8006582 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00f      	beq.n	80063e0 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7fc fa8f 	bl	80028e8 <HAL_DMA_Abort>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d007      	beq.n	80063e0 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d4:	f043 0208 	orr.w	r2, r3, #8
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b05      	cmp	r3, #5
 80063ea:	f040 809a 	bne.w	8006522 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00f      	beq.n	8006416 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fc fa74 	bl	80028e8 <HAL_DMA_Abort>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d007      	beq.n	8006416 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640a:	f043 0208 	orr.w	r2, r3, #8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8006416:	f7fb ffc1 	bl	800239c <HAL_GetTick>
 800641a:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800641c:	e012      	b.n	8006444 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800641e:	f7fb ffbd 	bl	800239c <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	2b64      	cmp	r3, #100	@ 0x64
 800642a:	d90b      	bls.n	8006444 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006430:	f043 0201 	orr.w	r2, r3, #1
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a31      	ldr	r2, [pc, #196]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d101      	bne.n	8006452 <HAL_I2S_DMAStop+0x272>
 800644e:	4b31      	ldr	r3, [pc, #196]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 8006450:	e001      	b.n	8006456 <HAL_I2S_DMAStop+0x276>
 8006452:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f003 0302 	and.w	r3, r3, #2
 800645c:	2b02      	cmp	r3, #2
 800645e:	d1de      	bne.n	800641e <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006460:	e012      	b.n	8006488 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8006462:	f7fb ff9b 	bl	800239c <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	2b64      	cmp	r3, #100	@ 0x64
 800646e:	d90b      	bls.n	8006488 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006474:	f043 0201 	orr.w	r2, r3, #1
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a20      	ldr	r2, [pc, #128]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d101      	bne.n	8006496 <HAL_I2S_DMAStop+0x2b6>
 8006492:	4b20      	ldr	r3, [pc, #128]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 8006494:	e001      	b.n	800649a <HAL_I2S_DMAStop+0x2ba>
 8006496:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a0:	2b80      	cmp	r3, #128	@ 0x80
 80064a2:	d0de      	beq.n	8006462 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a19      	ldr	r2, [pc, #100]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d101      	bne.n	80064b2 <HAL_I2S_DMAStop+0x2d2>
 80064ae:	4b19      	ldr	r3, [pc, #100]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 80064b0:	e001      	b.n	80064b6 <HAL_I2S_DMAStop+0x2d6>
 80064b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064b6:	69da      	ldr	r2, [r3, #28]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4914      	ldr	r1, [pc, #80]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80064be:	428b      	cmp	r3, r1
 80064c0:	d101      	bne.n	80064c6 <HAL_I2S_DMAStop+0x2e6>
 80064c2:	4b14      	ldr	r3, [pc, #80]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 80064c4:	e001      	b.n	80064ca <HAL_I2S_DMAStop+0x2ea>
 80064c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ce:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80064d0:	2300      	movs	r3, #0
 80064d2:	60fb      	str	r3, [r7, #12]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a0d      	ldr	r2, [pc, #52]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d101      	bne.n	80064e2 <HAL_I2S_DMAStop+0x302>
 80064de:	4b0d      	ldr	r3, [pc, #52]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 80064e0:	e001      	b.n	80064e6 <HAL_I2S_DMAStop+0x306>
 80064e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a07      	ldr	r2, [pc, #28]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d101      	bne.n	80064fa <HAL_I2S_DMAStop+0x31a>
 80064f6:	4b07      	ldr	r3, [pc, #28]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 80064f8:	e001      	b.n	80064fe <HAL_I2S_DMAStop+0x31e>
 80064fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4902      	ldr	r1, [pc, #8]	@ (8006510 <HAL_I2S_DMAStop+0x330>)
 8006506:	428b      	cmp	r3, r1
 8006508:	d106      	bne.n	8006518 <HAL_I2S_DMAStop+0x338>
 800650a:	4b02      	ldr	r3, [pc, #8]	@ (8006514 <HAL_I2S_DMAStop+0x334>)
 800650c:	e006      	b.n	800651c <HAL_I2S_DMAStop+0x33c>
 800650e:	bf00      	nop
 8006510:	40003800 	.word	0x40003800
 8006514:	40003400 	.word	0x40003400
 8006518:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800651c:	f022 0202 	bic.w	r2, r2, #2
 8006520:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69da      	ldr	r2, [r3, #28]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006530:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006532:	2300      	movs	r3, #0
 8006534:	60bb      	str	r3, [r7, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	60bb      	str	r3, [r7, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0201 	bic.w	r2, r2, #1
 8006556:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006560:	d10c      	bne.n	800657c <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006566:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	77fb      	strb	r3, [r7, #31]
 800657a:	e002      	b.n	8006582 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 800658a:	7ffb      	ldrb	r3, [r7, #31]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3720      	adds	r7, #32
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065b6:	b2db      	uxtb	r3, r3
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10e      	bne.n	80065f8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0202 	bic.w	r2, r2, #2
 80065e8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f7fa f87d 	bl	80006f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80065fe:	bf00      	nop
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}

08006606 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006606:	b580      	push	{r7, lr}
 8006608:	b084      	sub	sp, #16
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006612:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f7fa f881 	bl	800071c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800661a:	bf00      	nop
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800662e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0203 	bic.w	r2, r2, #3
 800663e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006658:	f043 0208 	orr.w	r2, r3, #8
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f7fa f9cb 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006666:	bf00      	nop
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}

0800666e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b082      	sub	sp, #8
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667a:	881a      	ldrh	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006686:	1c9a      	adds	r2, r3, #2
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d10e      	bne.n	80066c2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80066b2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7fa f81b 	bl	80006f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80066c2:	bf00      	nop
 80066c4:	3708      	adds	r7, #8
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b082      	sub	sp, #8
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066dc:	b292      	uxth	r2, r2
 80066de:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e4:	1c9a      	adds	r2, r3, #2
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	3b01      	subs	r3, #1
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10e      	bne.n	8006720 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006710:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7ff ff3a 	bl	8006594 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006720:	bf00      	nop
 8006722:	3708      	adds	r7, #8
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b04      	cmp	r3, #4
 8006742:	d13a      	bne.n	80067ba <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b01      	cmp	r3, #1
 800674c:	d109      	bne.n	8006762 <I2S_IRQHandler+0x3a>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006758:	2b40      	cmp	r3, #64	@ 0x40
 800675a:	d102      	bne.n	8006762 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f7ff ffb4 	bl	80066ca <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006768:	2b40      	cmp	r3, #64	@ 0x40
 800676a:	d126      	bne.n	80067ba <I2S_IRQHandler+0x92>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f003 0320 	and.w	r3, r3, #32
 8006776:	2b20      	cmp	r3, #32
 8006778:	d11f      	bne.n	80067ba <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006788:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	613b      	str	r3, [r7, #16]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	613b      	str	r3, [r7, #16]
 800679e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ac:	f043 0202 	orr.w	r2, r3, #2
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7fa f921 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b03      	cmp	r3, #3
 80067c4:	d136      	bne.n	8006834 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d109      	bne.n	80067e4 <I2S_IRQHandler+0xbc>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067da:	2b80      	cmp	r3, #128	@ 0x80
 80067dc:	d102      	bne.n	80067e4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f7ff ff45 	bl	800666e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f003 0308 	and.w	r3, r3, #8
 80067ea:	2b08      	cmp	r3, #8
 80067ec:	d122      	bne.n	8006834 <I2S_IRQHandler+0x10c>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f003 0320 	and.w	r3, r3, #32
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d11b      	bne.n	8006834 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800680a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	60fb      	str	r3, [r7, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006826:	f043 0204 	orr.w	r2, r3, #4
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7fa f8e4 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006834:	bf00      	nop
 8006836:	3718      	adds	r7, #24
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	60f8      	str	r0, [r7, #12]
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	603b      	str	r3, [r7, #0]
 8006848:	4613      	mov	r3, r2
 800684a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800684c:	f7fb fda6 	bl	800239c <HAL_GetTick>
 8006850:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006852:	e018      	b.n	8006886 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685a:	d014      	beq.n	8006886 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800685c:	f7fb fd9e 	bl	800239c <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	429a      	cmp	r2, r3
 800686a:	d902      	bls.n	8006872 <I2S_WaitFlagStateUntilTimeout+0x36>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d109      	bne.n	8006886 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2201      	movs	r2, #1
 8006876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e00f      	b.n	80068a6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	4013      	ands	r3, r2
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	429a      	cmp	r2, r3
 8006894:	bf0c      	ite	eq
 8006896:	2301      	moveq	r3, #1
 8006898:	2300      	movne	r3, #0
 800689a:	b2db      	uxtb	r3, r3
 800689c:	461a      	mov	r2, r3
 800689e:	79fb      	ldrb	r3, [r7, #7]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d1d7      	bne.n	8006854 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3718      	adds	r7, #24
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
	...

080068b0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a92      	ldr	r2, [pc, #584]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d101      	bne.n	80068ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80068ca:	4b92      	ldr	r3, [pc, #584]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068cc:	e001      	b.n	80068d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80068ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a8b      	ldr	r2, [pc, #556]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d101      	bne.n	80068ec <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80068e8:	4b8a      	ldr	r3, [pc, #552]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068ea:	e001      	b.n	80068f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80068ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068fc:	d004      	beq.n	8006908 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	f040 8099 	bne.w	8006a3a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b02      	cmp	r3, #2
 8006910:	d107      	bne.n	8006922 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006918:	2b00      	cmp	r3, #0
 800691a:	d002      	beq.n	8006922 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f925 	bl	8006b6c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b01      	cmp	r3, #1
 800692a:	d107      	bne.n	800693c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f9c8 	bl	8006ccc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006942:	2b40      	cmp	r3, #64	@ 0x40
 8006944:	d13a      	bne.n	80069bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f003 0320 	and.w	r3, r3, #32
 800694c:	2b00      	cmp	r3, #0
 800694e:	d035      	beq.n	80069bc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a6e      	ldr	r2, [pc, #440]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d101      	bne.n	800695e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800695a:	4b6e      	ldr	r3, [pc, #440]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800695c:	e001      	b.n	8006962 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800695e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4969      	ldr	r1, [pc, #420]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800696a:	428b      	cmp	r3, r1
 800696c:	d101      	bne.n	8006972 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800696e:	4b69      	ldr	r3, [pc, #420]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006970:	e001      	b.n	8006976 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006972:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006976:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800697a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800698a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800698c:	2300      	movs	r3, #0
 800698e:	60fb      	str	r3, [r7, #12]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	60fb      	str	r3, [r7, #12]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	60fb      	str	r3, [r7, #12]
 80069a0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ae:	f043 0202 	orr.w	r2, r3, #2
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f7fa f820 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	f040 80c3 	bne.w	8006b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f003 0320 	and.w	r3, r3, #32
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 80bd 	beq.w	8006b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	685a      	ldr	r2, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80069e2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a49      	ldr	r2, [pc, #292]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d101      	bne.n	80069f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80069ee:	4b49      	ldr	r3, [pc, #292]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069f0:	e001      	b.n	80069f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80069f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4944      	ldr	r1, [pc, #272]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069fe:	428b      	cmp	r3, r1
 8006a00:	d101      	bne.n	8006a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006a02:	4b44      	ldr	r3, [pc, #272]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a04:	e001      	b.n	8006a0a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006a06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a0a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a0e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006a10:	2300      	movs	r3, #0
 8006a12:	60bb      	str	r3, [r7, #8]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	60bb      	str	r3, [r7, #8]
 8006a1c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2a:	f043 0204 	orr.w	r2, r3, #4
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f7f9 ffe2 	bl	80009fc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a38:	e089      	b.n	8006b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d107      	bne.n	8006a54 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d002      	beq.n	8006a54 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f8be 	bl	8006bd0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d107      	bne.n	8006a6e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d002      	beq.n	8006a6e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f8fd 	bl	8006c68 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a6e:	69fb      	ldr	r3, [r7, #28]
 8006a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a74:	2b40      	cmp	r3, #64	@ 0x40
 8006a76:	d12f      	bne.n	8006ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f003 0320 	and.w	r3, r3, #32
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d02a      	beq.n	8006ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a90:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a1e      	ldr	r2, [pc, #120]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d101      	bne.n	8006aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a9e:	e001      	b.n	8006aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006aa0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4919      	ldr	r1, [pc, #100]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006aac:	428b      	cmp	r3, r1
 8006aae:	d101      	bne.n	8006ab4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006ab0:	4b18      	ldr	r3, [pc, #96]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006ab2:	e001      	b.n	8006ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006ab4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ab8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006abc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aca:	f043 0202 	orr.w	r2, r3, #2
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7f9 ff92 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	f003 0308 	and.w	r3, r3, #8
 8006ade:	2b08      	cmp	r3, #8
 8006ae0:	d136      	bne.n	8006b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	f003 0320 	and.w	r3, r3, #32
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d031      	beq.n	8006b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a07      	ldr	r2, [pc, #28]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d101      	bne.n	8006afa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006af6:	4b07      	ldr	r3, [pc, #28]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006af8:	e001      	b.n	8006afe <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006afa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4902      	ldr	r1, [pc, #8]	@ (8006b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b06:	428b      	cmp	r3, r1
 8006b08:	d106      	bne.n	8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006b0a:	4b02      	ldr	r3, [pc, #8]	@ (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b0c:	e006      	b.n	8006b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006b0e:	bf00      	nop
 8006b10:	40003800 	.word	0x40003800
 8006b14:	40003400 	.word	0x40003400
 8006b18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b1c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006b20:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b30:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3e:	f043 0204 	orr.w	r2, r3, #4
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7f9 ff58 	bl	80009fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006b4c:	e000      	b.n	8006b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006b4e:	bf00      	nop
}
 8006b50:	bf00      	nop
 8006b52:	3720      	adds	r7, #32
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	1c99      	adds	r1, r3, #2
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6251      	str	r1, [r2, #36]	@ 0x24
 8006b7e:	881a      	ldrh	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d113      	bne.n	8006bc6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006bac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d106      	bne.n	8006bc6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f7ff ffc9 	bl	8006b58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bc6:	bf00      	nop
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
	...

08006bd0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bdc:	1c99      	adds	r1, r3, #2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	6251      	str	r1, [r2, #36]	@ 0x24
 8006be2:	8819      	ldrh	r1, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c60 <I2SEx_TxISR_I2SExt+0x90>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d101      	bne.n	8006bf2 <I2SEx_TxISR_I2SExt+0x22>
 8006bee:	4b1d      	ldr	r3, [pc, #116]	@ (8006c64 <I2SEx_TxISR_I2SExt+0x94>)
 8006bf0:	e001      	b.n	8006bf6 <I2SEx_TxISR_I2SExt+0x26>
 8006bf2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bf6:	460a      	mov	r2, r1
 8006bf8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	3b01      	subs	r3, #1
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d121      	bne.n	8006c56 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a12      	ldr	r2, [pc, #72]	@ (8006c60 <I2SEx_TxISR_I2SExt+0x90>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d101      	bne.n	8006c20 <I2SEx_TxISR_I2SExt+0x50>
 8006c1c:	4b11      	ldr	r3, [pc, #68]	@ (8006c64 <I2SEx_TxISR_I2SExt+0x94>)
 8006c1e:	e001      	b.n	8006c24 <I2SEx_TxISR_I2SExt+0x54>
 8006c20:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006c24:	685a      	ldr	r2, [r3, #4]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	490d      	ldr	r1, [pc, #52]	@ (8006c60 <I2SEx_TxISR_I2SExt+0x90>)
 8006c2c:	428b      	cmp	r3, r1
 8006c2e:	d101      	bne.n	8006c34 <I2SEx_TxISR_I2SExt+0x64>
 8006c30:	4b0c      	ldr	r3, [pc, #48]	@ (8006c64 <I2SEx_TxISR_I2SExt+0x94>)
 8006c32:	e001      	b.n	8006c38 <I2SEx_TxISR_I2SExt+0x68>
 8006c34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006c38:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006c3c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d106      	bne.n	8006c56 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7ff ff81 	bl	8006b58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c56:	bf00      	nop
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	40003800 	.word	0x40003800
 8006c64:	40003400 	.word	0x40003400

08006c68 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68d8      	ldr	r0, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7a:	1c99      	adds	r1, r3, #2
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006c80:	b282      	uxth	r2, r0
 8006c82:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d113      	bne.n	8006cc4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006caa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff ff4a 	bl	8006b58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006cc4:	bf00      	nop
 8006cc6:	3708      	adds	r7, #8
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a20      	ldr	r2, [pc, #128]	@ (8006d5c <I2SEx_RxISR_I2SExt+0x90>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d101      	bne.n	8006ce2 <I2SEx_RxISR_I2SExt+0x16>
 8006cde:	4b20      	ldr	r3, [pc, #128]	@ (8006d60 <I2SEx_RxISR_I2SExt+0x94>)
 8006ce0:	e001      	b.n	8006ce6 <I2SEx_RxISR_I2SExt+0x1a>
 8006ce2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ce6:	68d8      	ldr	r0, [r3, #12]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cec:	1c99      	adds	r1, r3, #2
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006cf2:	b282      	uxth	r2, r0
 8006cf4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d121      	bne.n	8006d52 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a12      	ldr	r2, [pc, #72]	@ (8006d5c <I2SEx_RxISR_I2SExt+0x90>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d101      	bne.n	8006d1c <I2SEx_RxISR_I2SExt+0x50>
 8006d18:	4b11      	ldr	r3, [pc, #68]	@ (8006d60 <I2SEx_RxISR_I2SExt+0x94>)
 8006d1a:	e001      	b.n	8006d20 <I2SEx_RxISR_I2SExt+0x54>
 8006d1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	490d      	ldr	r1, [pc, #52]	@ (8006d5c <I2SEx_RxISR_I2SExt+0x90>)
 8006d28:	428b      	cmp	r3, r1
 8006d2a:	d101      	bne.n	8006d30 <I2SEx_RxISR_I2SExt+0x64>
 8006d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006d60 <I2SEx_RxISR_I2SExt+0x94>)
 8006d2e:	e001      	b.n	8006d34 <I2SEx_RxISR_I2SExt+0x68>
 8006d30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d34:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d38:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d106      	bne.n	8006d52 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f7ff ff03 	bl	8006b58 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d52:	bf00      	nop
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	40003800 	.word	0x40003800
 8006d60:	40003400 	.word	0x40003400

08006d64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b086      	sub	sp, #24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e267      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d075      	beq.n	8006e6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d82:	4b88      	ldr	r3, [pc, #544]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 030c 	and.w	r3, r3, #12
 8006d8a:	2b04      	cmp	r3, #4
 8006d8c:	d00c      	beq.n	8006da8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d8e:	4b85      	ldr	r3, [pc, #532]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d112      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d9a:	4b82      	ldr	r3, [pc, #520]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006da2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006da6:	d10b      	bne.n	8006dc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da8:	4b7e      	ldr	r3, [pc, #504]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d05b      	beq.n	8006e6c <HAL_RCC_OscConfig+0x108>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d157      	bne.n	8006e6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e242      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc8:	d106      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x74>
 8006dca:	4b76      	ldr	r3, [pc, #472]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a75      	ldr	r2, [pc, #468]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dd4:	6013      	str	r3, [r2, #0]
 8006dd6:	e01d      	b.n	8006e14 <HAL_RCC_OscConfig+0xb0>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006de0:	d10c      	bne.n	8006dfc <HAL_RCC_OscConfig+0x98>
 8006de2:	4b70      	ldr	r3, [pc, #448]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a6f      	ldr	r2, [pc, #444]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	4b6d      	ldr	r3, [pc, #436]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a6c      	ldr	r2, [pc, #432]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df8:	6013      	str	r3, [r2, #0]
 8006dfa:	e00b      	b.n	8006e14 <HAL_RCC_OscConfig+0xb0>
 8006dfc:	4b69      	ldr	r3, [pc, #420]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a68      	ldr	r2, [pc, #416]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	4b66      	ldr	r3, [pc, #408]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a65      	ldr	r2, [pc, #404]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d013      	beq.n	8006e44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e1c:	f7fb fabe 	bl	800239c <HAL_GetTick>
 8006e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e22:	e008      	b.n	8006e36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e24:	f7fb faba 	bl	800239c <HAL_GetTick>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	1ad3      	subs	r3, r2, r3
 8006e2e:	2b64      	cmp	r3, #100	@ 0x64
 8006e30:	d901      	bls.n	8006e36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e207      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e36:	4b5b      	ldr	r3, [pc, #364]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0f0      	beq.n	8006e24 <HAL_RCC_OscConfig+0xc0>
 8006e42:	e014      	b.n	8006e6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e44:	f7fb faaa 	bl	800239c <HAL_GetTick>
 8006e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e4a:	e008      	b.n	8006e5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e4c:	f7fb faa6 	bl	800239c <HAL_GetTick>
 8006e50:	4602      	mov	r2, r0
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	2b64      	cmp	r3, #100	@ 0x64
 8006e58:	d901      	bls.n	8006e5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	e1f3      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e5e:	4b51      	ldr	r3, [pc, #324]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1f0      	bne.n	8006e4c <HAL_RCC_OscConfig+0xe8>
 8006e6a:	e000      	b.n	8006e6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d063      	beq.n	8006f42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f003 030c 	and.w	r3, r3, #12
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00b      	beq.n	8006e9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e86:	4b47      	ldr	r3, [pc, #284]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e8e:	2b08      	cmp	r3, #8
 8006e90:	d11c      	bne.n	8006ecc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e92:	4b44      	ldr	r3, [pc, #272]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d116      	bne.n	8006ecc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e9e:	4b41      	ldr	r3, [pc, #260]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d005      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x152>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d001      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e1c7      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	4937      	ldr	r1, [pc, #220]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006eca:	e03a      	b.n	8006f42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d020      	beq.n	8006f16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ed4:	4b34      	ldr	r3, [pc, #208]	@ (8006fa8 <HAL_RCC_OscConfig+0x244>)
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eda:	f7fb fa5f 	bl	800239c <HAL_GetTick>
 8006ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ee0:	e008      	b.n	8006ef4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ee2:	f7fb fa5b 	bl	800239c <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d901      	bls.n	8006ef4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e1a8      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0302 	and.w	r3, r3, #2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0f0      	beq.n	8006ee2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f00:	4b28      	ldr	r3, [pc, #160]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	00db      	lsls	r3, r3, #3
 8006f0e:	4925      	ldr	r1, [pc, #148]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	600b      	str	r3, [r1, #0]
 8006f14:	e015      	b.n	8006f42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f16:	4b24      	ldr	r3, [pc, #144]	@ (8006fa8 <HAL_RCC_OscConfig+0x244>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1c:	f7fb fa3e 	bl	800239c <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f24:	f7fb fa3a 	bl	800239c <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e187      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f36:	4b1b      	ldr	r3, [pc, #108]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0308 	and.w	r3, r3, #8
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d036      	beq.n	8006fbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d016      	beq.n	8006f84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f56:	4b15      	ldr	r3, [pc, #84]	@ (8006fac <HAL_RCC_OscConfig+0x248>)
 8006f58:	2201      	movs	r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f5c:	f7fb fa1e 	bl	800239c <HAL_GetTick>
 8006f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f62:	e008      	b.n	8006f76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f64:	f7fb fa1a 	bl	800239c <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d901      	bls.n	8006f76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e167      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f76:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa4 <HAL_RCC_OscConfig+0x240>)
 8006f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0f0      	beq.n	8006f64 <HAL_RCC_OscConfig+0x200>
 8006f82:	e01b      	b.n	8006fbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f84:	4b09      	ldr	r3, [pc, #36]	@ (8006fac <HAL_RCC_OscConfig+0x248>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f8a:	f7fb fa07 	bl	800239c <HAL_GetTick>
 8006f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f90:	e00e      	b.n	8006fb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f92:	f7fb fa03 	bl	800239c <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d907      	bls.n	8006fb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e150      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
 8006fa4:	40023800 	.word	0x40023800
 8006fa8:	42470000 	.word	0x42470000
 8006fac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fb0:	4b88      	ldr	r3, [pc, #544]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8006fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1ea      	bne.n	8006f92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 8097 	beq.w	80070f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fce:	4b81      	ldr	r3, [pc, #516]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d10f      	bne.n	8006ffa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	4b7d      	ldr	r3, [pc, #500]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe2:	4a7c      	ldr	r2, [pc, #496]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8006fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fea:	4b7a      	ldr	r3, [pc, #488]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8006fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ff2:	60bb      	str	r3, [r7, #8]
 8006ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ffa:	4b77      	ldr	r3, [pc, #476]	@ (80071d8 <HAL_RCC_OscConfig+0x474>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007002:	2b00      	cmp	r3, #0
 8007004:	d118      	bne.n	8007038 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007006:	4b74      	ldr	r3, [pc, #464]	@ (80071d8 <HAL_RCC_OscConfig+0x474>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a73      	ldr	r2, [pc, #460]	@ (80071d8 <HAL_RCC_OscConfig+0x474>)
 800700c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007012:	f7fb f9c3 	bl	800239c <HAL_GetTick>
 8007016:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007018:	e008      	b.n	800702c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800701a:	f7fb f9bf 	bl	800239c <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	2b02      	cmp	r3, #2
 8007026:	d901      	bls.n	800702c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e10c      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800702c:	4b6a      	ldr	r3, [pc, #424]	@ (80071d8 <HAL_RCC_OscConfig+0x474>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007034:	2b00      	cmp	r3, #0
 8007036:	d0f0      	beq.n	800701a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	2b01      	cmp	r3, #1
 800703e:	d106      	bne.n	800704e <HAL_RCC_OscConfig+0x2ea>
 8007040:	4b64      	ldr	r3, [pc, #400]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007044:	4a63      	ldr	r2, [pc, #396]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007046:	f043 0301 	orr.w	r3, r3, #1
 800704a:	6713      	str	r3, [r2, #112]	@ 0x70
 800704c:	e01c      	b.n	8007088 <HAL_RCC_OscConfig+0x324>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	2b05      	cmp	r3, #5
 8007054:	d10c      	bne.n	8007070 <HAL_RCC_OscConfig+0x30c>
 8007056:	4b5f      	ldr	r3, [pc, #380]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800705a:	4a5e      	ldr	r2, [pc, #376]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 800705c:	f043 0304 	orr.w	r3, r3, #4
 8007060:	6713      	str	r3, [r2, #112]	@ 0x70
 8007062:	4b5c      	ldr	r3, [pc, #368]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007066:	4a5b      	ldr	r2, [pc, #364]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007068:	f043 0301 	orr.w	r3, r3, #1
 800706c:	6713      	str	r3, [r2, #112]	@ 0x70
 800706e:	e00b      	b.n	8007088 <HAL_RCC_OscConfig+0x324>
 8007070:	4b58      	ldr	r3, [pc, #352]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007074:	4a57      	ldr	r2, [pc, #348]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007076:	f023 0301 	bic.w	r3, r3, #1
 800707a:	6713      	str	r3, [r2, #112]	@ 0x70
 800707c:	4b55      	ldr	r3, [pc, #340]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 800707e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007080:	4a54      	ldr	r2, [pc, #336]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007082:	f023 0304 	bic.w	r3, r3, #4
 8007086:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d015      	beq.n	80070bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007090:	f7fb f984 	bl	800239c <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007096:	e00a      	b.n	80070ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007098:	f7fb f980 	bl	800239c <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d901      	bls.n	80070ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e0cb      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070ae:	4b49      	ldr	r3, [pc, #292]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 80070b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b2:	f003 0302 	and.w	r3, r3, #2
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0ee      	beq.n	8007098 <HAL_RCC_OscConfig+0x334>
 80070ba:	e014      	b.n	80070e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070bc:	f7fb f96e 	bl	800239c <HAL_GetTick>
 80070c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070c2:	e00a      	b.n	80070da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070c4:	f7fb f96a 	bl	800239c <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d901      	bls.n	80070da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e0b5      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070da:	4b3e      	ldr	r3, [pc, #248]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 80070dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070de:	f003 0302 	and.w	r3, r3, #2
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1ee      	bne.n	80070c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070e6:	7dfb      	ldrb	r3, [r7, #23]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d105      	bne.n	80070f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ec:	4b39      	ldr	r3, [pc, #228]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 80070ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f0:	4a38      	ldr	r2, [pc, #224]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 80070f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f000 80a1 	beq.w	8007244 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007102:	4b34      	ldr	r3, [pc, #208]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f003 030c 	and.w	r3, r3, #12
 800710a:	2b08      	cmp	r3, #8
 800710c:	d05c      	beq.n	80071c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	2b02      	cmp	r3, #2
 8007114:	d141      	bne.n	800719a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007116:	4b31      	ldr	r3, [pc, #196]	@ (80071dc <HAL_RCC_OscConfig+0x478>)
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800711c:	f7fb f93e 	bl	800239c <HAL_GetTick>
 8007120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007122:	e008      	b.n	8007136 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007124:	f7fb f93a 	bl	800239c <HAL_GetTick>
 8007128:	4602      	mov	r2, r0
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	2b02      	cmp	r3, #2
 8007130:	d901      	bls.n	8007136 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e087      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007136:	4b27      	ldr	r3, [pc, #156]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1f0      	bne.n	8007124 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	69da      	ldr	r2, [r3, #28]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	431a      	orrs	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007150:	019b      	lsls	r3, r3, #6
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007158:	085b      	lsrs	r3, r3, #1
 800715a:	3b01      	subs	r3, #1
 800715c:	041b      	lsls	r3, r3, #16
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007164:	061b      	lsls	r3, r3, #24
 8007166:	491b      	ldr	r1, [pc, #108]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 8007168:	4313      	orrs	r3, r2
 800716a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800716c:	4b1b      	ldr	r3, [pc, #108]	@ (80071dc <HAL_RCC_OscConfig+0x478>)
 800716e:	2201      	movs	r2, #1
 8007170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007172:	f7fb f913 	bl	800239c <HAL_GetTick>
 8007176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007178:	e008      	b.n	800718c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800717a:	f7fb f90f 	bl	800239c <HAL_GetTick>
 800717e:	4602      	mov	r2, r0
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	1ad3      	subs	r3, r2, r3
 8007184:	2b02      	cmp	r3, #2
 8007186:	d901      	bls.n	800718c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e05c      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800718c:	4b11      	ldr	r3, [pc, #68]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007194:	2b00      	cmp	r3, #0
 8007196:	d0f0      	beq.n	800717a <HAL_RCC_OscConfig+0x416>
 8007198:	e054      	b.n	8007244 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800719a:	4b10      	ldr	r3, [pc, #64]	@ (80071dc <HAL_RCC_OscConfig+0x478>)
 800719c:	2200      	movs	r2, #0
 800719e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a0:	f7fb f8fc 	bl	800239c <HAL_GetTick>
 80071a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071a6:	e008      	b.n	80071ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071a8:	f7fb f8f8 	bl	800239c <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d901      	bls.n	80071ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	e045      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071ba:	4b06      	ldr	r3, [pc, #24]	@ (80071d4 <HAL_RCC_OscConfig+0x470>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1f0      	bne.n	80071a8 <HAL_RCC_OscConfig+0x444>
 80071c6:	e03d      	b.n	8007244 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d107      	bne.n	80071e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e038      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
 80071d4:	40023800 	.word	0x40023800
 80071d8:	40007000 	.word	0x40007000
 80071dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071e0:	4b1b      	ldr	r3, [pc, #108]	@ (8007250 <HAL_RCC_OscConfig+0x4ec>)
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d028      	beq.n	8007240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d121      	bne.n	8007240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007206:	429a      	cmp	r2, r3
 8007208:	d11a      	bne.n	8007240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007210:	4013      	ands	r3, r2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007216:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007218:	4293      	cmp	r3, r2
 800721a:	d111      	bne.n	8007240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007226:	085b      	lsrs	r3, r3, #1
 8007228:	3b01      	subs	r3, #1
 800722a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800722c:	429a      	cmp	r2, r3
 800722e:	d107      	bne.n	8007240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800723c:	429a      	cmp	r2, r3
 800723e:	d001      	beq.n	8007244 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e000      	b.n	8007246 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3718      	adds	r7, #24
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	40023800 	.word	0x40023800

08007254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d101      	bne.n	8007268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e0cc      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007268:	4b68      	ldr	r3, [pc, #416]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0307 	and.w	r3, r3, #7
 8007270:	683a      	ldr	r2, [r7, #0]
 8007272:	429a      	cmp	r2, r3
 8007274:	d90c      	bls.n	8007290 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007276:	4b65      	ldr	r3, [pc, #404]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	b2d2      	uxtb	r2, r2
 800727c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800727e:	4b63      	ldr	r3, [pc, #396]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0307 	and.w	r3, r3, #7
 8007286:	683a      	ldr	r2, [r7, #0]
 8007288:	429a      	cmp	r2, r3
 800728a:	d001      	beq.n	8007290 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e0b8      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d020      	beq.n	80072de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0304 	and.w	r3, r3, #4
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072a8:	4b59      	ldr	r3, [pc, #356]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	4a58      	ldr	r2, [pc, #352]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0308 	and.w	r3, r3, #8
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d005      	beq.n	80072cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072c0:	4b53      	ldr	r3, [pc, #332]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	4a52      	ldr	r2, [pc, #328]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80072ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072cc:	4b50      	ldr	r3, [pc, #320]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	494d      	ldr	r1, [pc, #308]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d044      	beq.n	8007374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d107      	bne.n	8007302 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072f2:	4b47      	ldr	r3, [pc, #284]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d119      	bne.n	8007332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e07f      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2b02      	cmp	r3, #2
 8007308:	d003      	beq.n	8007312 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800730e:	2b03      	cmp	r3, #3
 8007310:	d107      	bne.n	8007322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007312:	4b3f      	ldr	r3, [pc, #252]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d109      	bne.n	8007332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e06f      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007322:	4b3b      	ldr	r3, [pc, #236]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0302 	and.w	r3, r3, #2
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	e067      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007332:	4b37      	ldr	r3, [pc, #220]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f023 0203 	bic.w	r2, r3, #3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	4934      	ldr	r1, [pc, #208]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 8007340:	4313      	orrs	r3, r2
 8007342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007344:	f7fb f82a 	bl	800239c <HAL_GetTick>
 8007348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800734a:	e00a      	b.n	8007362 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800734c:	f7fb f826 	bl	800239c <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800735a:	4293      	cmp	r3, r2
 800735c:	d901      	bls.n	8007362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e04f      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007362:	4b2b      	ldr	r3, [pc, #172]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f003 020c 	and.w	r2, r3, #12
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	429a      	cmp	r2, r3
 8007372:	d1eb      	bne.n	800734c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007374:	4b25      	ldr	r3, [pc, #148]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	429a      	cmp	r2, r3
 8007380:	d20c      	bcs.n	800739c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007382:	4b22      	ldr	r3, [pc, #136]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 8007384:	683a      	ldr	r2, [r7, #0]
 8007386:	b2d2      	uxtb	r2, r2
 8007388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800738a:	4b20      	ldr	r3, [pc, #128]	@ (800740c <HAL_RCC_ClockConfig+0x1b8>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0307 	and.w	r3, r3, #7
 8007392:	683a      	ldr	r2, [r7, #0]
 8007394:	429a      	cmp	r2, r3
 8007396:	d001      	beq.n	800739c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e032      	b.n	8007402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0304 	and.w	r3, r3, #4
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d008      	beq.n	80073ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073a8:	4b19      	ldr	r3, [pc, #100]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	4916      	ldr	r1, [pc, #88]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0308 	and.w	r3, r3, #8
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d009      	beq.n	80073da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073c6:	4b12      	ldr	r3, [pc, #72]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	00db      	lsls	r3, r3, #3
 80073d4:	490e      	ldr	r1, [pc, #56]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80073d6:	4313      	orrs	r3, r2
 80073d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80073da:	f000 f821 	bl	8007420 <HAL_RCC_GetSysClockFreq>
 80073de:	4602      	mov	r2, r0
 80073e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007410 <HAL_RCC_ClockConfig+0x1bc>)
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	091b      	lsrs	r3, r3, #4
 80073e6:	f003 030f 	and.w	r3, r3, #15
 80073ea:	490a      	ldr	r1, [pc, #40]	@ (8007414 <HAL_RCC_ClockConfig+0x1c0>)
 80073ec:	5ccb      	ldrb	r3, [r1, r3]
 80073ee:	fa22 f303 	lsr.w	r3, r2, r3
 80073f2:	4a09      	ldr	r2, [pc, #36]	@ (8007418 <HAL_RCC_ClockConfig+0x1c4>)
 80073f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80073f6:	4b09      	ldr	r3, [pc, #36]	@ (800741c <HAL_RCC_ClockConfig+0x1c8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fa ff8a 	bl	8002314 <HAL_InitTick>

  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	40023c00 	.word	0x40023c00
 8007410:	40023800 	.word	0x40023800
 8007414:	08010504 	.word	0x08010504
 8007418:	20000068 	.word	0x20000068
 800741c:	20000070 	.word	0x20000070

08007420 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007424:	b094      	sub	sp, #80	@ 0x50
 8007426:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007428:	2300      	movs	r3, #0
 800742a:	647b      	str	r3, [r7, #68]	@ 0x44
 800742c:	2300      	movs	r3, #0
 800742e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007430:	2300      	movs	r3, #0
 8007432:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007434:	2300      	movs	r3, #0
 8007436:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007438:	4b79      	ldr	r3, [pc, #484]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 030c 	and.w	r3, r3, #12
 8007440:	2b08      	cmp	r3, #8
 8007442:	d00d      	beq.n	8007460 <HAL_RCC_GetSysClockFreq+0x40>
 8007444:	2b08      	cmp	r3, #8
 8007446:	f200 80e1 	bhi.w	800760c <HAL_RCC_GetSysClockFreq+0x1ec>
 800744a:	2b00      	cmp	r3, #0
 800744c:	d002      	beq.n	8007454 <HAL_RCC_GetSysClockFreq+0x34>
 800744e:	2b04      	cmp	r3, #4
 8007450:	d003      	beq.n	800745a <HAL_RCC_GetSysClockFreq+0x3a>
 8007452:	e0db      	b.n	800760c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007454:	4b73      	ldr	r3, [pc, #460]	@ (8007624 <HAL_RCC_GetSysClockFreq+0x204>)
 8007456:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8007458:	e0db      	b.n	8007612 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800745a:	4b73      	ldr	r3, [pc, #460]	@ (8007628 <HAL_RCC_GetSysClockFreq+0x208>)
 800745c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800745e:	e0d8      	b.n	8007612 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007460:	4b6f      	ldr	r3, [pc, #444]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007468:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800746a:	4b6d      	ldr	r3, [pc, #436]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d063      	beq.n	800753e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007476:	4b6a      	ldr	r3, [pc, #424]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	099b      	lsrs	r3, r3, #6
 800747c:	2200      	movs	r2, #0
 800747e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007480:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007488:	633b      	str	r3, [r7, #48]	@ 0x30
 800748a:	2300      	movs	r3, #0
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
 800748e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007492:	4622      	mov	r2, r4
 8007494:	462b      	mov	r3, r5
 8007496:	f04f 0000 	mov.w	r0, #0
 800749a:	f04f 0100 	mov.w	r1, #0
 800749e:	0159      	lsls	r1, r3, #5
 80074a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074a4:	0150      	lsls	r0, r2, #5
 80074a6:	4602      	mov	r2, r0
 80074a8:	460b      	mov	r3, r1
 80074aa:	4621      	mov	r1, r4
 80074ac:	1a51      	subs	r1, r2, r1
 80074ae:	6139      	str	r1, [r7, #16]
 80074b0:	4629      	mov	r1, r5
 80074b2:	eb63 0301 	sbc.w	r3, r3, r1
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	f04f 0200 	mov.w	r2, #0
 80074bc:	f04f 0300 	mov.w	r3, #0
 80074c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074c4:	4659      	mov	r1, fp
 80074c6:	018b      	lsls	r3, r1, #6
 80074c8:	4651      	mov	r1, sl
 80074ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80074ce:	4651      	mov	r1, sl
 80074d0:	018a      	lsls	r2, r1, #6
 80074d2:	4651      	mov	r1, sl
 80074d4:	ebb2 0801 	subs.w	r8, r2, r1
 80074d8:	4659      	mov	r1, fp
 80074da:	eb63 0901 	sbc.w	r9, r3, r1
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	f04f 0300 	mov.w	r3, #0
 80074e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074f2:	4690      	mov	r8, r2
 80074f4:	4699      	mov	r9, r3
 80074f6:	4623      	mov	r3, r4
 80074f8:	eb18 0303 	adds.w	r3, r8, r3
 80074fc:	60bb      	str	r3, [r7, #8]
 80074fe:	462b      	mov	r3, r5
 8007500:	eb49 0303 	adc.w	r3, r9, r3
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	f04f 0200 	mov.w	r2, #0
 800750a:	f04f 0300 	mov.w	r3, #0
 800750e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007512:	4629      	mov	r1, r5
 8007514:	024b      	lsls	r3, r1, #9
 8007516:	4621      	mov	r1, r4
 8007518:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800751c:	4621      	mov	r1, r4
 800751e:	024a      	lsls	r2, r1, #9
 8007520:	4610      	mov	r0, r2
 8007522:	4619      	mov	r1, r3
 8007524:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007526:	2200      	movs	r2, #0
 8007528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800752a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800752c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007530:	f7f8 fe52 	bl	80001d8 <__aeabi_uldivmod>
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	4613      	mov	r3, r2
 800753a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800753c:	e058      	b.n	80075f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800753e:	4b38      	ldr	r3, [pc, #224]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	099b      	lsrs	r3, r3, #6
 8007544:	2200      	movs	r2, #0
 8007546:	4618      	mov	r0, r3
 8007548:	4611      	mov	r1, r2
 800754a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800754e:	623b      	str	r3, [r7, #32]
 8007550:	2300      	movs	r3, #0
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
 8007554:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007558:	4642      	mov	r2, r8
 800755a:	464b      	mov	r3, r9
 800755c:	f04f 0000 	mov.w	r0, #0
 8007560:	f04f 0100 	mov.w	r1, #0
 8007564:	0159      	lsls	r1, r3, #5
 8007566:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800756a:	0150      	lsls	r0, r2, #5
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	4641      	mov	r1, r8
 8007572:	ebb2 0a01 	subs.w	sl, r2, r1
 8007576:	4649      	mov	r1, r9
 8007578:	eb63 0b01 	sbc.w	fp, r3, r1
 800757c:	f04f 0200 	mov.w	r2, #0
 8007580:	f04f 0300 	mov.w	r3, #0
 8007584:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007588:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800758c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007590:	ebb2 040a 	subs.w	r4, r2, sl
 8007594:	eb63 050b 	sbc.w	r5, r3, fp
 8007598:	f04f 0200 	mov.w	r2, #0
 800759c:	f04f 0300 	mov.w	r3, #0
 80075a0:	00eb      	lsls	r3, r5, #3
 80075a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80075a6:	00e2      	lsls	r2, r4, #3
 80075a8:	4614      	mov	r4, r2
 80075aa:	461d      	mov	r5, r3
 80075ac:	4643      	mov	r3, r8
 80075ae:	18e3      	adds	r3, r4, r3
 80075b0:	603b      	str	r3, [r7, #0]
 80075b2:	464b      	mov	r3, r9
 80075b4:	eb45 0303 	adc.w	r3, r5, r3
 80075b8:	607b      	str	r3, [r7, #4]
 80075ba:	f04f 0200 	mov.w	r2, #0
 80075be:	f04f 0300 	mov.w	r3, #0
 80075c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80075c6:	4629      	mov	r1, r5
 80075c8:	028b      	lsls	r3, r1, #10
 80075ca:	4621      	mov	r1, r4
 80075cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80075d0:	4621      	mov	r1, r4
 80075d2:	028a      	lsls	r2, r1, #10
 80075d4:	4610      	mov	r0, r2
 80075d6:	4619      	mov	r1, r3
 80075d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075da:	2200      	movs	r2, #0
 80075dc:	61bb      	str	r3, [r7, #24]
 80075de:	61fa      	str	r2, [r7, #28]
 80075e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075e4:	f7f8 fdf8 	bl	80001d8 <__aeabi_uldivmod>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	4613      	mov	r3, r2
 80075ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80075f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007620 <HAL_RCC_GetSysClockFreq+0x200>)
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	0c1b      	lsrs	r3, r3, #16
 80075f6:	f003 0303 	and.w	r3, r3, #3
 80075fa:	3301      	adds	r3, #1
 80075fc:	005b      	lsls	r3, r3, #1
 80075fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8007600:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007604:	fbb2 f3f3 	udiv	r3, r2, r3
 8007608:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800760a:	e002      	b.n	8007612 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800760c:	4b05      	ldr	r3, [pc, #20]	@ (8007624 <HAL_RCC_GetSysClockFreq+0x204>)
 800760e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007610:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007612:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007614:	4618      	mov	r0, r3
 8007616:	3750      	adds	r7, #80	@ 0x50
 8007618:	46bd      	mov	sp, r7
 800761a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800761e:	bf00      	nop
 8007620:	40023800 	.word	0x40023800
 8007624:	00f42400 	.word	0x00f42400
 8007628:	007a1200 	.word	0x007a1200

0800762c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007630:	4b03      	ldr	r3, [pc, #12]	@ (8007640 <HAL_RCC_GetHCLKFreq+0x14>)
 8007632:	681b      	ldr	r3, [r3, #0]
}
 8007634:	4618      	mov	r0, r3
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	20000068 	.word	0x20000068

08007644 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007648:	f7ff fff0 	bl	800762c <HAL_RCC_GetHCLKFreq>
 800764c:	4602      	mov	r2, r0
 800764e:	4b05      	ldr	r3, [pc, #20]	@ (8007664 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	0a9b      	lsrs	r3, r3, #10
 8007654:	f003 0307 	and.w	r3, r3, #7
 8007658:	4903      	ldr	r1, [pc, #12]	@ (8007668 <HAL_RCC_GetPCLK1Freq+0x24>)
 800765a:	5ccb      	ldrb	r3, [r1, r3]
 800765c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007660:	4618      	mov	r0, r3
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40023800 	.word	0x40023800
 8007668:	08010514 	.word	0x08010514

0800766c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007674:	2300      	movs	r3, #0
 8007676:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b00      	cmp	r3, #0
 8007686:	d105      	bne.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007690:	2b00      	cmp	r3, #0
 8007692:	d038      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007694:	4b68      	ldr	r3, [pc, #416]	@ (8007838 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007696:	2200      	movs	r2, #0
 8007698:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800769a:	f7fa fe7f 	bl	800239c <HAL_GetTick>
 800769e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80076a0:	e008      	b.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80076a2:	f7fa fe7b 	bl	800239c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d901      	bls.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e0bd      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80076b4:	4b61      	ldr	r3, [pc, #388]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1f0      	bne.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685a      	ldr	r2, [r3, #4]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	019b      	lsls	r3, r3, #6
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	071b      	lsls	r3, r3, #28
 80076d2:	495a      	ldr	r1, [pc, #360]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076d4:	4313      	orrs	r3, r2
 80076d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80076da:	4b57      	ldr	r3, [pc, #348]	@ (8007838 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80076dc:	2201      	movs	r2, #1
 80076de:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80076e0:	f7fa fe5c 	bl	800239c <HAL_GetTick>
 80076e4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80076e8:	f7fa fe58 	bl	800239c <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d901      	bls.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e09a      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076fa:	4b50      	ldr	r3, [pc, #320]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0302 	and.w	r3, r3, #2
 800770e:	2b00      	cmp	r3, #0
 8007710:	f000 8083 	beq.w	800781a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007714:	2300      	movs	r3, #0
 8007716:	60fb      	str	r3, [r7, #12]
 8007718:	4b48      	ldr	r3, [pc, #288]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800771a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771c:	4a47      	ldr	r2, [pc, #284]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800771e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007722:	6413      	str	r3, [r2, #64]	@ 0x40
 8007724:	4b45      	ldr	r3, [pc, #276]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007730:	4b43      	ldr	r3, [pc, #268]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a42      	ldr	r2, [pc, #264]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800773a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800773c:	f7fa fe2e 	bl	800239c <HAL_GetTick>
 8007740:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007742:	e008      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007744:	f7fa fe2a 	bl	800239c <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	2b02      	cmp	r3, #2
 8007750:	d901      	bls.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e06c      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007756:	4b3a      	ldr	r3, [pc, #232]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0f0      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007762:	4b36      	ldr	r3, [pc, #216]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800776a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d02f      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	429a      	cmp	r2, r3
 800777e:	d028      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007780:	4b2e      	ldr	r3, [pc, #184]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007788:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800778a:	4b2e      	ldr	r3, [pc, #184]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800778c:	2201      	movs	r2, #1
 800778e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007790:	4b2c      	ldr	r3, [pc, #176]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007796:	4a29      	ldr	r2, [pc, #164]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800779c:	4b27      	ldr	r3, [pc, #156]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800779e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d114      	bne.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80077a8:	f7fa fdf8 	bl	800239c <HAL_GetTick>
 80077ac:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ae:	e00a      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077b0:	f7fa fdf4 	bl	800239c <HAL_GetTick>
 80077b4:	4602      	mov	r2, r0
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077be:	4293      	cmp	r3, r2
 80077c0:	d901      	bls.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e034      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077c6:	4b1d      	ldr	r3, [pc, #116]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ca:	f003 0302 	and.w	r3, r3, #2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d0ee      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077de:	d10d      	bne.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x190>
 80077e0:	4b16      	ldr	r3, [pc, #88]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80077f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077f4:	4911      	ldr	r1, [pc, #68]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
 80077fa:	e005      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80077fc:	4b0f      	ldr	r3, [pc, #60]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	4a0e      	ldr	r2, [pc, #56]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007802:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007806:	6093      	str	r3, [r2, #8]
 8007808:	4b0c      	ldr	r3, [pc, #48]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800780a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007814:	4909      	ldr	r1, [pc, #36]	@ (800783c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007816:	4313      	orrs	r3, r2
 8007818:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0308 	and.w	r3, r3, #8
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	7d1a      	ldrb	r2, [r3, #20]
 800782a:	4b07      	ldr	r3, [pc, #28]	@ (8007848 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800782c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3718      	adds	r7, #24
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	42470068 	.word	0x42470068
 800783c:	40023800 	.word	0x40023800
 8007840:	40007000 	.word	0x40007000
 8007844:	42470e40 	.word	0x42470e40
 8007848:	424711e0 	.word	0x424711e0

0800784c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800784c:	b480      	push	{r7}
 800784e:	b085      	sub	sp, #20
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2203      	movs	r2, #3
 8007858:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800785a:	4b1c      	ldr	r3, [pc, #112]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800785c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007860:	099b      	lsrs	r3, r3, #6
 8007862:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800786a:	4b18      	ldr	r3, [pc, #96]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800786c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007870:	0f1b      	lsrs	r3, r3, #28
 8007872:	f003 0207 	and.w	r2, r3, #7
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 800787a:	4b14      	ldr	r3, [pc, #80]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800787c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007880:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007888:	4b10      	ldr	r3, [pc, #64]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007890:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007892:	4b0e      	ldr	r3, [pc, #56]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007896:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80078a2:	4b0a      	ldr	r3, [pc, #40]	@ (80078cc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80078a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d103      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80078b6:	e002      	b.n	80078be <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	751a      	strb	r2, [r3, #20]
}
 80078be:	bf00      	nop
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40023800 	.word	0x40023800

080078d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80078dc:	2300      	movs	r3, #0
 80078de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80078e4:	2300      	movs	r3, #0
 80078e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d140      	bne.n	8007970 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80078ee:	4b24      	ldr	r3, [pc, #144]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078f6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d005      	beq.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d131      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007904:	4b1f      	ldr	r3, [pc, #124]	@ (8007984 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007906:	617b      	str	r3, [r7, #20]
          break;
 8007908:	e031      	b.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800790a:	4b1d      	ldr	r3, [pc, #116]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007912:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007916:	d109      	bne.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007918:	4b19      	ldr	r3, [pc, #100]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800791a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800791e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007922:	4a19      	ldr	r2, [pc, #100]	@ (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007924:	fbb2 f3f3 	udiv	r3, r2, r3
 8007928:	613b      	str	r3, [r7, #16]
 800792a:	e008      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800792c:	4b14      	ldr	r3, [pc, #80]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800792e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007932:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007936:	4a15      	ldr	r2, [pc, #84]	@ (800798c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007938:	fbb2 f3f3 	udiv	r3, r2, r3
 800793c:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800793e:	4b10      	ldr	r3, [pc, #64]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007940:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007944:	099b      	lsrs	r3, r3, #6
 8007946:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	fb02 f303 	mul.w	r3, r2, r3
 8007950:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007952:	4b0b      	ldr	r3, [pc, #44]	@ (8007980 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007958:	0f1b      	lsrs	r3, r3, #28
 800795a:	f003 0307 	and.w	r3, r3, #7
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	fbb2 f3f3 	udiv	r3, r2, r3
 8007964:	617b      	str	r3, [r7, #20]
          break;
 8007966:	e002      	b.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	617b      	str	r3, [r7, #20]
          break;
 800796c:	bf00      	nop
        }
      }
      break;
 800796e:	bf00      	nop
    }
  }
  return frequency;
 8007970:	697b      	ldr	r3, [r7, #20]
}
 8007972:	4618      	mov	r0, r3
 8007974:	371c      	adds	r7, #28
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	40023800 	.word	0x40023800
 8007984:	00bb8000 	.word	0x00bb8000
 8007988:	007a1200 	.word	0x007a1200
 800798c:	00f42400 	.word	0x00f42400

08007990 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	4613      	mov	r3, r2
 800799c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b20      	cmp	r3, #32
 80079a8:	d11d      	bne.n	80079e6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <HAL_UART_Receive_IT+0x26>
 80079b0:	88fb      	ldrh	r3, [r7, #6]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e016      	b.n	80079e8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d101      	bne.n	80079c8 <HAL_UART_Receive_IT+0x38>
 80079c4:	2302      	movs	r3, #2
 80079c6:	e00f      	b.n	80079e8 <HAL_UART_Receive_IT+0x58>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80079d6:	88fb      	ldrh	r3, [r7, #6]
 80079d8:	461a      	mov	r2, r3
 80079da:	68b9      	ldr	r1, [r7, #8]
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 fab5 	bl	8007f4c <UART_Start_Receive_IT>
 80079e2:	4603      	mov	r3, r0
 80079e4:	e000      	b.n	80079e8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80079e6:	2302      	movs	r3, #2
  }
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3710      	adds	r7, #16
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b0ba      	sub	sp, #232	@ 0xe8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	695b      	ldr	r3, [r3, #20]
 8007a12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007a2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10f      	bne.n	8007a56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <HAL_UART_IRQHandler+0x66>
 8007a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a46:	f003 0320 	and.w	r3, r3, #32
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fb99 	bl	8008186 <UART_Receive_IT>
      return;
 8007a54:	e256      	b.n	8007f04 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f000 80de 	beq.w	8007c1c <HAL_UART_IRQHandler+0x22c>
 8007a60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d106      	bne.n	8007a7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a70:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f000 80d1 	beq.w	8007c1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00b      	beq.n	8007a9e <HAL_UART_IRQHandler+0xae>
 8007a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a96:	f043 0201 	orr.w	r2, r3, #1
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa2:	f003 0304 	and.w	r3, r3, #4
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d00b      	beq.n	8007ac2 <HAL_UART_IRQHandler+0xd2>
 8007aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d005      	beq.n	8007ac2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aba:	f043 0202 	orr.w	r2, r3, #2
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac6:	f003 0302 	and.w	r3, r3, #2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00b      	beq.n	8007ae6 <HAL_UART_IRQHandler+0xf6>
 8007ace:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d005      	beq.n	8007ae6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ade:	f043 0204 	orr.w	r2, r3, #4
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aea:	f003 0308 	and.w	r3, r3, #8
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d011      	beq.n	8007b16 <HAL_UART_IRQHandler+0x126>
 8007af2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d105      	bne.n	8007b0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007afe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b02:	f003 0301 	and.w	r3, r3, #1
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d005      	beq.n	8007b16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0e:	f043 0208 	orr.w	r2, r3, #8
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 81ed 	beq.w	8007efa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b24:	f003 0320 	and.w	r3, r3, #32
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d008      	beq.n	8007b3e <HAL_UART_IRQHandler+0x14e>
 8007b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b30:	f003 0320 	and.w	r3, r3, #32
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 fb24 	bl	8008186 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	695b      	ldr	r3, [r3, #20]
 8007b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b48:	2b40      	cmp	r3, #64	@ 0x40
 8007b4a:	bf0c      	ite	eq
 8007b4c:	2301      	moveq	r3, #1
 8007b4e:	2300      	movne	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b5a:	f003 0308 	and.w	r3, r3, #8
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d103      	bne.n	8007b6a <HAL_UART_IRQHandler+0x17a>
 8007b62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d04f      	beq.n	8007c0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 fa2c 	bl	8007fc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695b      	ldr	r3, [r3, #20]
 8007b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b7a:	2b40      	cmp	r3, #64	@ 0x40
 8007b7c:	d141      	bne.n	8007c02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3314      	adds	r3, #20
 8007b84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3314      	adds	r3, #20
 8007ba6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007baa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007bae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007bb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007bba:	e841 2300 	strex	r3, r2, [r1]
 8007bbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007bc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1d9      	bne.n	8007b7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d013      	beq.n	8007bfa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd6:	4a7d      	ldr	r2, [pc, #500]	@ (8007dcc <HAL_UART_IRQHandler+0x3dc>)
 8007bd8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fa fef2 	bl	80029c8 <HAL_DMA_Abort_IT>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d016      	beq.n	8007c18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf8:	e00e      	b.n	8007c18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f990 	bl	8007f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c00:	e00a      	b.n	8007c18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f98c 	bl	8007f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c08:	e006      	b.n	8007c18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f988 	bl	8007f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007c16:	e170      	b.n	8007efa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c18:	bf00      	nop
    return;
 8007c1a:	e16e      	b.n	8007efa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	f040 814a 	bne.w	8007eba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c2a:	f003 0310 	and.w	r3, r3, #16
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 8143 	beq.w	8007eba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c38:	f003 0310 	and.w	r3, r3, #16
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f000 813c 	beq.w	8007eba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c42:	2300      	movs	r3, #0
 8007c44:	60bb      	str	r3, [r7, #8]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	60bb      	str	r3, [r7, #8]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	60bb      	str	r3, [r7, #8]
 8007c56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	695b      	ldr	r3, [r3, #20]
 8007c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c62:	2b40      	cmp	r3, #64	@ 0x40
 8007c64:	f040 80b4 	bne.w	8007dd0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8140 	beq.w	8007efe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c86:	429a      	cmp	r2, r3
 8007c88:	f080 8139 	bcs.w	8007efe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c98:	69db      	ldr	r3, [r3, #28]
 8007c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c9e:	f000 8088 	beq.w	8007db2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	330c      	adds	r3, #12
 8007ca8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	330c      	adds	r3, #12
 8007cca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007cce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007cd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007cda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007cde:	e841 2300 	strex	r3, r2, [r1]
 8007ce2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1d9      	bne.n	8007ca2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3314      	adds	r3, #20
 8007cf4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007cf8:	e853 3f00 	ldrex	r3, [r3]
 8007cfc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007cfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d00:	f023 0301 	bic.w	r3, r3, #1
 8007d04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3314      	adds	r3, #20
 8007d0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e1      	bne.n	8007cee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	3314      	adds	r3, #20
 8007d30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d34:	e853 3f00 	ldrex	r3, [r3]
 8007d38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3314      	adds	r3, #20
 8007d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007d54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e3      	bne.n	8007d2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	330c      	adds	r3, #12
 8007d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d7a:	e853 3f00 	ldrex	r3, [r3]
 8007d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d82:	f023 0310 	bic.w	r3, r3, #16
 8007d86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	330c      	adds	r3, #12
 8007d90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007d94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d9c:	e841 2300 	strex	r3, r2, [r1]
 8007da0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e3      	bne.n	8007d70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7fa fd9b 	bl	80028e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 f8b6 	bl	8007f34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007dc8:	e099      	b.n	8007efe <HAL_UART_IRQHandler+0x50e>
 8007dca:	bf00      	nop
 8007dcc:	0800808f 	.word	0x0800808f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f000 808b 	beq.w	8007f02 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007dec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 8086 	beq.w	8007f02 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	330c      	adds	r3, #12
 8007e16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007e1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e22:	e841 2300 	strex	r3, r2, [r1]
 8007e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1e3      	bne.n	8007df6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3314      	adds	r3, #20
 8007e34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	f023 0301 	bic.w	r3, r3, #1
 8007e44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	3314      	adds	r3, #20
 8007e4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e52:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e5a:	e841 2300 	strex	r3, r2, [r1]
 8007e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e3      	bne.n	8007e2e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2220      	movs	r2, #32
 8007e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	330c      	adds	r3, #12
 8007e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	e853 3f00 	ldrex	r3, [r3]
 8007e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f023 0310 	bic.w	r3, r3, #16
 8007e8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	330c      	adds	r3, #12
 8007e94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007e98:	61fa      	str	r2, [r7, #28]
 8007e9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9c:	69b9      	ldr	r1, [r7, #24]
 8007e9e:	69fa      	ldr	r2, [r7, #28]
 8007ea0:	e841 2300 	strex	r3, r2, [r1]
 8007ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1e3      	bne.n	8007e74 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007eac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f83e 	bl	8007f34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007eb8:	e023      	b.n	8007f02 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d009      	beq.n	8007eda <HAL_UART_IRQHandler+0x4ea>
 8007ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d003      	beq.n	8007eda <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f8ef 	bl	80080b6 <UART_Transmit_IT>
    return;
 8007ed8:	e014      	b.n	8007f04 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00e      	beq.n	8007f04 <HAL_UART_IRQHandler+0x514>
 8007ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d008      	beq.n	8007f04 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f92f 	bl	8008156 <UART_EndTransmit_IT>
    return;
 8007ef8:	e004      	b.n	8007f04 <HAL_UART_IRQHandler+0x514>
    return;
 8007efa:	bf00      	nop
 8007efc:	e002      	b.n	8007f04 <HAL_UART_IRQHandler+0x514>
      return;
 8007efe:	bf00      	nop
 8007f00:	e000      	b.n	8007f04 <HAL_UART_IRQHandler+0x514>
      return;
 8007f02:	bf00      	nop
  }
}
 8007f04:	37e8      	adds	r7, #232	@ 0xe8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop

08007f0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f14:	bf00      	nop
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	4613      	mov	r3, r2
 8007f58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	88fa      	ldrh	r2, [r7, #6]
 8007f64:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	88fa      	ldrh	r2, [r7, #6]
 8007f6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2222      	movs	r2, #34	@ 0x22
 8007f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d007      	beq.n	8007f9a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68da      	ldr	r2, [r3, #12]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f98:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	695a      	ldr	r2, [r3, #20]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f042 0201 	orr.w	r2, r2, #1
 8007fa8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68da      	ldr	r2, [r3, #12]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f042 0220 	orr.w	r2, r2, #32
 8007fb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3714      	adds	r7, #20
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b095      	sub	sp, #84	@ 0x54
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	330c      	adds	r3, #12
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fda:	e853 3f00 	ldrex	r3, [r3]
 8007fde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	330c      	adds	r3, #12
 8007fee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ff0:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ff6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ff8:	e841 2300 	strex	r3, r2, [r1]
 8007ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1e5      	bne.n	8007fd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3314      	adds	r3, #20
 800800a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	61fb      	str	r3, [r7, #28]
   return(result);
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	f023 0301 	bic.w	r3, r3, #1
 800801a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	3314      	adds	r3, #20
 8008022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008024:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008026:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800802a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e5      	bne.n	8008004 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800803c:	2b01      	cmp	r3, #1
 800803e:	d119      	bne.n	8008074 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	330c      	adds	r3, #12
 8008046:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	e853 3f00 	ldrex	r3, [r3]
 800804e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	f023 0310 	bic.w	r3, r3, #16
 8008056:	647b      	str	r3, [r7, #68]	@ 0x44
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	330c      	adds	r3, #12
 800805e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008060:	61ba      	str	r2, [r7, #24]
 8008062:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008064:	6979      	ldr	r1, [r7, #20]
 8008066:	69ba      	ldr	r2, [r7, #24]
 8008068:	e841 2300 	strex	r3, r2, [r1]
 800806c:	613b      	str	r3, [r7, #16]
   return(result);
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1e5      	bne.n	8008040 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2220      	movs	r2, #32
 8008078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008082:	bf00      	nop
 8008084:	3754      	adds	r7, #84	@ 0x54
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr

0800808e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2200      	movs	r2, #0
 80080a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2200      	movs	r2, #0
 80080a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f7ff ff39 	bl	8007f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ae:	bf00      	nop
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080b6:	b480      	push	{r7}
 80080b8:	b085      	sub	sp, #20
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b21      	cmp	r3, #33	@ 0x21
 80080c8:	d13e      	bne.n	8008148 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080d2:	d114      	bne.n	80080fe <UART_Transmit_IT+0x48>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d110      	bne.n	80080fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a1b      	ldr	r3, [r3, #32]
 80080e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	881b      	ldrh	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	1c9a      	adds	r2, r3, #2
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	621a      	str	r2, [r3, #32]
 80080fc:	e008      	b.n	8008110 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	1c59      	adds	r1, r3, #1
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	6211      	str	r1, [r2, #32]
 8008108:	781a      	ldrb	r2, [r3, #0]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008114:	b29b      	uxth	r3, r3
 8008116:	3b01      	subs	r3, #1
 8008118:	b29b      	uxth	r3, r3
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	4619      	mov	r1, r3
 800811e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10f      	bne.n	8008144 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68da      	ldr	r2, [r3, #12]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008132:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008142:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	e000      	b.n	800814a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008148:	2302      	movs	r3, #2
  }
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b082      	sub	sp, #8
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68da      	ldr	r2, [r3, #12]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800816c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2220      	movs	r2, #32
 8008172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7ff fec8 	bl	8007f0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3708      	adds	r7, #8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008186:	b580      	push	{r7, lr}
 8008188:	b08c      	sub	sp, #48	@ 0x30
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b22      	cmp	r3, #34	@ 0x22
 8008198:	f040 80ab 	bne.w	80082f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081a4:	d117      	bne.n	80081d6 <UART_Receive_IT+0x50>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d113      	bne.n	80081d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80081ae:	2300      	movs	r3, #0
 80081b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	b29b      	uxth	r3, r3
 80081c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ce:	1c9a      	adds	r2, r3, #2
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80081d4:	e026      	b.n	8008224 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80081dc:	2300      	movs	r3, #0
 80081de:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081e8:	d007      	beq.n	80081fa <UART_Receive_IT+0x74>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <UART_Receive_IT+0x82>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d106      	bne.n	8008208 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	b2da      	uxtb	r2, r3
 8008202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008204:	701a      	strb	r2, [r3, #0]
 8008206:	e008      	b.n	800821a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	b2db      	uxtb	r3, r3
 8008210:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008214:	b2da      	uxtb	r2, r3
 8008216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008218:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800821e:	1c5a      	adds	r2, r3, #1
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008228:	b29b      	uxth	r3, r3
 800822a:	3b01      	subs	r3, #1
 800822c:	b29b      	uxth	r3, r3
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	4619      	mov	r1, r3
 8008232:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008234:	2b00      	cmp	r3, #0
 8008236:	d15a      	bne.n	80082ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 0220 	bic.w	r2, r2, #32
 8008246:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008256:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	695a      	ldr	r2, [r3, #20]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f022 0201 	bic.w	r2, r2, #1
 8008266:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2220      	movs	r2, #32
 800826c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008274:	2b01      	cmp	r3, #1
 8008276:	d135      	bne.n	80082e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	330c      	adds	r3, #12
 8008284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	e853 3f00 	ldrex	r3, [r3]
 800828c:	613b      	str	r3, [r7, #16]
   return(result);
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	f023 0310 	bic.w	r3, r3, #16
 8008294:	627b      	str	r3, [r7, #36]	@ 0x24
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	330c      	adds	r3, #12
 800829c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800829e:	623a      	str	r2, [r7, #32]
 80082a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a2:	69f9      	ldr	r1, [r7, #28]
 80082a4:	6a3a      	ldr	r2, [r7, #32]
 80082a6:	e841 2300 	strex	r3, r2, [r1]
 80082aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1e5      	bne.n	800827e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0310 	and.w	r3, r3, #16
 80082bc:	2b10      	cmp	r3, #16
 80082be:	d10a      	bne.n	80082d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082c0:	2300      	movs	r3, #0
 80082c2:	60fb      	str	r3, [r7, #12]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60fb      	str	r3, [r7, #12]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	60fb      	str	r3, [r7, #12]
 80082d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f7ff fe29 	bl	8007f34 <HAL_UARTEx_RxEventCallback>
 80082e2:	e002      	b.n	80082ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f7f9 fc8b 	bl	8001c00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	e002      	b.n	80082f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	e000      	b.n	80082f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80082f2:	2302      	movs	r3, #2
  }
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3730      	adds	r7, #48	@ 0x30
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082fc:	b084      	sub	sp, #16
 80082fe:	b580      	push	{r7, lr}
 8008300:	b084      	sub	sp, #16
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	f107 001c 	add.w	r0, r7, #28
 800830a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008310:	2b01      	cmp	r3, #1
 8008312:	d122      	bne.n	800835a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008318:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008328:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800833c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800833e:	2b01      	cmp	r3, #1
 8008340:	d105      	bne.n	800834e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f9c0 	bl	80086d4 <USB_CoreReset>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
 8008358:	e01a      	b.n	8008390 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 f9b4 	bl	80086d4 <USB_CoreReset>
 800836c:	4603      	mov	r3, r0
 800836e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008372:	2b00      	cmp	r3, #0
 8008374:	d106      	bne.n	8008384 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	639a      	str	r2, [r3, #56]	@ 0x38
 8008382:	e005      	b.n	8008390 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008388:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008392:	2b01      	cmp	r3, #1
 8008394:	d10b      	bne.n	80083ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	f043 0206 	orr.w	r2, r3, #6
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f043 0220 	orr.w	r2, r3, #32
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083ba:	b004      	add	sp, #16
 80083bc:	4770      	bx	lr

080083be <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083be:	b480      	push	{r7}
 80083c0:	b083      	sub	sp, #12
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f043 0201 	orr.w	r2, r3, #1
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	f023 0201 	bic.w	r2, r3, #1
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr

08008402 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b084      	sub	sp, #16
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
 800840a:	460b      	mov	r3, r1
 800840c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800841e:	78fb      	ldrb	r3, [r7, #3]
 8008420:	2b01      	cmp	r3, #1
 8008422:	d115      	bne.n	8008450 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008430:	2001      	movs	r0, #1
 8008432:	f7f9 ffbf 	bl	80023b4 <HAL_Delay>
      ms++;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3301      	adds	r3, #1
 800843a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 f93a 	bl	80086b6 <USB_GetMode>
 8008442:	4603      	mov	r3, r0
 8008444:	2b01      	cmp	r3, #1
 8008446:	d01e      	beq.n	8008486 <USB_SetCurrentMode+0x84>
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2b31      	cmp	r3, #49	@ 0x31
 800844c:	d9f0      	bls.n	8008430 <USB_SetCurrentMode+0x2e>
 800844e:	e01a      	b.n	8008486 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008450:	78fb      	ldrb	r3, [r7, #3]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d115      	bne.n	8008482 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	68db      	ldr	r3, [r3, #12]
 800845a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008462:	2001      	movs	r0, #1
 8008464:	f7f9 ffa6 	bl	80023b4 <HAL_Delay>
      ms++;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3301      	adds	r3, #1
 800846c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f921 	bl	80086b6 <USB_GetMode>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d005      	beq.n	8008486 <USB_SetCurrentMode+0x84>
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2b31      	cmp	r3, #49	@ 0x31
 800847e:	d9f0      	bls.n	8008462 <USB_SetCurrentMode+0x60>
 8008480:	e001      	b.n	8008486 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e005      	b.n	8008492 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2b32      	cmp	r3, #50	@ 0x32
 800848a:	d101      	bne.n	8008490 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e000      	b.n	8008492 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
	...

0800849c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084a6:	2300      	movs	r3, #0
 80084a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	3301      	adds	r3, #1
 80084ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4a13      	ldr	r2, [pc, #76]	@ (8008500 <USB_FlushTxFifo+0x64>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d901      	bls.n	80084bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084b8:	2303      	movs	r3, #3
 80084ba:	e01b      	b.n	80084f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	daf2      	bge.n	80084aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084c4:	2300      	movs	r3, #0
 80084c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	019b      	lsls	r3, r3, #6
 80084cc:	f043 0220 	orr.w	r2, r3, #32
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	3301      	adds	r3, #1
 80084d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	4a08      	ldr	r2, [pc, #32]	@ (8008500 <USB_FlushTxFifo+0x64>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d901      	bls.n	80084e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e006      	b.n	80084f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b20      	cmp	r3, #32
 80084f0:	d0f0      	beq.n	80084d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr
 8008500:	00030d40 	.word	0x00030d40

08008504 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	3301      	adds	r3, #1
 8008514:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	4a11      	ldr	r2, [pc, #68]	@ (8008560 <USB_FlushRxFifo+0x5c>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d901      	bls.n	8008522 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e018      	b.n	8008554 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	daf2      	bge.n	8008510 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800852a:	2300      	movs	r3, #0
 800852c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2210      	movs	r2, #16
 8008532:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3301      	adds	r3, #1
 8008538:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	4a08      	ldr	r2, [pc, #32]	@ (8008560 <USB_FlushRxFifo+0x5c>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d901      	bls.n	8008546 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e006      	b.n	8008554 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	f003 0310 	and.w	r3, r3, #16
 800854e:	2b10      	cmp	r3, #16
 8008550:	d0f0      	beq.n	8008534 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3714      	adds	r7, #20
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr
 8008560:	00030d40 	.word	0x00030d40

08008564 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008564:	b480      	push	{r7}
 8008566:	b089      	sub	sp, #36	@ 0x24
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	4611      	mov	r1, r2
 8008570:	461a      	mov	r2, r3
 8008572:	460b      	mov	r3, r1
 8008574:	71fb      	strb	r3, [r7, #7]
 8008576:	4613      	mov	r3, r2
 8008578:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008582:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008586:	2b00      	cmp	r3, #0
 8008588:	d123      	bne.n	80085d2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800858a:	88bb      	ldrh	r3, [r7, #4]
 800858c:	3303      	adds	r3, #3
 800858e:	089b      	lsrs	r3, r3, #2
 8008590:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008592:	2300      	movs	r3, #0
 8008594:	61bb      	str	r3, [r7, #24]
 8008596:	e018      	b.n	80085ca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008598:	79fb      	ldrb	r3, [r7, #7]
 800859a:	031a      	lsls	r2, r3, #12
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085a4:	461a      	mov	r2, r3
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	3301      	adds	r3, #1
 80085b0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	3301      	adds	r3, #1
 80085b6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	3301      	adds	r3, #1
 80085bc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	3301      	adds	r3, #1
 80085c2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	3301      	adds	r3, #1
 80085c8:	61bb      	str	r3, [r7, #24]
 80085ca:	69ba      	ldr	r2, [r7, #24]
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d3e2      	bcc.n	8008598 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3724      	adds	r7, #36	@ 0x24
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b08b      	sub	sp, #44	@ 0x2c
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	4613      	mov	r3, r2
 80085ec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80085f6:	88fb      	ldrh	r3, [r7, #6]
 80085f8:	089b      	lsrs	r3, r3, #2
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80085fe:	88fb      	ldrh	r3, [r7, #6]
 8008600:	f003 0303 	and.w	r3, r3, #3
 8008604:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008606:	2300      	movs	r3, #0
 8008608:	623b      	str	r3, [r7, #32]
 800860a:	e014      	b.n	8008636 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	601a      	str	r2, [r3, #0]
    pDest++;
 8008618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861a:	3301      	adds	r3, #1
 800861c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800861e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008620:	3301      	adds	r3, #1
 8008622:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008626:	3301      	adds	r3, #1
 8008628:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800862a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862c:	3301      	adds	r3, #1
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008630:	6a3b      	ldr	r3, [r7, #32]
 8008632:	3301      	adds	r3, #1
 8008634:	623b      	str	r3, [r7, #32]
 8008636:	6a3a      	ldr	r2, [r7, #32]
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	429a      	cmp	r2, r3
 800863c:	d3e6      	bcc.n	800860c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800863e:	8bfb      	ldrh	r3, [r7, #30]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d01e      	beq.n	8008682 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008644:	2300      	movs	r3, #0
 8008646:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800864e:	461a      	mov	r2, r3
 8008650:	f107 0310 	add.w	r3, r7, #16
 8008654:	6812      	ldr	r2, [r2, #0]
 8008656:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	6a3b      	ldr	r3, [r7, #32]
 800865c:	b2db      	uxtb	r3, r3
 800865e:	00db      	lsls	r3, r3, #3
 8008660:	fa22 f303 	lsr.w	r3, r2, r3
 8008664:	b2da      	uxtb	r2, r3
 8008666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008668:	701a      	strb	r2, [r3, #0]
      i++;
 800866a:	6a3b      	ldr	r3, [r7, #32]
 800866c:	3301      	adds	r3, #1
 800866e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008672:	3301      	adds	r3, #1
 8008674:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008676:	8bfb      	ldrh	r3, [r7, #30]
 8008678:	3b01      	subs	r3, #1
 800867a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800867c:	8bfb      	ldrh	r3, [r7, #30]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1ea      	bne.n	8008658 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008684:	4618      	mov	r0, r3
 8008686:	372c      	adds	r7, #44	@ 0x2c
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	695b      	ldr	r3, [r3, #20]
 800869c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	68fa      	ldr	r2, [r7, #12]
 80086a4:	4013      	ands	r3, r2
 80086a6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80086a8:	68fb      	ldr	r3, [r7, #12]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3714      	adds	r7, #20
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr

080086b6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80086b6:	b480      	push	{r7}
 80086b8:	b083      	sub	sp, #12
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	f003 0301 	and.w	r3, r3, #1
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	370c      	adds	r7, #12
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
	...

080086d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4a13      	ldr	r2, [pc, #76]	@ (8008738 <USB_CoreReset+0x64>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d901      	bls.n	80086f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e01b      	b.n	800872a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	daf2      	bge.n	80086e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	f043 0201 	orr.w	r2, r3, #1
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3301      	adds	r3, #1
 800870e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	4a09      	ldr	r2, [pc, #36]	@ (8008738 <USB_CoreReset+0x64>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d901      	bls.n	800871c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008718:	2303      	movs	r3, #3
 800871a:	e006      	b.n	800872a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	f003 0301 	and.w	r3, r3, #1
 8008724:	2b01      	cmp	r3, #1
 8008726:	d0f0      	beq.n	800870a <USB_CoreReset+0x36>

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3714      	adds	r7, #20
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
 8008736:	bf00      	nop
 8008738:	00030d40 	.word	0x00030d40

0800873c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800873c:	b084      	sub	sp, #16
 800873e:	b580      	push	{r7, lr}
 8008740:	b086      	sub	sp, #24
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800874a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800874e:	2300      	movs	r3, #0
 8008750:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800875c:	461a      	mov	r2, r3
 800875e:	2300      	movs	r3, #0
 8008760:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008766:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008772:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800878a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800878e:	2b00      	cmp	r3, #0
 8008790:	d018      	beq.n	80087c4 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008794:	2b01      	cmp	r3, #1
 8008796:	d10a      	bne.n	80087ae <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80087a6:	f043 0304 	orr.w	r3, r3, #4
 80087aa:	6013      	str	r3, [r2, #0]
 80087ac:	e014      	b.n	80087d8 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80087bc:	f023 0304 	bic.w	r3, r3, #4
 80087c0:	6013      	str	r3, [r2, #0]
 80087c2:	e009      	b.n	80087d8 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80087d2:	f023 0304 	bic.w	r3, r3, #4
 80087d6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80087d8:	2110      	movs	r1, #16
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f7ff fe5e 	bl	800849c <USB_FlushTxFifo>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d001      	beq.n	80087ea <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7ff fe8a 	bl	8008504 <USB_FlushRxFifo>
 80087f0:	4603      	mov	r3, r0
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d001      	beq.n	80087fa <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80087fa:	2300      	movs	r3, #0
 80087fc:	613b      	str	r3, [r7, #16]
 80087fe:	e015      	b.n	800882c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4413      	add	r3, r2
 8008808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800880c:	461a      	mov	r2, r3
 800880e:	f04f 33ff 	mov.w	r3, #4294967295
 8008812:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	015a      	lsls	r2, r3, #5
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	4413      	add	r3, r2
 800881c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008820:	461a      	mov	r2, r3
 8008822:	2300      	movs	r3, #0
 8008824:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	3301      	adds	r3, #1
 800882a:	613b      	str	r3, [r7, #16]
 800882c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882e:	693a      	ldr	r2, [r7, #16]
 8008830:	429a      	cmp	r2, r3
 8008832:	d3e5      	bcc.n	8008800 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f04f 32ff 	mov.w	r2, #4294967295
 8008840:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00b      	beq.n	8008866 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008854:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a13      	ldr	r2, [pc, #76]	@ (80088a8 <USB_HostInit+0x16c>)
 800885a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a13      	ldr	r2, [pc, #76]	@ (80088ac <USB_HostInit+0x170>)
 8008860:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008864:	e009      	b.n	800887a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2280      	movs	r2, #128	@ 0x80
 800886a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a10      	ldr	r2, [pc, #64]	@ (80088b0 <USB_HostInit+0x174>)
 8008870:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	4a0f      	ldr	r2, [pc, #60]	@ (80088b4 <USB_HostInit+0x178>)
 8008876:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800887a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887c:	2b00      	cmp	r3, #0
 800887e:	d105      	bne.n	800888c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	f043 0210 	orr.w	r2, r3, #16
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	699a      	ldr	r2, [r3, #24]
 8008890:	4b09      	ldr	r3, [pc, #36]	@ (80088b8 <USB_HostInit+0x17c>)
 8008892:	4313      	orrs	r3, r2
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008898:	7dfb      	ldrb	r3, [r7, #23]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3718      	adds	r7, #24
 800889e:	46bd      	mov	sp, r7
 80088a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088a4:	b004      	add	sp, #16
 80088a6:	4770      	bx	lr
 80088a8:	01000200 	.word	0x01000200
 80088ac:	00e00300 	.word	0x00e00300
 80088b0:	00600080 	.word	0x00600080
 80088b4:	004000e0 	.word	0x004000e0
 80088b8:	a3200008 	.word	0xa3200008

080088bc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80088da:	f023 0303 	bic.w	r3, r3, #3
 80088de:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088e6:	681a      	ldr	r2, [r3, #0]
 80088e8:	78fb      	ldrb	r3, [r7, #3]
 80088ea:	f003 0303 	and.w	r3, r3, #3
 80088ee:	68f9      	ldr	r1, [r7, #12]
 80088f0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80088f4:	4313      	orrs	r3, r2
 80088f6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80088f8:	78fb      	ldrb	r3, [r7, #3]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d107      	bne.n	800890e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008904:	461a      	mov	r2, r3
 8008906:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800890a:	6053      	str	r3, [r2, #4]
 800890c:	e009      	b.n	8008922 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800890e:	78fb      	ldrb	r3, [r7, #3]
 8008910:	2b02      	cmp	r3, #2
 8008912:	d106      	bne.n	8008922 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800891a:	461a      	mov	r2, r3
 800891c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008920:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008950:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	68fa      	ldr	r2, [r7, #12]
 8008956:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800895a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800895e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008960:	2064      	movs	r0, #100	@ 0x64
 8008962:	f7f9 fd27 	bl	80023b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800896e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008972:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008974:	200a      	movs	r0, #10
 8008976:	f7f9 fd1d 	bl	80023b4 <HAL_Delay>

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	460b      	mov	r3, r1
 800898e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008994:	2300      	movs	r3, #0
 8008996:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80089a8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d109      	bne.n	80089c8 <USB_DriveVbus+0x44>
 80089b4:	78fb      	ldrb	r3, [r7, #3]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d106      	bne.n	80089c8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80089c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80089c6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089d2:	d109      	bne.n	80089e8 <USB_DriveVbus+0x64>
 80089d4:	78fb      	ldrb	r3, [r7, #3]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	68fa      	ldr	r2, [r7, #12]
 80089de:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80089e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089e6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b085      	sub	sp, #20
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008a02:	2300      	movs	r3, #0
 8008a04:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	0c5b      	lsrs	r3, r3, #17
 8008a14:	f003 0303 	and.w	r3, r3, #3
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	b29b      	uxth	r3, r3
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
	...

08008a48 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b088      	sub	sp, #32
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	4608      	mov	r0, r1
 8008a52:	4611      	mov	r1, r2
 8008a54:	461a      	mov	r2, r3
 8008a56:	4603      	mov	r3, r0
 8008a58:	70fb      	strb	r3, [r7, #3]
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	70bb      	strb	r3, [r7, #2]
 8008a5e:	4613      	mov	r3, r2
 8008a60:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008a6a:	78fb      	ldrb	r3, [r7, #3]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a76:	461a      	mov	r2, r3
 8008a78:	f04f 33ff 	mov.w	r3, #4294967295
 8008a7c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008a7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008a82:	2b03      	cmp	r3, #3
 8008a84:	d87e      	bhi.n	8008b84 <USB_HC_Init+0x13c>
 8008a86:	a201      	add	r2, pc, #4	@ (adr r2, 8008a8c <USB_HC_Init+0x44>)
 8008a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a8c:	08008a9d 	.word	0x08008a9d
 8008a90:	08008b47 	.word	0x08008b47
 8008a94:	08008a9d 	.word	0x08008a9d
 8008a98:	08008b09 	.word	0x08008b09
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008a9c:	78fb      	ldrb	r3, [r7, #3]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008aae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008ab0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	da10      	bge.n	8008ada <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008ab8:	78fb      	ldrb	r3, [r7, #3]
 8008aba:	015a      	lsls	r2, r3, #5
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	78fa      	ldrb	r2, [r7, #3]
 8008ac8:	0151      	lsls	r1, r2, #5
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	440a      	add	r2, r1
 8008ace:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ad6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8008ad8:	e057      	b.n	8008b8a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d051      	beq.n	8008b8a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008ae6:	78fb      	ldrb	r3, [r7, #3]
 8008ae8:	015a      	lsls	r2, r3, #5
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	4413      	add	r3, r2
 8008aee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	78fa      	ldrb	r2, [r7, #3]
 8008af6:	0151      	lsls	r1, r2, #5
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	440a      	add	r2, r1
 8008afc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b00:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008b04:	60d3      	str	r3, [r2, #12]
      break;
 8008b06:	e040      	b.n	8008b8a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008b08:	78fb      	ldrb	r3, [r7, #3]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b14:	461a      	mov	r2, r3
 8008b16:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008b1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008b1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	da34      	bge.n	8008b8e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	78fa      	ldrb	r2, [r7, #3]
 8008b34:	0151      	lsls	r1, r2, #5
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	440a      	add	r2, r1
 8008b3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b42:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008b44:	e023      	b.n	8008b8e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008b46:	78fb      	ldrb	r3, [r7, #3]
 8008b48:	015a      	lsls	r2, r3, #5
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b52:	461a      	mov	r2, r3
 8008b54:	f240 2325 	movw	r3, #549	@ 0x225
 8008b58:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008b5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	da17      	bge.n	8008b92 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008b62:	78fb      	ldrb	r3, [r7, #3]
 8008b64:	015a      	lsls	r2, r3, #5
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	4413      	add	r3, r2
 8008b6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b6e:	68db      	ldr	r3, [r3, #12]
 8008b70:	78fa      	ldrb	r2, [r7, #3]
 8008b72:	0151      	lsls	r1, r2, #5
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	440a      	add	r2, r1
 8008b78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b7c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008b80:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008b82:	e006      	b.n	8008b92 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	77fb      	strb	r3, [r7, #31]
      break;
 8008b88:	e004      	b.n	8008b94 <USB_HC_Init+0x14c>
      break;
 8008b8a:	bf00      	nop
 8008b8c:	e002      	b.n	8008b94 <USB_HC_Init+0x14c>
      break;
 8008b8e:	bf00      	nop
 8008b90:	e000      	b.n	8008b94 <USB_HC_Init+0x14c>
      break;
 8008b92:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008b94:	78fb      	ldrb	r3, [r7, #3]
 8008b96:	015a      	lsls	r2, r3, #5
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	4413      	add	r3, r2
 8008b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	78fa      	ldrb	r2, [r7, #3]
 8008ba4:	0151      	lsls	r1, r2, #5
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	440a      	add	r2, r1
 8008baa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bae:	f043 0302 	orr.w	r3, r3, #2
 8008bb2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008bba:	699a      	ldr	r2, [r3, #24]
 8008bbc:	78fb      	ldrb	r3, [r7, #3]
 8008bbe:	f003 030f 	and.w	r3, r3, #15
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8008bc8:	6939      	ldr	r1, [r7, #16]
 8008bca:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008bde:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	da03      	bge.n	8008bee <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bea:	61bb      	str	r3, [r7, #24]
 8008bec:	e001      	b.n	8008bf2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f7ff feff 	bl	80089f6 <USB_GetHostSpeed>
 8008bf8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008bfa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d106      	bne.n	8008c10 <USB_HC_Init+0x1c8>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d003      	beq.n	8008c10 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008c08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008c0c:	617b      	str	r3, [r7, #20]
 8008c0e:	e001      	b.n	8008c14 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c14:	787b      	ldrb	r3, [r7, #1]
 8008c16:	059b      	lsls	r3, r3, #22
 8008c18:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008c1c:	78bb      	ldrb	r3, [r7, #2]
 8008c1e:	02db      	lsls	r3, r3, #11
 8008c20:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c24:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008c26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008c2a:	049b      	lsls	r3, r3, #18
 8008c2c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008c30:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008c32:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008c34:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008c38:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c3e:	78fb      	ldrb	r3, [r7, #3]
 8008c40:	0159      	lsls	r1, r3, #5
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	440b      	add	r3, r1
 8008c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c50:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008c52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	d003      	beq.n	8008c62 <USB_HC_Init+0x21a>
 8008c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d10f      	bne.n	8008c82 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008c62:	78fb      	ldrb	r3, [r7, #3]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	78fa      	ldrb	r2, [r7, #3]
 8008c72:	0151      	lsls	r1, r2, #5
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	440a      	add	r2, r1
 8008c78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c80:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008c82:	7ffb      	ldrb	r3, [r7, #31]
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3720      	adds	r7, #32
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b08c      	sub	sp, #48	@ 0x30
 8008c90:	af02      	add	r7, sp, #8
 8008c92:	60f8      	str	r0, [r7, #12]
 8008c94:	60b9      	str	r1, [r7, #8]
 8008c96:	4613      	mov	r3, r2
 8008c98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	785b      	ldrb	r3, [r3, #1]
 8008ca2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008ca4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ca8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d02d      	beq.n	8008d12 <USB_HC_StartXfer+0x86>
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	791b      	ldrb	r3, [r3, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d129      	bne.n	8008d12 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d117      	bne.n	8008cf4 <USB_HC_StartXfer+0x68>
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	79db      	ldrb	r3, [r3, #7]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <USB_HC_StartXfer+0x48>
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	79db      	ldrb	r3, [r3, #7]
 8008cd0:	2b02      	cmp	r3, #2
 8008cd2:	d10f      	bne.n	8008cf4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	69fa      	ldr	r2, [r7, #28]
 8008ce4:	0151      	lsls	r1, r2, #5
 8008ce6:	6a3a      	ldr	r2, [r7, #32]
 8008ce8:	440a      	add	r2, r1
 8008cea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cf2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008cf4:	79fb      	ldrb	r3, [r7, #7]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d10b      	bne.n	8008d12 <USB_HC_StartXfer+0x86>
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	795b      	ldrb	r3, [r3, #5]
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d107      	bne.n	8008d12 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	785b      	ldrb	r3, [r3, #1]
 8008d06:	4619      	mov	r1, r3
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f000 fa0f 	bl	800912c <USB_DoPing>
      return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	e0f8      	b.n	8008f04 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	695b      	ldr	r3, [r3, #20]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d018      	beq.n	8008d4c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	68ba      	ldr	r2, [r7, #8]
 8008d20:	8912      	ldrh	r2, [r2, #8]
 8008d22:	4413      	add	r3, r2
 8008d24:	3b01      	subs	r3, #1
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	8912      	ldrh	r2, [r2, #8]
 8008d2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d2e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (num_packets > max_hc_pkt_count)
 8008d30:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d32:	8b7b      	ldrh	r3, [r7, #26]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d90b      	bls.n	8008d50 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008d38:	8b7b      	ldrh	r3, [r7, #26]
 8008d3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008d3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d3e:	68ba      	ldr	r2, [r7, #8]
 8008d40:	8912      	ldrh	r2, [r2, #8]
 8008d42:	fb03 f202 	mul.w	r2, r3, r2
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	611a      	str	r2, [r3, #16]
 8008d4a:	e001      	b.n	8008d50 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	78db      	ldrb	r3, [r3, #3]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d007      	beq.n	8008d68 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008d58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d5a:	68ba      	ldr	r2, [r7, #8]
 8008d5c:	8912      	ldrh	r2, [r2, #8]
 8008d5e:	fb03 f202 	mul.w	r2, r3, r2
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	611a      	str	r2, [r3, #16]
 8008d66:	e003      	b.n	8008d70 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	695a      	ldr	r2, [r3, #20]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d7a:	04d9      	lsls	r1, r3, #19
 8008d7c:	4b63      	ldr	r3, [pc, #396]	@ (8008f0c <USB_HC_StartXfer+0x280>)
 8008d7e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d80:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	7a9b      	ldrb	r3, [r3, #10]
 8008d86:	075b      	lsls	r3, r3, #29
 8008d88:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d8c:	69f9      	ldr	r1, [r7, #28]
 8008d8e:	0148      	lsls	r0, r1, #5
 8008d90:	6a39      	ldr	r1, [r7, #32]
 8008d92:	4401      	add	r1, r0
 8008d94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d98:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d9a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008d9c:	79fb      	ldrb	r3, [r7, #7]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d009      	beq.n	8008db6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	68d9      	ldr	r1, [r3, #12]
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	6a3b      	ldr	r3, [r7, #32]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008db2:	460a      	mov	r2, r1
 8008db4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bf0c      	ite	eq
 8008dc6:	2301      	moveq	r3, #1
 8008dc8:	2300      	movne	r3, #0
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	015a      	lsls	r2, r3, #5
 8008dd2:	6a3b      	ldr	r3, [r7, #32]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	69fa      	ldr	r2, [r7, #28]
 8008dde:	0151      	lsls	r1, r2, #5
 8008de0:	6a3a      	ldr	r2, [r7, #32]
 8008de2:	440a      	add	r2, r1
 8008de4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008de8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008dec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	015a      	lsls	r2, r3, #5
 8008df2:	6a3b      	ldr	r3, [r7, #32]
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	7e7b      	ldrb	r3, [r7, #25]
 8008dfe:	075b      	lsls	r3, r3, #29
 8008e00:	69f9      	ldr	r1, [r7, #28]
 8008e02:	0148      	lsls	r0, r1, #5
 8008e04:	6a39      	ldr	r1, [r7, #32]
 8008e06:	4401      	add	r1, r0
 8008e08:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	015a      	lsls	r2, r3, #5
 8008e14:	6a3b      	ldr	r3, [r7, #32]
 8008e16:	4413      	add	r3, r2
 8008e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e26:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	78db      	ldrb	r3, [r3, #3]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d004      	beq.n	8008e3a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e36:	613b      	str	r3, [r7, #16]
 8008e38:	e003      	b.n	8008e42 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008e40:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e48:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	015a      	lsls	r2, r3, #5
 8008e4e:	6a3b      	ldr	r3, [r7, #32]
 8008e50:	4413      	add	r3, r2
 8008e52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e56:	461a      	mov	r2, r3
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008e5c:	79fb      	ldrb	r3, [r7, #7]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008e62:	2300      	movs	r3, #0
 8008e64:	e04e      	b.n	8008f04 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	78db      	ldrb	r3, [r3, #3]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d149      	bne.n	8008f02 <USB_HC_StartXfer+0x276>
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d045      	beq.n	8008f02 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	79db      	ldrb	r3, [r3, #7]
 8008e7a:	2b03      	cmp	r3, #3
 8008e7c:	d830      	bhi.n	8008ee0 <USB_HC_StartXfer+0x254>
 8008e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e84 <USB_HC_StartXfer+0x1f8>)
 8008e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e84:	08008e95 	.word	0x08008e95
 8008e88:	08008eb9 	.word	0x08008eb9
 8008e8c:	08008e95 	.word	0x08008e95
 8008e90:	08008eb9 	.word	0x08008eb9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	695b      	ldr	r3, [r3, #20]
 8008e98:	3303      	adds	r3, #3
 8008e9a:	089b      	lsrs	r3, r3, #2
 8008e9c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008e9e:	8afa      	ldrh	r2, [r7, #22]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d91c      	bls.n	8008ee4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	f043 0220 	orr.w	r2, r3, #32
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	619a      	str	r2, [r3, #24]
        }
        break;
 8008eb6:	e015      	b.n	8008ee4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	695b      	ldr	r3, [r3, #20]
 8008ebc:	3303      	adds	r3, #3
 8008ebe:	089b      	lsrs	r3, r3, #2
 8008ec0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008ec2:	8afa      	ldrh	r2, [r7, #22]
 8008ec4:	6a3b      	ldr	r3, [r7, #32]
 8008ec6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d90a      	bls.n	8008ee8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	699b      	ldr	r3, [r3, #24]
 8008ed6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	619a      	str	r2, [r3, #24]
        }
        break;
 8008ede:	e003      	b.n	8008ee8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008ee0:	bf00      	nop
 8008ee2:	e002      	b.n	8008eea <USB_HC_StartXfer+0x25e>
        break;
 8008ee4:	bf00      	nop
 8008ee6:	e000      	b.n	8008eea <USB_HC_StartXfer+0x25e>
        break;
 8008ee8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	68d9      	ldr	r1, [r3, #12]
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	785a      	ldrb	r2, [r3, #1]
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	2000      	movs	r0, #0
 8008efa:	9000      	str	r0, [sp, #0]
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f7ff fb31 	bl	8008564 <USB_WritePacket>
  }

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3728      	adds	r7, #40	@ 0x28
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	1ff80000 	.word	0x1ff80000

08008f10 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b085      	sub	sp, #20
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f22:	695b      	ldr	r3, [r3, #20]
 8008f24:	b29b      	uxth	r3, r3
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b089      	sub	sp, #36	@ 0x24
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008f42:	78fb      	ldrb	r3, [r7, #3]
 8008f44:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008f46:	2300      	movs	r3, #0
 8008f48:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	015a      	lsls	r2, r3, #5
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	4413      	add	r3, r2
 8008f52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	0c9b      	lsrs	r3, r3, #18
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	015a      	lsls	r2, r3, #5
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	0fdb      	lsrs	r3, r3, #31
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f003 0320 	and.w	r3, r3, #32
 8008f7e:	2b20      	cmp	r3, #32
 8008f80:	d104      	bne.n	8008f8c <USB_HC_Halt+0x5a>
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d101      	bne.n	8008f8c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	e0c8      	b.n	800911e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d002      	beq.n	8008f98 <USB_HC_Halt+0x66>
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d163      	bne.n	8009060 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	69ba      	ldr	r2, [r7, #24]
 8008fa8:	0151      	lsls	r1, r2, #5
 8008faa:	69fa      	ldr	r2, [r7, #28]
 8008fac:	440a      	add	r2, r1
 8008fae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fb2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008fb6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f003 0320 	and.w	r3, r3, #32
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f040 80ab 	bne.w	800911c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fca:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d133      	bne.n	800903a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	69ba      	ldr	r2, [r7, #24]
 8008fe2:	0151      	lsls	r1, r2, #5
 8008fe4:	69fa      	ldr	r2, [r7, #28]
 8008fe6:	440a      	add	r2, r1
 8008fe8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ff0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	015a      	lsls	r2, r3, #5
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	0151      	lsls	r1, r2, #5
 8009004:	69fa      	ldr	r2, [r7, #28]
 8009006:	440a      	add	r2, r1
 8009008:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800900c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009010:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	3301      	adds	r3, #1
 8009016:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800901e:	d81d      	bhi.n	800905c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	69fb      	ldr	r3, [r7, #28]
 8009026:	4413      	add	r3, r2
 8009028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009032:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009036:	d0ec      	beq.n	8009012 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009038:	e070      	b.n	800911c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	015a      	lsls	r2, r3, #5
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	4413      	add	r3, r2
 8009042:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	0151      	lsls	r1, r2, #5
 800904c:	69fa      	ldr	r2, [r7, #28]
 800904e:	440a      	add	r2, r1
 8009050:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009054:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009058:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800905a:	e05f      	b.n	800911c <USB_HC_Halt+0x1ea>
            break;
 800905c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800905e:	e05d      	b.n	800911c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	015a      	lsls	r2, r3, #5
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	4413      	add	r3, r2
 8009068:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	69ba      	ldr	r2, [r7, #24]
 8009070:	0151      	lsls	r1, r2, #5
 8009072:	69fa      	ldr	r2, [r7, #28]
 8009074:	440a      	add	r2, r1
 8009076:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800907a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800907e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800908c:	2b00      	cmp	r3, #0
 800908e:	d133      	bne.n	80090f8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	4413      	add	r3, r2
 8009098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	69ba      	ldr	r2, [r7, #24]
 80090a0:	0151      	lsls	r1, r2, #5
 80090a2:	69fa      	ldr	r2, [r7, #28]
 80090a4:	440a      	add	r2, r1
 80090a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090ae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	69ba      	ldr	r2, [r7, #24]
 80090c0:	0151      	lsls	r1, r2, #5
 80090c2:	69fa      	ldr	r2, [r7, #28]
 80090c4:	440a      	add	r2, r1
 80090c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090ce:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3301      	adds	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80090dc:	d81d      	bhi.n	800911a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090f4:	d0ec      	beq.n	80090d0 <USB_HC_Halt+0x19e>
 80090f6:	e011      	b.n	800911c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80090f8:	69bb      	ldr	r3, [r7, #24]
 80090fa:	015a      	lsls	r2, r3, #5
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	4413      	add	r3, r2
 8009100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	69ba      	ldr	r2, [r7, #24]
 8009108:	0151      	lsls	r1, r2, #5
 800910a:	69fa      	ldr	r2, [r7, #28]
 800910c:	440a      	add	r2, r1
 800910e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009112:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009116:	6013      	str	r3, [r2, #0]
 8009118:	e000      	b.n	800911c <USB_HC_Halt+0x1ea>
          break;
 800911a:	bf00      	nop
    }
  }

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3724      	adds	r7, #36	@ 0x24
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
	...

0800912c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800912c:	b480      	push	{r7}
 800912e:	b087      	sub	sp, #28
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800913c:	78fb      	ldrb	r3, [r7, #3]
 800913e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009140:	2301      	movs	r3, #1
 8009142:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	04da      	lsls	r2, r3, #19
 8009148:	4b15      	ldr	r3, [pc, #84]	@ (80091a0 <USB_DoPing+0x74>)
 800914a:	4013      	ands	r3, r2
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	0151      	lsls	r1, r2, #5
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	440a      	add	r2, r1
 8009154:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009158:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800915c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	015a      	lsls	r2, r3, #5
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	4413      	add	r3, r2
 8009166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009174:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800917c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	015a      	lsls	r2, r3, #5
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	4413      	add	r3, r2
 8009186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800918a:	461a      	mov	r2, r3
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009190:	2300      	movs	r3, #0
}
 8009192:	4618      	mov	r0, r3
 8009194:	371c      	adds	r7, #28
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
 800919e:	bf00      	nop
 80091a0:	1ff80000 	.word	0x1ff80000

080091a4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b088      	sub	sp, #32
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80091ac:	2300      	movs	r3, #0
 80091ae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80091b4:	2300      	movs	r3, #0
 80091b6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f7ff f911 	bl	80083e0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80091be:	2110      	movs	r1, #16
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f7ff f96b 	bl	800849c <USB_FlushTxFifo>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7ff f997 	bl	8008504 <USB_FlushRxFifo>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d001      	beq.n	80091e0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80091e0:	2300      	movs	r3, #0
 80091e2:	61bb      	str	r3, [r7, #24]
 80091e4:	e01f      	b.n	8009226 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	015a      	lsls	r2, r3, #5
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	4413      	add	r3, r2
 80091ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009204:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800920c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	4413      	add	r3, r2
 8009216:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800921a:	461a      	mov	r2, r3
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	3301      	adds	r3, #1
 8009224:	61bb      	str	r3, [r7, #24]
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	2b0f      	cmp	r3, #15
 800922a:	d9dc      	bls.n	80091e6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800922c:	2300      	movs	r3, #0
 800922e:	61bb      	str	r3, [r7, #24]
 8009230:	e034      	b.n	800929c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009232:	69bb      	ldr	r3, [r7, #24]
 8009234:	015a      	lsls	r2, r3, #5
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	4413      	add	r3, r2
 800923a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009248:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009250:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009258:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	4413      	add	r3, r2
 8009262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009266:	461a      	mov	r2, r3
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	3301      	adds	r3, #1
 8009270:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009278:	d80c      	bhi.n	8009294 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	015a      	lsls	r2, r3, #5
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	4413      	add	r3, r2
 8009282:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800928c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009290:	d0ec      	beq.n	800926c <USB_StopHost+0xc8>
 8009292:	e000      	b.n	8009296 <USB_StopHost+0xf2>
        break;
 8009294:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	3301      	adds	r3, #1
 800929a:	61bb      	str	r3, [r7, #24]
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	2b0f      	cmp	r3, #15
 80092a0:	d9c7      	bls.n	8009232 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80092a8:	461a      	mov	r2, r3
 80092aa:	f04f 33ff 	mov.w	r3, #4294967295
 80092ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f04f 32ff 	mov.w	r2, #4294967295
 80092b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f7ff f880 	bl	80083be <USB_EnableGlobalInt>

  return ret;
 80092be:	7ffb      	ldrb	r3, [r7, #31]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3720      	adds	r7, #32
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 80092cc:	4904      	ldr	r1, [pc, #16]	@ (80092e0 <MX_FATFS_Init+0x18>)
 80092ce:	4805      	ldr	r0, [pc, #20]	@ (80092e4 <MX_FATFS_Init+0x1c>)
 80092d0:	f006 fb20 	bl	800f914 <FATFS_LinkDriver>
 80092d4:	4603      	mov	r3, r0
 80092d6:	461a      	mov	r2, r3
 80092d8:	4b03      	ldr	r3, [pc, #12]	@ (80092e8 <MX_FATFS_Init+0x20>)
 80092da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80092dc:	bf00      	nop
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	20001a10 	.word	0x20001a10
 80092e4:	08010524 	.word	0x08010524
 80092e8:	20001a0c 	.word	0x20001a0c

080092ec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80092ec:	b480      	push	{r7}
 80092ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80092f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	4603      	mov	r3, r0
 8009304:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	4603      	mov	r3, r0
 800931c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8009322:	79fb      	ldrb	r3, [r7, #7]
 8009324:	4619      	mov	r1, r3
 8009326:	4808      	ldr	r0, [pc, #32]	@ (8009348 <USBH_status+0x34>)
 8009328:	f000 fe30 	bl	8009f8c <USBH_MSC_UnitIsReady>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d002      	beq.n	8009338 <USBH_status+0x24>
  {
    res = RES_OK;
 8009332:	2300      	movs	r3, #0
 8009334:	73fb      	strb	r3, [r7, #15]
 8009336:	e001      	b.n	800933c <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800933c:	7bfb      	ldrb	r3, [r7, #15]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	20001e7c 	.word	0x20001e7c

0800934c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b094      	sub	sp, #80	@ 0x50
 8009350:	af02      	add	r7, sp, #8
 8009352:	60b9      	str	r1, [r7, #8]
 8009354:	607a      	str	r2, [r7, #4]
 8009356:	603b      	str	r3, [r7, #0]
 8009358:	4603      	mov	r3, r0
 800935a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8009362:	7bf9      	ldrb	r1, [r7, #15]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	9300      	str	r3, [sp, #0]
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	4813      	ldr	r0, [pc, #76]	@ (80093bc <USBH_read+0x70>)
 800936e:	f000 fe57 	bl	800a020 <USBH_MSC_Read>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d103      	bne.n	8009380 <USBH_read+0x34>
  {
    res = RES_OK;
 8009378:	2300      	movs	r3, #0
 800937a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800937e:	e017      	b.n	80093b0 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009380:	f107 0210 	add.w	r2, r7, #16
 8009384:	7bfb      	ldrb	r3, [r7, #15]
 8009386:	4619      	mov	r1, r3
 8009388:	480c      	ldr	r0, [pc, #48]	@ (80093bc <USBH_read+0x70>)
 800938a:	f000 fe25 	bl	8009fd8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800938e:	7f7b      	ldrb	r3, [r7, #29]
 8009390:	2b3a      	cmp	r3, #58	@ 0x3a
 8009392:	d005      	beq.n	80093a0 <USBH_read+0x54>
 8009394:	2b3a      	cmp	r3, #58	@ 0x3a
 8009396:	dc07      	bgt.n	80093a8 <USBH_read+0x5c>
 8009398:	2b04      	cmp	r3, #4
 800939a:	d001      	beq.n	80093a0 <USBH_read+0x54>
 800939c:	2b28      	cmp	r3, #40	@ 0x28
 800939e:	d103      	bne.n	80093a8 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 80093a0:	2303      	movs	r3, #3
 80093a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 80093a6:	e003      	b.n	80093b0 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 80093a8:	2301      	movs	r3, #1
 80093aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 80093ae:	bf00      	nop
    }
  }

  return res;
 80093b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3748      	adds	r7, #72	@ 0x48
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	20001e7c 	.word	0x20001e7c

080093c0 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b094      	sub	sp, #80	@ 0x50
 80093c4:	af02      	add	r7, sp, #8
 80093c6:	60b9      	str	r1, [r7, #8]
 80093c8:	607a      	str	r2, [r7, #4]
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	4603      	mov	r3, r0
 80093ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 80093d6:	7bf9      	ldrb	r1, [r7, #15]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	9300      	str	r3, [sp, #0]
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	4817      	ldr	r0, [pc, #92]	@ (8009440 <USBH_write+0x80>)
 80093e2:	f000 fe86 	bl	800a0f2 <USBH_MSC_Write>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d103      	bne.n	80093f4 <USBH_write+0x34>
  {
    res = RES_OK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80093f2:	e01f      	b.n	8009434 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80093f4:	f107 0210 	add.w	r2, r7, #16
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	4619      	mov	r1, r3
 80093fc:	4810      	ldr	r0, [pc, #64]	@ (8009440 <USBH_write+0x80>)
 80093fe:	f000 fdeb 	bl	8009fd8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009402:	7f7b      	ldrb	r3, [r7, #29]
 8009404:	2b3a      	cmp	r3, #58	@ 0x3a
 8009406:	d00d      	beq.n	8009424 <USBH_write+0x64>
 8009408:	2b3a      	cmp	r3, #58	@ 0x3a
 800940a:	dc0f      	bgt.n	800942c <USBH_write+0x6c>
 800940c:	2b28      	cmp	r3, #40	@ 0x28
 800940e:	d009      	beq.n	8009424 <USBH_write+0x64>
 8009410:	2b28      	cmp	r3, #40	@ 0x28
 8009412:	dc0b      	bgt.n	800942c <USBH_write+0x6c>
 8009414:	2b04      	cmp	r3, #4
 8009416:	d005      	beq.n	8009424 <USBH_write+0x64>
 8009418:	2b27      	cmp	r3, #39	@ 0x27
 800941a:	d107      	bne.n	800942c <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800941c:	2302      	movs	r3, #2
 800941e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 8009422:	e007      	b.n	8009434 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009424:	2303      	movs	r3, #3
 8009426:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800942a:	e003      	b.n	8009434 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 8009432:	bf00      	nop
    }
  }

  return res;
 8009434:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009438:	4618      	mov	r0, r3
 800943a:	3748      	adds	r7, #72	@ 0x48
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	20001e7c 	.word	0x20001e7c

08009444 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b090      	sub	sp, #64	@ 0x40
 8009448:	af00      	add	r7, sp, #0
 800944a:	4603      	mov	r3, r0
 800944c:	603a      	str	r2, [r7, #0]
 800944e:	71fb      	strb	r3, [r7, #7]
 8009450:	460b      	mov	r3, r1
 8009452:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800945a:	79bb      	ldrb	r3, [r7, #6]
 800945c:	2b03      	cmp	r3, #3
 800945e:	d852      	bhi.n	8009506 <USBH_ioctl+0xc2>
 8009460:	a201      	add	r2, pc, #4	@ (adr r2, 8009468 <USBH_ioctl+0x24>)
 8009462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009466:	bf00      	nop
 8009468:	08009479 	.word	0x08009479
 800946c:	08009481 	.word	0x08009481
 8009470:	080094ab 	.word	0x080094ab
 8009474:	080094d7 	.word	0x080094d7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8009478:	2300      	movs	r3, #0
 800947a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800947e:	e045      	b.n	800950c <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009480:	f107 0208 	add.w	r2, r7, #8
 8009484:	79fb      	ldrb	r3, [r7, #7]
 8009486:	4619      	mov	r1, r3
 8009488:	4823      	ldr	r0, [pc, #140]	@ (8009518 <USBH_ioctl+0xd4>)
 800948a:	f000 fda5 	bl	8009fd8 <USBH_MSC_GetLUNInfo>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d106      	bne.n	80094a2 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009494:	68fa      	ldr	r2, [r7, #12]
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800949a:	2300      	movs	r3, #0
 800949c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094a0:	e034      	b.n	800950c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 80094a8:	e030      	b.n	800950c <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80094aa:	f107 0208 	add.w	r2, r7, #8
 80094ae:	79fb      	ldrb	r3, [r7, #7]
 80094b0:	4619      	mov	r1, r3
 80094b2:	4819      	ldr	r0, [pc, #100]	@ (8009518 <USBH_ioctl+0xd4>)
 80094b4:	f000 fd90 	bl	8009fd8 <USBH_MSC_GetLUNInfo>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d107      	bne.n	80094ce <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80094be:	8a3b      	ldrh	r3, [r7, #16]
 80094c0:	461a      	mov	r2, r3
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80094c6:	2300      	movs	r3, #0
 80094c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094cc:	e01e      	b.n	800950c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 80094d4:	e01a      	b.n	800950c <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80094d6:	f107 0208 	add.w	r2, r7, #8
 80094da:	79fb      	ldrb	r3, [r7, #7]
 80094dc:	4619      	mov	r1, r3
 80094de:	480e      	ldr	r0, [pc, #56]	@ (8009518 <USBH_ioctl+0xd4>)
 80094e0:	f000 fd7a 	bl	8009fd8 <USBH_MSC_GetLUNInfo>
 80094e4:	4603      	mov	r3, r0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d109      	bne.n	80094fe <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 80094ea:	8a3b      	ldrh	r3, [r7, #16]
 80094ec:	0a5b      	lsrs	r3, r3, #9
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	461a      	mov	r2, r3
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80094f6:	2300      	movs	r3, #0
 80094f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094fc:	e006      	b.n	800950c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 8009504:	e002      	b.n	800950c <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8009506:	2304      	movs	r3, #4
 8009508:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return res;
 800950c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8009510:	4618      	mov	r0, r3
 8009512:	3740      	adds	r7, #64	@ 0x40
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	20001e7c 	.word	0x20001e7c

0800951c <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800951c:	b590      	push	{r4, r7, lr}
 800951e:	b089      	sub	sp, #36	@ 0x24
 8009520:	af04      	add	r7, sp, #16
 8009522:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800952a:	7919      	ldrb	r1, [r3, #4]
 800952c:	2350      	movs	r3, #80	@ 0x50
 800952e:	2206      	movs	r2, #6
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f001 fc68 	bl	800ae06 <USBH_FindInterface>
 8009536:	4603      	mov	r3, r0
 8009538:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800953a:	7bfb      	ldrb	r3, [r7, #15]
 800953c:	2bff      	cmp	r3, #255	@ 0xff
 800953e:	d002      	beq.n	8009546 <USBH_MSC_InterfaceInit+0x2a>
 8009540:	7bfb      	ldrb	r3, [r7, #15]
 8009542:	2b01      	cmp	r3, #1
 8009544:	d901      	bls.n	800954a <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009546:	2302      	movs	r3, #2
 8009548:	e106      	b.n	8009758 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800954a:	7bfb      	ldrb	r3, [r7, #15]
 800954c:	4619      	mov	r1, r3
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f001 fc3d 	bl	800adce <USBH_SelectInterface>
 8009554:	4603      	mov	r3, r0
 8009556:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009558:	7bbb      	ldrb	r3, [r7, #14]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d001      	beq.n	8009562 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800955e:	2302      	movs	r3, #2
 8009560:	e0fa      	b.n	8009758 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8009568:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800956c:	f006 fde0 	bl	8010130 <malloc>
 8009570:	4603      	mov	r3, r0
 8009572:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800957a:	69db      	ldr	r3, [r3, #28]
 800957c:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8009584:	2302      	movs	r3, #2
 8009586:	e0e7      	b.n	8009758 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8009588:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800958c:	2100      	movs	r1, #0
 800958e:	68b8      	ldr	r0, [r7, #8]
 8009590:	f006 fe8c 	bl	80102ac <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009594:	7bfb      	ldrb	r3, [r7, #15]
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	211a      	movs	r1, #26
 800959a:	fb01 f303 	mul.w	r3, r1, r3
 800959e:	4413      	add	r3, r2
 80095a0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	b25b      	sxtb	r3, r3
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	da16      	bge.n	80095da <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80095ac:	7bfb      	ldrb	r3, [r7, #15]
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	211a      	movs	r1, #26
 80095b2:	fb01 f303 	mul.w	r3, r1, r3
 80095b6:	4413      	add	r3, r2
 80095b8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095bc:	781a      	ldrb	r2, [r3, #0]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095c2:	7bfb      	ldrb	r3, [r7, #15]
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	211a      	movs	r1, #26
 80095c8:	fb01 f303 	mul.w	r3, r1, r3
 80095cc:	4413      	add	r3, r2
 80095ce:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80095d2:	881a      	ldrh	r2, [r3, #0]
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	815a      	strh	r2, [r3, #10]
 80095d8:	e015      	b.n	8009606 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80095da:	7bfb      	ldrb	r3, [r7, #15]
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	211a      	movs	r1, #26
 80095e0:	fb01 f303 	mul.w	r3, r1, r3
 80095e4:	4413      	add	r3, r2
 80095e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095ea:	781a      	ldrb	r2, [r3, #0]
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095f0:	7bfb      	ldrb	r3, [r7, #15]
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	211a      	movs	r1, #26
 80095f6:	fb01 f303 	mul.w	r3, r1, r3
 80095fa:	4413      	add	r3, r2
 80095fc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009600:	881a      	ldrh	r2, [r3, #0]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009606:	7bfb      	ldrb	r3, [r7, #15]
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	211a      	movs	r1, #26
 800960c:	fb01 f303 	mul.w	r3, r1, r3
 8009610:	4413      	add	r3, r2
 8009612:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	b25b      	sxtb	r3, r3
 800961a:	2b00      	cmp	r3, #0
 800961c:	da16      	bge.n	800964c <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800961e:	7bfb      	ldrb	r3, [r7, #15]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	211a      	movs	r1, #26
 8009624:	fb01 f303 	mul.w	r3, r1, r3
 8009628:	4413      	add	r3, r2
 800962a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800962e:	781a      	ldrb	r2, [r3, #0]
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009634:	7bfb      	ldrb	r3, [r7, #15]
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	211a      	movs	r1, #26
 800963a:	fb01 f303 	mul.w	r3, r1, r3
 800963e:	4413      	add	r3, r2
 8009640:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009644:	881a      	ldrh	r2, [r3, #0]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	815a      	strh	r2, [r3, #10]
 800964a:	e015      	b.n	8009678 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800964c:	7bfb      	ldrb	r3, [r7, #15]
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	211a      	movs	r1, #26
 8009652:	fb01 f303 	mul.w	r3, r1, r3
 8009656:	4413      	add	r3, r2
 8009658:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800965c:	781a      	ldrb	r2, [r3, #0]
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009662:	7bfb      	ldrb	r3, [r7, #15]
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	211a      	movs	r1, #26
 8009668:	fb01 f303 	mul.w	r3, r1, r3
 800966c:	4413      	add	r3, r2
 800966e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009672:	881a      	ldrh	r2, [r3, #0]
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	2200      	movs	r2, #0
 800967c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	2200      	movs	r2, #0
 8009682:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	2200      	movs	r2, #0
 8009688:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	799b      	ldrb	r3, [r3, #6]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f002 fec4 	bl	800c41e <USBH_AllocPipe>
 8009696:	4603      	mov	r3, r0
 8009698:	461a      	mov	r2, r3
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	79db      	ldrb	r3, [r3, #7]
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f002 feba 	bl	800c41e <USBH_AllocPipe>
 80096aa:	4603      	mov	r3, r0
 80096ac:	461a      	mov	r2, r3
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 fdc2 	bl	800a23c <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	799b      	ldrb	r3, [r3, #6]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d01e      	beq.n	80096fe <USBH_MSC_InterfaceInit+0x1e2>
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	891b      	ldrh	r3, [r3, #8]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01a      	beq.n	80096fe <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	7959      	ldrb	r1, [r3, #5]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	7998      	ldrb	r0, [r3, #6]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	8912      	ldrh	r2, [r2, #8]
 80096e0:	9202      	str	r2, [sp, #8]
 80096e2:	2202      	movs	r2, #2
 80096e4:	9201      	str	r2, [sp, #4]
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	4623      	mov	r3, r4
 80096ea:	4602      	mov	r2, r0
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f002 fe67 	bl	800c3c0 <USBH_OpenPipe>
 80096f2:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	79db      	ldrb	r3, [r3, #7]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d02c      	beq.n	8009756 <USBH_MSC_InterfaceInit+0x23a>
 80096fc:	e001      	b.n	8009702 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 80096fe:	2303      	movs	r3, #3
 8009700:	e02a      	b.n	8009758 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	895b      	ldrh	r3, [r3, #10]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d025      	beq.n	8009756 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	7919      	ldrb	r1, [r3, #4]
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	79d8      	ldrb	r0, [r3, #7]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	8952      	ldrh	r2, [r2, #10]
 8009722:	9202      	str	r2, [sp, #8]
 8009724:	2202      	movs	r2, #2
 8009726:	9201      	str	r2, [sp, #4]
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	4623      	mov	r3, r4
 800972c:	4602      	mov	r2, r0
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f002 fe46 	bl	800c3c0 <USBH_OpenPipe>
 8009734:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	791b      	ldrb	r3, [r3, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	4619      	mov	r1, r3
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f006 fc42 	bl	800ffc8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	795b      	ldrb	r3, [r3, #5]
 8009748:	2200      	movs	r2, #0
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f006 fc3b 	bl	800ffc8 <USBH_LL_SetToggle>

  return USBH_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	e000      	b.n	8009758 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8009756:	2303      	movs	r3, #3
}
 8009758:	4618      	mov	r0, r3
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	bd90      	pop	{r4, r7, pc}

08009760 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800976e:	69db      	ldr	r3, [r3, #28]
 8009770:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	795b      	ldrb	r3, [r3, #5]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00e      	beq.n	8009798 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	795b      	ldrb	r3, [r3, #5]
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f002 fe3c 	bl	800c3fe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	795b      	ldrb	r3, [r3, #5]
 800978a:	4619      	mov	r1, r3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f002 fe67 	bl	800c460 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2200      	movs	r2, #0
 8009796:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	791b      	ldrb	r3, [r3, #4]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d00e      	beq.n	80097be <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	791b      	ldrb	r3, [r3, #4]
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f002 fe29 	bl	800c3fe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	791b      	ldrb	r3, [r3, #4]
 80097b0:	4619      	mov	r1, r3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f002 fe54 	bl	800c460 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2200      	movs	r2, #0
 80097bc:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097c4:	69db      	ldr	r3, [r3, #28]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00b      	beq.n	80097e2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097d0:	69db      	ldr	r3, [r3, #28]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f006 fcb4 	bl	8010140 <free>
    phost->pActiveClass->pData = 0U;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097de:	2200      	movs	r2, #0
 80097e0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097fa:	69db      	ldr	r3, [r3, #28]
 80097fc:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 80097fe:	2301      	movs	r3, #1
 8009800:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	7b9b      	ldrb	r3, [r3, #14]
 8009806:	2b03      	cmp	r3, #3
 8009808:	d041      	beq.n	800988e <USBH_MSC_ClassRequest+0xa2>
 800980a:	2b03      	cmp	r3, #3
 800980c:	dc4b      	bgt.n	80098a6 <USBH_MSC_ClassRequest+0xba>
 800980e:	2b00      	cmp	r3, #0
 8009810:	d001      	beq.n	8009816 <USBH_MSC_ClassRequest+0x2a>
 8009812:	2b02      	cmp	r3, #2
 8009814:	d147      	bne.n	80098a6 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	4619      	mov	r1, r3
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fcef 	bl	800a1fe <USBH_MSC_BOT_REQ_GetMaxLUN>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	2b03      	cmp	r3, #3
 8009828:	d104      	bne.n	8009834 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	2200      	movs	r2, #0
 800982e:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8009834:	7bfb      	ldrb	r3, [r7, #15]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d137      	bne.n	80098aa <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	2b02      	cmp	r3, #2
 8009840:	d804      	bhi.n	800984c <USBH_MSC_ClassRequest+0x60>
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	3301      	adds	r3, #1
 8009848:	b2da      	uxtb	r2, r3
 800984a:	e000      	b.n	800984e <USBH_MSC_ClassRequest+0x62>
 800984c:	2202      	movs	r2, #2
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8009852:	2300      	movs	r3, #0
 8009854:	73bb      	strb	r3, [r7, #14]
 8009856:	e014      	b.n	8009882 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8009858:	7bbb      	ldrb	r3, [r7, #14]
 800985a:	68ba      	ldr	r2, [r7, #8]
 800985c:	2134      	movs	r1, #52	@ 0x34
 800985e:	fb01 f303 	mul.w	r3, r1, r3
 8009862:	4413      	add	r3, r2
 8009864:	3392      	adds	r3, #146	@ 0x92
 8009866:	2202      	movs	r2, #2
 8009868:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800986a:	7bbb      	ldrb	r3, [r7, #14]
 800986c:	68ba      	ldr	r2, [r7, #8]
 800986e:	2134      	movs	r1, #52	@ 0x34
 8009870:	fb01 f303 	mul.w	r3, r1, r3
 8009874:	4413      	add	r3, r2
 8009876:	33c1      	adds	r3, #193	@ 0xc1
 8009878:	2200      	movs	r2, #0
 800987a:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800987c:	7bbb      	ldrb	r3, [r7, #14]
 800987e:	3301      	adds	r3, #1
 8009880:	73bb      	strb	r3, [r7, #14]
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	7bba      	ldrb	r2, [r7, #14]
 8009888:	429a      	cmp	r2, r3
 800988a:	d3e5      	bcc.n	8009858 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800988c:	e00d      	b.n	80098aa <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800988e:	2100      	movs	r1, #0
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f002 f87e 	bl	800b992 <USBH_ClrFeature>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d108      	bne.n	80098ae <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	7bda      	ldrb	r2, [r3, #15]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	739a      	strb	r2, [r3, #14]
      }
      break;
 80098a4:	e003      	b.n	80098ae <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 80098a6:	bf00      	nop
 80098a8:	e002      	b.n	80098b0 <USBH_MSC_ClassRequest+0xc4>
      break;
 80098aa:	bf00      	nop
 80098ac:	e000      	b.n	80098b0 <USBH_MSC_ClassRequest+0xc4>
      break;
 80098ae:	bf00      	nop
  }

  return status;
 80098b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
	...

080098bc <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80098ca:	69db      	ldr	r3, [r3, #28]
 80098cc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 80098ce:	2301      	movs	r3, #1
 80098d0:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 80098d2:	2301      	movs	r3, #1
 80098d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 80098d6:	2301      	movs	r3, #1
 80098d8:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	7b1b      	ldrb	r3, [r3, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d003      	beq.n	80098ea <USBH_MSC_Process+0x2e>
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	f000 826f 	beq.w	8009dc6 <USBH_MSC_Process+0x50a>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 80098e8:	e270      	b.n	8009dcc <USBH_MSC_Process+0x510>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80098f0:	693a      	ldr	r2, [r7, #16]
 80098f2:	7812      	ldrb	r2, [r2, #0]
 80098f4:	4293      	cmp	r3, r2
 80098f6:	f080 824e 	bcs.w	8009d96 <USBH_MSC_Process+0x4da>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009900:	4619      	mov	r1, r3
 8009902:	693a      	ldr	r2, [r7, #16]
 8009904:	2334      	movs	r3, #52	@ 0x34
 8009906:	fb01 f303 	mul.w	r3, r1, r3
 800990a:	4413      	add	r3, r2
 800990c:	3391      	adds	r3, #145	@ 0x91
 800990e:	2201      	movs	r2, #1
 8009910:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009918:	4619      	mov	r1, r3
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	2334      	movs	r3, #52	@ 0x34
 800991e:	fb01 f303 	mul.w	r3, r1, r3
 8009922:	4413      	add	r3, r2
 8009924:	3390      	adds	r3, #144	@ 0x90
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	2b08      	cmp	r3, #8
 800992a:	f200 8242 	bhi.w	8009db2 <USBH_MSC_Process+0x4f6>
 800992e:	a201      	add	r2, pc, #4	@ (adr r2, 8009934 <USBH_MSC_Process+0x78>)
 8009930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009934:	08009959 	.word	0x08009959
 8009938:	08009db3 	.word	0x08009db3
 800993c:	08009a21 	.word	0x08009a21
 8009940:	08009ba5 	.word	0x08009ba5
 8009944:	0800997f 	.word	0x0800997f
 8009948:	08009c71 	.word	0x08009c71
 800994c:	08009db3 	.word	0x08009db3
 8009950:	08009db3 	.word	0x08009db3
 8009954:	08009d85 	.word	0x08009d85
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800995e:	4619      	mov	r1, r3
 8009960:	693a      	ldr	r2, [r7, #16]
 8009962:	2334      	movs	r3, #52	@ 0x34
 8009964:	fb01 f303 	mul.w	r3, r1, r3
 8009968:	4413      	add	r3, r2
 800996a:	3390      	adds	r3, #144	@ 0x90
 800996c:	2204      	movs	r2, #4
 800996e:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
            break;
 800997c:	e222      	b.n	8009dc4 <USBH_MSC_Process+0x508>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009984:	b2d9      	uxtb	r1, r3
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800998c:	461a      	mov	r2, r3
 800998e:	2334      	movs	r3, #52	@ 0x34
 8009990:	fb02 f303 	mul.w	r3, r2, r3
 8009994:	3398      	adds	r3, #152	@ 0x98
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	4413      	add	r3, r2
 800999a:	3307      	adds	r3, #7
 800999c:	461a      	mov	r2, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 ff69 	bl	800a876 <USBH_MSC_SCSI_Inquiry>
 80099a4:	4603      	mov	r3, r0
 80099a6:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80099a8:	7bfb      	ldrb	r3, [r7, #15]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d10b      	bne.n	80099c6 <USBH_MSC_Process+0x10a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80099b4:	4619      	mov	r1, r3
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	2334      	movs	r3, #52	@ 0x34
 80099ba:	fb01 f303 	mul.w	r3, r1, r3
 80099be:	4413      	add	r3, r2
 80099c0:	3390      	adds	r3, #144	@ 0x90
 80099c2:	2202      	movs	r2, #2
 80099c4:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 80099c6:	7bfb      	ldrb	r3, [r7, #15]
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d10c      	bne.n	80099e6 <USBH_MSC_Process+0x12a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80099d2:	4619      	mov	r1, r3
 80099d4:	693a      	ldr	r2, [r7, #16]
 80099d6:	2334      	movs	r3, #52	@ 0x34
 80099d8:	fb01 f303 	mul.w	r3, r1, r3
 80099dc:	4413      	add	r3, r2
 80099de:	3390      	adds	r3, #144	@ 0x90
 80099e0:	2205      	movs	r2, #5
 80099e2:	701a      	strb	r2, [r3, #0]
            break;
 80099e4:	e1e7      	b.n	8009db6 <USBH_MSC_Process+0x4fa>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80099e6:	7bfb      	ldrb	r3, [r7, #15]
 80099e8:	2b04      	cmp	r3, #4
 80099ea:	f040 81e4 	bne.w	8009db6 <USBH_MSC_Process+0x4fa>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80099f4:	4619      	mov	r1, r3
 80099f6:	693a      	ldr	r2, [r7, #16]
 80099f8:	2334      	movs	r3, #52	@ 0x34
 80099fa:	fb01 f303 	mul.w	r3, r1, r3
 80099fe:	4413      	add	r3, r2
 8009a00:	3390      	adds	r3, #144	@ 0x90
 8009a02:	2201      	movs	r2, #1
 8009a04:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	2334      	movs	r3, #52	@ 0x34
 8009a12:	fb01 f303 	mul.w	r3, r1, r3
 8009a16:	4413      	add	r3, r2
 8009a18:	3391      	adds	r3, #145	@ 0x91
 8009a1a:	2202      	movs	r2, #2
 8009a1c:	701a      	strb	r2, [r3, #0]
            break;
 8009a1e:	e1ca      	b.n	8009db6 <USBH_MSC_Process+0x4fa>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	4619      	mov	r1, r3
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 fe66 	bl	800a6fc <USBH_MSC_SCSI_TestUnitReady>
 8009a30:	4603      	mov	r3, r0
 8009a32:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8009a34:	7bbb      	ldrb	r3, [r7, #14]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d149      	bne.n	8009ace <USBH_MSC_Process+0x212>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a40:	4619      	mov	r1, r3
 8009a42:	693a      	ldr	r2, [r7, #16]
 8009a44:	2334      	movs	r3, #52	@ 0x34
 8009a46:	fb01 f303 	mul.w	r3, r1, r3
 8009a4a:	4413      	add	r3, r2
 8009a4c:	3392      	adds	r3, #146	@ 0x92
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00c      	beq.n	8009a6e <USBH_MSC_Process+0x1b2>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	693a      	ldr	r2, [r7, #16]
 8009a5e:	2334      	movs	r3, #52	@ 0x34
 8009a60:	fb01 f303 	mul.w	r3, r1, r3
 8009a64:	4413      	add	r3, r2
 8009a66:	33c1      	adds	r3, #193	@ 0xc1
 8009a68:	2201      	movs	r2, #1
 8009a6a:	701a      	strb	r2, [r3, #0]
 8009a6c:	e00b      	b.n	8009a86 <USBH_MSC_Process+0x1ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a74:	4619      	mov	r1, r3
 8009a76:	693a      	ldr	r2, [r7, #16]
 8009a78:	2334      	movs	r3, #52	@ 0x34
 8009a7a:	fb01 f303 	mul.w	r3, r1, r3
 8009a7e:	4413      	add	r3, r2
 8009a80:	33c1      	adds	r3, #193	@ 0xc1
 8009a82:	2200      	movs	r2, #0
 8009a84:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	2334      	movs	r3, #52	@ 0x34
 8009a92:	fb01 f303 	mul.w	r3, r1, r3
 8009a96:	4413      	add	r3, r2
 8009a98:	3390      	adds	r3, #144	@ 0x90
 8009a9a:	2203      	movs	r2, #3
 8009a9c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	2334      	movs	r3, #52	@ 0x34
 8009aaa:	fb01 f303 	mul.w	r3, r1, r3
 8009aae:	4413      	add	r3, r2
 8009ab0:	3391      	adds	r3, #145	@ 0x91
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009abc:	4619      	mov	r1, r3
 8009abe:	693a      	ldr	r2, [r7, #16]
 8009ac0:	2334      	movs	r3, #52	@ 0x34
 8009ac2:	fb01 f303 	mul.w	r3, r1, r3
 8009ac6:	4413      	add	r3, r2
 8009ac8:	3392      	adds	r3, #146	@ 0x92
 8009aca:	2200      	movs	r2, #0
 8009acc:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8009ace:	7bbb      	ldrb	r3, [r7, #14]
 8009ad0:	2b02      	cmp	r3, #2
 8009ad2:	d14a      	bne.n	8009b6a <USBH_MSC_Process+0x2ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009ada:	4619      	mov	r1, r3
 8009adc:	693a      	ldr	r2, [r7, #16]
 8009ade:	2334      	movs	r3, #52	@ 0x34
 8009ae0:	fb01 f303 	mul.w	r3, r1, r3
 8009ae4:	4413      	add	r3, r2
 8009ae6:	3392      	adds	r3, #146	@ 0x92
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d00c      	beq.n	8009b08 <USBH_MSC_Process+0x24c>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009af4:	4619      	mov	r1, r3
 8009af6:	693a      	ldr	r2, [r7, #16]
 8009af8:	2334      	movs	r3, #52	@ 0x34
 8009afa:	fb01 f303 	mul.w	r3, r1, r3
 8009afe:	4413      	add	r3, r2
 8009b00:	33c1      	adds	r3, #193	@ 0xc1
 8009b02:	2201      	movs	r2, #1
 8009b04:	701a      	strb	r2, [r3, #0]
 8009b06:	e00b      	b.n	8009b20 <USBH_MSC_Process+0x264>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b0e:	4619      	mov	r1, r3
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	2334      	movs	r3, #52	@ 0x34
 8009b14:	fb01 f303 	mul.w	r3, r1, r3
 8009b18:	4413      	add	r3, r2
 8009b1a:	33c1      	adds	r3, #193	@ 0xc1
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b26:	4619      	mov	r1, r3
 8009b28:	693a      	ldr	r2, [r7, #16]
 8009b2a:	2334      	movs	r3, #52	@ 0x34
 8009b2c:	fb01 f303 	mul.w	r3, r1, r3
 8009b30:	4413      	add	r3, r2
 8009b32:	3390      	adds	r3, #144	@ 0x90
 8009b34:	2205      	movs	r2, #5
 8009b36:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b3e:	4619      	mov	r1, r3
 8009b40:	693a      	ldr	r2, [r7, #16]
 8009b42:	2334      	movs	r3, #52	@ 0x34
 8009b44:	fb01 f303 	mul.w	r3, r1, r3
 8009b48:	4413      	add	r3, r2
 8009b4a:	3391      	adds	r3, #145	@ 0x91
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b56:	4619      	mov	r1, r3
 8009b58:	693a      	ldr	r2, [r7, #16]
 8009b5a:	2334      	movs	r3, #52	@ 0x34
 8009b5c:	fb01 f303 	mul.w	r3, r1, r3
 8009b60:	4413      	add	r3, r2
 8009b62:	3392      	adds	r3, #146	@ 0x92
 8009b64:	2202      	movs	r2, #2
 8009b66:	701a      	strb	r2, [r3, #0]
            break;
 8009b68:	e127      	b.n	8009dba <USBH_MSC_Process+0x4fe>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8009b6a:	7bbb      	ldrb	r3, [r7, #14]
 8009b6c:	2b04      	cmp	r3, #4
 8009b6e:	f040 8124 	bne.w	8009dba <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b78:	4619      	mov	r1, r3
 8009b7a:	693a      	ldr	r2, [r7, #16]
 8009b7c:	2334      	movs	r3, #52	@ 0x34
 8009b7e:	fb01 f303 	mul.w	r3, r1, r3
 8009b82:	4413      	add	r3, r2
 8009b84:	3390      	adds	r3, #144	@ 0x90
 8009b86:	2201      	movs	r2, #1
 8009b88:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009b90:	4619      	mov	r1, r3
 8009b92:	693a      	ldr	r2, [r7, #16]
 8009b94:	2334      	movs	r3, #52	@ 0x34
 8009b96:	fb01 f303 	mul.w	r3, r1, r3
 8009b9a:	4413      	add	r3, r2
 8009b9c:	3391      	adds	r3, #145	@ 0x91
 8009b9e:	2202      	movs	r2, #2
 8009ba0:	701a      	strb	r2, [r3, #0]
            break;
 8009ba2:	e10a      	b.n	8009dba <USBH_MSC_Process+0x4fe>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009baa:	b2d9      	uxtb	r1, r3
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	2334      	movs	r3, #52	@ 0x34
 8009bb6:	fb02 f303 	mul.w	r3, r2, r3
 8009bba:	3390      	adds	r3, #144	@ 0x90
 8009bbc:	693a      	ldr	r2, [r7, #16]
 8009bbe:	4413      	add	r3, r2
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f000 fddc 	bl	800a782 <USBH_MSC_SCSI_ReadCapacity>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009bce:	7bfb      	ldrb	r3, [r7, #15]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d120      	bne.n	8009c16 <USBH_MSC_Process+0x35a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009bda:	4619      	mov	r1, r3
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	2334      	movs	r3, #52	@ 0x34
 8009be0:	fb01 f303 	mul.w	r3, r1, r3
 8009be4:	4413      	add	r3, r2
 8009be6:	3390      	adds	r3, #144	@ 0x90
 8009be8:	2201      	movs	r2, #1
 8009bea:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	2334      	movs	r3, #52	@ 0x34
 8009bf8:	fb01 f303 	mul.w	r3, r1, r3
 8009bfc:	4413      	add	r3, r2
 8009bfe:	3391      	adds	r3, #145	@ 0x91
 8009c00:	2200      	movs	r2, #0
 8009c02:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	b29a      	uxth	r2, r3
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 8009c14:	e0d3      	b.n	8009dbe <USBH_MSC_Process+0x502>
            else if (scsi_status == USBH_FAIL)
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d10c      	bne.n	8009c36 <USBH_MSC_Process+0x37a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c22:	4619      	mov	r1, r3
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	2334      	movs	r3, #52	@ 0x34
 8009c28:	fb01 f303 	mul.w	r3, r1, r3
 8009c2c:	4413      	add	r3, r2
 8009c2e:	3390      	adds	r3, #144	@ 0x90
 8009c30:	2205      	movs	r2, #5
 8009c32:	701a      	strb	r2, [r3, #0]
            break;
 8009c34:	e0c3      	b.n	8009dbe <USBH_MSC_Process+0x502>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009c36:	7bfb      	ldrb	r3, [r7, #15]
 8009c38:	2b04      	cmp	r3, #4
 8009c3a:	f040 80c0 	bne.w	8009dbe <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c44:	4619      	mov	r1, r3
 8009c46:	693a      	ldr	r2, [r7, #16]
 8009c48:	2334      	movs	r3, #52	@ 0x34
 8009c4a:	fb01 f303 	mul.w	r3, r1, r3
 8009c4e:	4413      	add	r3, r2
 8009c50:	3390      	adds	r3, #144	@ 0x90
 8009c52:	2201      	movs	r2, #1
 8009c54:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	2334      	movs	r3, #52	@ 0x34
 8009c62:	fb01 f303 	mul.w	r3, r1, r3
 8009c66:	4413      	add	r3, r2
 8009c68:	3391      	adds	r3, #145	@ 0x91
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	701a      	strb	r2, [r3, #0]
            break;
 8009c6e:	e0a6      	b.n	8009dbe <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c76:	b2d9      	uxtb	r1, r3
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009c7e:	461a      	mov	r2, r3
 8009c80:	2334      	movs	r3, #52	@ 0x34
 8009c82:	fb02 f303 	mul.w	r3, r2, r3
 8009c86:	3398      	adds	r3, #152	@ 0x98
 8009c88:	693a      	ldr	r2, [r7, #16]
 8009c8a:	4413      	add	r3, r2
 8009c8c:	3304      	adds	r3, #4
 8009c8e:	461a      	mov	r2, r3
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fe95 	bl	800a9c0 <USBH_MSC_SCSI_RequestSense>
 8009c96:	4603      	mov	r3, r0
 8009c98:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009c9a:	7bfb      	ldrb	r3, [r7, #15]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d145      	bne.n	8009d2c <USBH_MSC_Process+0x470>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	693a      	ldr	r2, [r7, #16]
 8009caa:	2334      	movs	r3, #52	@ 0x34
 8009cac:	fb01 f303 	mul.w	r3, r1, r3
 8009cb0:	4413      	add	r3, r2
 8009cb2:	339c      	adds	r3, #156	@ 0x9c
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	2b06      	cmp	r3, #6
 8009cb8:	d00c      	beq.n	8009cd4 <USBH_MSC_Process+0x418>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	693a      	ldr	r2, [r7, #16]
 8009cc4:	2334      	movs	r3, #52	@ 0x34
 8009cc6:	fb01 f303 	mul.w	r3, r1, r3
 8009cca:	4413      	add	r3, r2
 8009ccc:	339c      	adds	r3, #156	@ 0x9c
 8009cce:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d117      	bne.n	8009d04 <USBH_MSC_Process+0x448>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d80c      	bhi.n	8009d04 <USBH_MSC_Process+0x448>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	693a      	ldr	r2, [r7, #16]
 8009cf4:	2334      	movs	r3, #52	@ 0x34
 8009cf6:	fb01 f303 	mul.w	r3, r1, r3
 8009cfa:	4413      	add	r3, r2
 8009cfc:	3390      	adds	r3, #144	@ 0x90
 8009cfe:	2202      	movs	r2, #2
 8009d00:	701a      	strb	r2, [r3, #0]
                  break;
 8009d02:	e05f      	b.n	8009dc4 <USBH_MSC_Process+0x508>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	693a      	ldr	r2, [r7, #16]
 8009d0e:	2334      	movs	r3, #52	@ 0x34
 8009d10:	fb01 f303 	mul.w	r3, r1, r3
 8009d14:	4413      	add	r3, r2
 8009d16:	3390      	adds	r3, #144	@ 0x90
 8009d18:	2201      	movs	r2, #1
 8009d1a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d22:	3301      	adds	r3, #1
 8009d24:	b29a      	uxth	r2, r3
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            if (scsi_status == USBH_FAIL)
 8009d2c:	7bfb      	ldrb	r3, [r7, #15]
 8009d2e:	2b02      	cmp	r3, #2
 8009d30:	d10c      	bne.n	8009d4c <USBH_MSC_Process+0x490>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d38:	4619      	mov	r1, r3
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	2334      	movs	r3, #52	@ 0x34
 8009d3e:	fb01 f303 	mul.w	r3, r1, r3
 8009d42:	4413      	add	r3, r2
 8009d44:	3390      	adds	r3, #144	@ 0x90
 8009d46:	2208      	movs	r2, #8
 8009d48:	701a      	strb	r2, [r3, #0]
            break;
 8009d4a:	e03a      	b.n	8009dc2 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009d4c:	7bfb      	ldrb	r3, [r7, #15]
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	d137      	bne.n	8009dc2 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d58:	4619      	mov	r1, r3
 8009d5a:	693a      	ldr	r2, [r7, #16]
 8009d5c:	2334      	movs	r3, #52	@ 0x34
 8009d5e:	fb01 f303 	mul.w	r3, r1, r3
 8009d62:	4413      	add	r3, r2
 8009d64:	3390      	adds	r3, #144	@ 0x90
 8009d66:	2201      	movs	r2, #1
 8009d68:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d70:	4619      	mov	r1, r3
 8009d72:	693a      	ldr	r2, [r7, #16]
 8009d74:	2334      	movs	r3, #52	@ 0x34
 8009d76:	fb01 f303 	mul.w	r3, r1, r3
 8009d7a:	4413      	add	r3, r2
 8009d7c:	3391      	adds	r3, #145	@ 0x91
 8009d7e:	2202      	movs	r2, #2
 8009d80:	701a      	strb	r2, [r3, #0]
            break;
 8009d82:	e01e      	b.n	8009dc2 <USBH_MSC_Process+0x506>
            MSC_Handle->current_lun++;
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 8009d94:	e016      	b.n	8009dc4 <USBH_MSC_Process+0x508>
        MSC_Handle->current_lun = 0U;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        MSC_Handle->state = MSC_IDLE;
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	2201      	movs	r2, #1
 8009da2:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009daa:	2102      	movs	r1, #2
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	4798      	blx	r3
      break;
 8009db0:	e00c      	b.n	8009dcc <USBH_MSC_Process+0x510>
            break;
 8009db2:	bf00      	nop
 8009db4:	e00a      	b.n	8009dcc <USBH_MSC_Process+0x510>
            break;
 8009db6:	bf00      	nop
 8009db8:	e008      	b.n	8009dcc <USBH_MSC_Process+0x510>
            break;
 8009dba:	bf00      	nop
 8009dbc:	e006      	b.n	8009dcc <USBH_MSC_Process+0x510>
            break;
 8009dbe:	bf00      	nop
 8009dc0:	e004      	b.n	8009dcc <USBH_MSC_Process+0x510>
            break;
 8009dc2:	bf00      	nop
      break;
 8009dc4:	e002      	b.n	8009dcc <USBH_MSC_Process+0x510>
      error = USBH_OK;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	75fb      	strb	r3, [r7, #23]
      break;
 8009dca:	bf00      	nop
  }
  return error;
 8009dcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3718      	adds	r7, #24
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop

08009dd8 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	370c      	adds	r7, #12
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr

08009dee <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009dee:	b580      	push	{r7, lr}
 8009df0:	b088      	sub	sp, #32
 8009df2:	af02      	add	r7, sp, #8
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e00:	69db      	ldr	r3, [r3, #28]
 8009e02:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8009e04:	2301      	movs	r3, #1
 8009e06:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8009e0c:	78fb      	ldrb	r3, [r7, #3]
 8009e0e:	693a      	ldr	r2, [r7, #16]
 8009e10:	2134      	movs	r1, #52	@ 0x34
 8009e12:	fb01 f303 	mul.w	r3, r1, r3
 8009e16:	4413      	add	r3, r2
 8009e18:	3390      	adds	r3, #144	@ 0x90
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	2b07      	cmp	r3, #7
 8009e1e:	d03c      	beq.n	8009e9a <USBH_MSC_RdWrProcess+0xac>
 8009e20:	2b07      	cmp	r3, #7
 8009e22:	f300 80a7 	bgt.w	8009f74 <USBH_MSC_RdWrProcess+0x186>
 8009e26:	2b05      	cmp	r3, #5
 8009e28:	d06c      	beq.n	8009f04 <USBH_MSC_RdWrProcess+0x116>
 8009e2a:	2b06      	cmp	r3, #6
 8009e2c:	f040 80a2 	bne.w	8009f74 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8009e30:	78f9      	ldrb	r1, [r7, #3]
 8009e32:	2300      	movs	r3, #0
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	2300      	movs	r3, #0
 8009e38:	2200      	movs	r2, #0
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 fea4 	bl	800ab88 <USBH_MSC_SCSI_Read>
 8009e40:	4603      	mov	r3, r0
 8009e42:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d10b      	bne.n	8009e62 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009e4a:	78fb      	ldrb	r3, [r7, #3]
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	2134      	movs	r1, #52	@ 0x34
 8009e50:	fb01 f303 	mul.w	r3, r1, r3
 8009e54:	4413      	add	r3, r2
 8009e56:	3390      	adds	r3, #144	@ 0x90
 8009e58:	2201      	movs	r2, #1
 8009e5a:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009e60:	e08a      	b.n	8009f78 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8009e62:	7bfb      	ldrb	r3, [r7, #15]
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d109      	bne.n	8009e7c <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009e68:	78fb      	ldrb	r3, [r7, #3]
 8009e6a:	693a      	ldr	r2, [r7, #16]
 8009e6c:	2134      	movs	r1, #52	@ 0x34
 8009e6e:	fb01 f303 	mul.w	r3, r1, r3
 8009e72:	4413      	add	r3, r2
 8009e74:	3390      	adds	r3, #144	@ 0x90
 8009e76:	2205      	movs	r2, #5
 8009e78:	701a      	strb	r2, [r3, #0]
      break;
 8009e7a:	e07d      	b.n	8009f78 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009e7c:	7bfb      	ldrb	r3, [r7, #15]
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	d17a      	bne.n	8009f78 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009e82:	78fb      	ldrb	r3, [r7, #3]
 8009e84:	693a      	ldr	r2, [r7, #16]
 8009e86:	2134      	movs	r1, #52	@ 0x34
 8009e88:	fb01 f303 	mul.w	r3, r1, r3
 8009e8c:	4413      	add	r3, r2
 8009e8e:	3390      	adds	r3, #144	@ 0x90
 8009e90:	2208      	movs	r2, #8
 8009e92:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009e94:	2302      	movs	r3, #2
 8009e96:	75fb      	strb	r3, [r7, #23]
      break;
 8009e98:	e06e      	b.n	8009f78 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8009e9a:	78f9      	ldrb	r1, [r7, #3]
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	9300      	str	r3, [sp, #0]
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 fe04 	bl	800aab2 <USBH_MSC_SCSI_Write>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d10b      	bne.n	8009ecc <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009eb4:	78fb      	ldrb	r3, [r7, #3]
 8009eb6:	693a      	ldr	r2, [r7, #16]
 8009eb8:	2134      	movs	r1, #52	@ 0x34
 8009eba:	fb01 f303 	mul.w	r3, r1, r3
 8009ebe:	4413      	add	r3, r2
 8009ec0:	3390      	adds	r3, #144	@ 0x90
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009eca:	e057      	b.n	8009f7c <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8009ecc:	7bfb      	ldrb	r3, [r7, #15]
 8009ece:	2b02      	cmp	r3, #2
 8009ed0:	d109      	bne.n	8009ee6 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009ed2:	78fb      	ldrb	r3, [r7, #3]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	2134      	movs	r1, #52	@ 0x34
 8009ed8:	fb01 f303 	mul.w	r3, r1, r3
 8009edc:	4413      	add	r3, r2
 8009ede:	3390      	adds	r3, #144	@ 0x90
 8009ee0:	2205      	movs	r2, #5
 8009ee2:	701a      	strb	r2, [r3, #0]
      break;
 8009ee4:	e04a      	b.n	8009f7c <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009ee6:	7bfb      	ldrb	r3, [r7, #15]
 8009ee8:	2b04      	cmp	r3, #4
 8009eea:	d147      	bne.n	8009f7c <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009eec:	78fb      	ldrb	r3, [r7, #3]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	2134      	movs	r1, #52	@ 0x34
 8009ef2:	fb01 f303 	mul.w	r3, r1, r3
 8009ef6:	4413      	add	r3, r2
 8009ef8:	3390      	adds	r3, #144	@ 0x90
 8009efa:	2208      	movs	r2, #8
 8009efc:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009efe:	2302      	movs	r3, #2
 8009f00:	75fb      	strb	r3, [r7, #23]
      break;
 8009f02:	e03b      	b.n	8009f7c <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8009f04:	78fb      	ldrb	r3, [r7, #3]
 8009f06:	2234      	movs	r2, #52	@ 0x34
 8009f08:	fb02 f303 	mul.w	r3, r2, r3
 8009f0c:	3398      	adds	r3, #152	@ 0x98
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	4413      	add	r3, r2
 8009f12:	1d1a      	adds	r2, r3, #4
 8009f14:	78fb      	ldrb	r3, [r7, #3]
 8009f16:	4619      	mov	r1, r3
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 fd51 	bl	800a9c0 <USBH_MSC_SCSI_RequestSense>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009f22:	7bfb      	ldrb	r3, [r7, #15]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d113      	bne.n	8009f50 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009f28:	78fb      	ldrb	r3, [r7, #3]
 8009f2a:	693a      	ldr	r2, [r7, #16]
 8009f2c:	2134      	movs	r1, #52	@ 0x34
 8009f2e:	fb01 f303 	mul.w	r3, r1, r3
 8009f32:	4413      	add	r3, r2
 8009f34:	3390      	adds	r3, #144	@ 0x90
 8009f36:	2201      	movs	r2, #1
 8009f38:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8009f3a:	78fb      	ldrb	r3, [r7, #3]
 8009f3c:	693a      	ldr	r2, [r7, #16]
 8009f3e:	2134      	movs	r1, #52	@ 0x34
 8009f40:	fb01 f303 	mul.w	r3, r1, r3
 8009f44:	4413      	add	r3, r2
 8009f46:	3391      	adds	r3, #145	@ 0x91
 8009f48:	2202      	movs	r2, #2
 8009f4a:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 8009f50:	7bfb      	ldrb	r3, [r7, #15]
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	d014      	beq.n	8009f80 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009f56:	7bfb      	ldrb	r3, [r7, #15]
 8009f58:	2b04      	cmp	r3, #4
 8009f5a:	d111      	bne.n	8009f80 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009f5c:	78fb      	ldrb	r3, [r7, #3]
 8009f5e:	693a      	ldr	r2, [r7, #16]
 8009f60:	2134      	movs	r1, #52	@ 0x34
 8009f62:	fb01 f303 	mul.w	r3, r1, r3
 8009f66:	4413      	add	r3, r2
 8009f68:	3390      	adds	r3, #144	@ 0x90
 8009f6a:	2208      	movs	r2, #8
 8009f6c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009f6e:	2302      	movs	r3, #2
 8009f70:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009f72:	e005      	b.n	8009f80 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8009f74:	bf00      	nop
 8009f76:	e004      	b.n	8009f82 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009f78:	bf00      	nop
 8009f7a:	e002      	b.n	8009f82 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009f7c:	bf00      	nop
 8009f7e:	e000      	b.n	8009f82 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009f80:	bf00      	nop

  }
  return error;
 8009f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3718      	adds	r7, #24
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	460b      	mov	r3, r1
 8009f96:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009f9e:	69db      	ldr	r3, [r3, #28]
 8009fa0:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	781b      	ldrb	r3, [r3, #0]
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	2b0b      	cmp	r3, #11
 8009faa:	d10c      	bne.n	8009fc6 <USBH_MSC_UnitIsReady+0x3a>
 8009fac:	78fb      	ldrb	r3, [r7, #3]
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	2134      	movs	r1, #52	@ 0x34
 8009fb2:	fb01 f303 	mul.w	r3, r1, r3
 8009fb6:	4413      	add	r3, r2
 8009fb8:	3391      	adds	r3, #145	@ 0x91
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d102      	bne.n	8009fc6 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	73fb      	strb	r3, [r7, #15]
 8009fc4:	e001      	b.n	8009fca <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr

08009fd8 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b086      	sub	sp, #24
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	607a      	str	r2, [r7, #4]
 8009fe4:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009fec:	69db      	ldr	r3, [r3, #28]
 8009fee:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b0b      	cmp	r3, #11
 8009ff8:	d10d      	bne.n	800a016 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8009ffa:	7afb      	ldrb	r3, [r7, #11]
 8009ffc:	2234      	movs	r2, #52	@ 0x34
 8009ffe:	fb02 f303 	mul.w	r3, r2, r3
 800a002:	3390      	adds	r3, #144	@ 0x90
 800a004:	697a      	ldr	r2, [r7, #20]
 800a006:	4413      	add	r3, r2
 800a008:	2234      	movs	r2, #52	@ 0x34
 800a00a:	4619      	mov	r1, r3
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f006 f9bb 	bl	8010388 <memcpy>
    return USBH_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	e000      	b.n	800a018 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800a016:	2302      	movs	r3, #2
  }
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3718      	adds	r7, #24
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b088      	sub	sp, #32
 800a024:	af02      	add	r7, sp, #8
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	607a      	str	r2, [r7, #4]
 800a02a:	603b      	str	r3, [r7, #0]
 800a02c:	460b      	mov	r3, r1
 800a02e:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a036:	69db      	ldr	r3, [r3, #28]
 800a038:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00e      	beq.n	800a064 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a04c:	2b0b      	cmp	r3, #11
 800a04e:	d109      	bne.n	800a064 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a050:	7afb      	ldrb	r3, [r7, #11]
 800a052:	697a      	ldr	r2, [r7, #20]
 800a054:	2134      	movs	r1, #52	@ 0x34
 800a056:	fb01 f303 	mul.w	r3, r1, r3
 800a05a:	4413      	add	r3, r2
 800a05c:	3390      	adds	r3, #144	@ 0x90
 800a05e:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a060:	2b01      	cmp	r3, #1
 800a062:	d001      	beq.n	800a068 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800a064:	2302      	movs	r3, #2
 800a066:	e040      	b.n	800a0ea <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	2206      	movs	r2, #6
 800a06c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800a06e:	7afb      	ldrb	r3, [r7, #11]
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	2134      	movs	r1, #52	@ 0x34
 800a074:	fb01 f303 	mul.w	r3, r1, r3
 800a078:	4413      	add	r3, r2
 800a07a:	3390      	adds	r3, #144	@ 0x90
 800a07c:	2206      	movs	r2, #6
 800a07e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a080:	7afb      	ldrb	r3, [r7, #11]
 800a082:	b29a      	uxth	r2, r3
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800a08a:	7af9      	ldrb	r1, [r7, #11]
 800a08c:	6a3b      	ldr	r3, [r7, #32]
 800a08e:	9300      	str	r3, [sp, #0]
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	68f8      	ldr	r0, [r7, #12]
 800a096:	f000 fd77 	bl	800ab88 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0a0:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a0a2:	e016      	b.n	800a0d2 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	1ad2      	subs	r2, r2, r3
 800a0ae:	6a3b      	ldr	r3, [r7, #32]
 800a0b0:	f242 7110 	movw	r1, #10000	@ 0x2710
 800a0b4:	fb01 f303 	mul.w	r3, r1, r3
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d805      	bhi.n	800a0c8 <USBH_MSC_Read+0xa8>
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d104      	bne.n	800a0d2 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	e00b      	b.n	800a0ea <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a0d2:	7afb      	ldrb	r3, [r7, #11]
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f7ff fe89 	bl	8009dee <USBH_MSC_RdWrProcess>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d0e0      	beq.n	800a0a4 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3718      	adds	r7, #24
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b088      	sub	sp, #32
 800a0f6:	af02      	add	r7, sp, #8
 800a0f8:	60f8      	str	r0, [r7, #12]
 800a0fa:	607a      	str	r2, [r7, #4]
 800a0fc:	603b      	str	r3, [r7, #0]
 800a0fe:	460b      	mov	r3, r1
 800a100:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a112:	b2db      	uxtb	r3, r3
 800a114:	2b00      	cmp	r3, #0
 800a116:	d00e      	beq.n	800a136 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a11e:	2b0b      	cmp	r3, #11
 800a120:	d109      	bne.n	800a136 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a122:	7afb      	ldrb	r3, [r7, #11]
 800a124:	697a      	ldr	r2, [r7, #20]
 800a126:	2134      	movs	r1, #52	@ 0x34
 800a128:	fb01 f303 	mul.w	r3, r1, r3
 800a12c:	4413      	add	r3, r2
 800a12e:	3390      	adds	r3, #144	@ 0x90
 800a130:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a132:	2b01      	cmp	r3, #1
 800a134:	d001      	beq.n	800a13a <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800a136:	2302      	movs	r3, #2
 800a138:	e040      	b.n	800a1bc <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	2207      	movs	r2, #7
 800a13e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800a140:	7afb      	ldrb	r3, [r7, #11]
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	2134      	movs	r1, #52	@ 0x34
 800a146:	fb01 f303 	mul.w	r3, r1, r3
 800a14a:	4413      	add	r3, r2
 800a14c:	3390      	adds	r3, #144	@ 0x90
 800a14e:	2207      	movs	r2, #7
 800a150:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a152:	7afb      	ldrb	r3, [r7, #11]
 800a154:	b29a      	uxth	r2, r3
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800a15c:	7af9      	ldrb	r1, [r7, #11]
 800a15e:	6a3b      	ldr	r3, [r7, #32]
 800a160:	9300      	str	r3, [sp, #0]
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f000 fca3 	bl	800aab2 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a172:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a174:	e016      	b.n	800a1a4 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	1ad2      	subs	r2, r2, r3
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	f242 7110 	movw	r1, #10000	@ 0x2710
 800a186:	fb01 f303 	mul.w	r3, r1, r3
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d805      	bhi.n	800a19a <USBH_MSC_Write+0xa8>
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a194:	b2db      	uxtb	r3, r3
 800a196:	2b00      	cmp	r3, #0
 800a198:	d104      	bne.n	800a1a4 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	2201      	movs	r2, #1
 800a19e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	e00b      	b.n	800a1bc <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a1a4:	7afb      	ldrb	r3, [r7, #11]
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f7ff fe20 	bl	8009dee <USBH_MSC_RdWrProcess>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d0e0      	beq.n	800a176 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3718      	adds	r7, #24
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2221      	movs	r2, #33	@ 0x21
 800a1d0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	22ff      	movs	r2, #255	@ 0xff
 800a1d6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f001 fe95 	bl	800bf1e <USBH_CtlReq>
 800a1f4:	4603      	mov	r3, r0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3708      	adds	r7, #8
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b082      	sub	sp, #8
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
 800a206:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	22a1      	movs	r2, #161	@ 0xa1
 800a20c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	22fe      	movs	r2, #254	@ 0xfe
 800a212:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2201      	movs	r2, #1
 800a224:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800a226:	2201      	movs	r2, #1
 800a228:	6839      	ldr	r1, [r7, #0]
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f001 fe77 	bl	800bf1e <USBH_CtlReq>
 800a230:	4603      	mov	r3, r0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3708      	adds	r7, #8
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
	...

0800a23c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a24a:	69db      	ldr	r3, [r3, #28]
 800a24c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	4a09      	ldr	r2, [pc, #36]	@ (800a278 <USBH_MSC_BOT_Init+0x3c>)
 800a252:	655a      	str	r2, [r3, #84]	@ 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4a09      	ldr	r2, [pc, #36]	@ (800a27c <USBH_MSC_BOT_Init+0x40>)
 800a258:	659a      	str	r2, [r3, #88]	@ 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2201      	movs	r2, #1
 800a25e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2201      	movs	r2, #1
 800a266:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

  return USBH_OK;
 800a26a:	2300      	movs	r3, #0
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3714      	adds	r7, #20
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr
 800a278:	43425355 	.word	0x43425355
 800a27c:	20304050 	.word	0x20304050

0800a280 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b088      	sub	sp, #32
 800a284:	af02      	add	r7, sp, #8
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	460b      	mov	r3, r1
 800a28a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800a28c:	2301      	movs	r3, #1
 800a28e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800a290:	2301      	movs	r3, #1
 800a292:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800a294:	2301      	movs	r3, #1
 800a296:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a298:	2300      	movs	r3, #0
 800a29a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a2a2:	69db      	ldr	r3, [r3, #28]
 800a2a4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a2b0:	3b01      	subs	r3, #1
 800a2b2:	2b0a      	cmp	r3, #10
 800a2b4:	f200 819e 	bhi.w	800a5f4 <USBH_MSC_BOT_Process+0x374>
 800a2b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a2c0 <USBH_MSC_BOT_Process+0x40>)
 800a2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2be:	bf00      	nop
 800a2c0:	0800a2ed 	.word	0x0800a2ed
 800a2c4:	0800a315 	.word	0x0800a315
 800a2c8:	0800a37f 	.word	0x0800a37f
 800a2cc:	0800a39d 	.word	0x0800a39d
 800a2d0:	0800a421 	.word	0x0800a421
 800a2d4:	0800a443 	.word	0x0800a443
 800a2d8:	0800a4db 	.word	0x0800a4db
 800a2dc:	0800a4f7 	.word	0x0800a4f7
 800a2e0:	0800a549 	.word	0x0800a549
 800a2e4:	0800a579 	.word	0x0800a579
 800a2e8:	0800a5db 	.word	0x0800a5db
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	78fa      	ldrb	r2, [r7, #3]
 800a2f0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	2202      	movs	r2, #2
 800a2f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	795b      	ldrb	r3, [r3, #5]
 800a306:	2201      	movs	r2, #1
 800a308:	9200      	str	r2, [sp, #0]
 800a30a:	221f      	movs	r2, #31
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f002 f814 	bl	800c33a <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800a312:	e17e      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	795b      	ldrb	r3, [r3, #5]
 800a318:	4619      	mov	r1, r3
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f005 fe2a 	bl	800ff74 <USBH_LL_GetURBState>
 800a320:	4603      	mov	r3, r0
 800a322:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a324:	7d3b      	ldrb	r3, [r7, #20]
 800a326:	2b01      	cmp	r3, #1
 800a328:	d118      	bne.n	800a35c <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00f      	beq.n	800a352 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800a338:	b25b      	sxtb	r3, r3
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	da04      	bge.n	800a348 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	2203      	movs	r2, #3
 800a342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a346:	e157      	b.n	800a5f8 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	2205      	movs	r2, #5
 800a34c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a350:	e152      	b.n	800a5f8 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2207      	movs	r2, #7
 800a356:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a35a:	e14d      	b.n	800a5f8 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a35c:	7d3b      	ldrb	r3, [r7, #20]
 800a35e:	2b02      	cmp	r3, #2
 800a360:	d104      	bne.n	800a36c <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a36a:	e145      	b.n	800a5f8 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800a36c:	7d3b      	ldrb	r3, [r7, #20]
 800a36e:	2b05      	cmp	r3, #5
 800a370:	f040 8142 	bne.w	800a5f8 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	220a      	movs	r2, #10
 800a378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a37c:	e13c      	b.n	800a5f8 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	895a      	ldrh	r2, [r3, #10]
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	791b      	ldrb	r3, [r3, #4]
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 fff9 	bl	800c384 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	2204      	movs	r2, #4
 800a396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      break;
 800a39a:	e13a      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	791b      	ldrb	r3, [r3, #4]
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f005 fde6 	bl	800ff74 <USBH_LL_GetURBState>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a3ac:	7d3b      	ldrb	r3, [r7, #20]
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d12d      	bne.n	800a40e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3b6:	693a      	ldr	r2, [r7, #16]
 800a3b8:	8952      	ldrh	r2, [r2, #10]
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d910      	bls.n	800a3e0 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3c4:	693a      	ldr	r2, [r7, #16]
 800a3c6:	8952      	ldrh	r2, [r2, #10]
 800a3c8:	441a      	add	r2, r3
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	8952      	ldrh	r2, [r2, #10]
 800a3d8:	1a9a      	subs	r2, r3, r2
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a3de:	e002      	b.n	800a3e6 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00a      	beq.n	800a404 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	895a      	ldrh	r2, [r3, #10]
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	791b      	ldrb	r3, [r3, #4]
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f001 ffc1 	bl	800c384 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800a402:	e0fb      	b.n	800a5fc <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	2207      	movs	r2, #7
 800a408:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a40c:	e0f6      	b.n	800a5fc <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800a40e:	7d3b      	ldrb	r3, [r7, #20]
 800a410:	2b05      	cmp	r3, #5
 800a412:	f040 80f3 	bne.w	800a5fc <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	2209      	movs	r2, #9
 800a41a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a41e:	e0ed      	b.n	800a5fc <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	891a      	ldrh	r2, [r3, #8]
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	795b      	ldrb	r3, [r3, #5]
 800a42e:	2001      	movs	r0, #1
 800a430:	9000      	str	r0, [sp, #0]
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f001 ff81 	bl	800c33a <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	2206      	movs	r2, #6
 800a43c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a440:	e0e7      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	795b      	ldrb	r3, [r3, #5]
 800a446:	4619      	mov	r1, r3
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f005 fd93 	bl	800ff74 <USBH_LL_GetURBState>
 800a44e:	4603      	mov	r3, r0
 800a450:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a452:	7d3b      	ldrb	r3, [r7, #20]
 800a454:	2b01      	cmp	r3, #1
 800a456:	d12f      	bne.n	800a4b8 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a45c:	693a      	ldr	r2, [r7, #16]
 800a45e:	8912      	ldrh	r2, [r2, #8]
 800a460:	4293      	cmp	r3, r2
 800a462:	d910      	bls.n	800a486 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	8912      	ldrh	r2, [r2, #8]
 800a46e:	441a      	add	r2, r3
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	8912      	ldrh	r2, [r2, #8]
 800a47e:	1a9a      	subs	r2, r3, r2
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a484:	e002      	b.n	800a48c <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	2200      	movs	r2, #0
 800a48a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a490:	2b00      	cmp	r3, #0
 800a492:	d00c      	beq.n	800a4ae <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	891a      	ldrh	r2, [r3, #8]
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	795b      	ldrb	r3, [r3, #5]
 800a4a2:	2001      	movs	r0, #1
 800a4a4:	9000      	str	r0, [sp, #0]
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f001 ff47 	bl	800c33a <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800a4ac:	e0a8      	b.n	800a600 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	2207      	movs	r2, #7
 800a4b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a4b6:	e0a3      	b.n	800a600 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a4b8:	7d3b      	ldrb	r3, [r7, #20]
 800a4ba:	2b02      	cmp	r3, #2
 800a4bc:	d104      	bne.n	800a4c8 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	2205      	movs	r2, #5
 800a4c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a4c6:	e09b      	b.n	800a600 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800a4c8:	7d3b      	ldrb	r3, [r7, #20]
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	f040 8098 	bne.w	800a600 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	220a      	movs	r2, #10
 800a4d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a4d8:	e092      	b.n	800a600 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	f103 0178 	add.w	r1, r3, #120	@ 0x78
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	791b      	ldrb	r3, [r3, #4]
 800a4e4:	220d      	movs	r2, #13
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f001 ff4c 	bl	800c384 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	2208      	movs	r2, #8
 800a4f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a4f4:	e08d      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	791b      	ldrb	r3, [r3, #4]
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f005 fd39 	bl	800ff74 <USBH_LL_GetURBState>
 800a502:	4603      	mov	r3, r0
 800a504:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800a506:	7d3b      	ldrb	r3, [r7, #20]
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d115      	bne.n	800a538 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 f8a9 	bl	800a674 <USBH_MSC_DecodeCSW>
 800a522:	4603      	mov	r3, r0
 800a524:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800a526:	7d7b      	ldrb	r3, [r7, #21]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d102      	bne.n	800a532 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800a52c:	2300      	movs	r3, #0
 800a52e:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800a530:	e068      	b.n	800a604 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800a532:	2302      	movs	r3, #2
 800a534:	75fb      	strb	r3, [r7, #23]
      break;
 800a536:	e065      	b.n	800a604 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800a538:	7d3b      	ldrb	r3, [r7, #20]
 800a53a:	2b05      	cmp	r3, #5
 800a53c:	d162      	bne.n	800a604 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2209      	movs	r2, #9
 800a542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a546:	e05d      	b.n	800a604 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800a548:	78fb      	ldrb	r3, [r7, #3]
 800a54a:	2200      	movs	r2, #0
 800a54c:	4619      	mov	r1, r3
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 f864 	bl	800a61c <USBH_MSC_BOT_Abort>
 800a554:	4603      	mov	r3, r0
 800a556:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800a558:	7dbb      	ldrb	r3, [r7, #22]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d104      	bne.n	800a568 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	2207      	movs	r2, #7
 800a562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800a566:	e04f      	b.n	800a608 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800a568:	7dbb      	ldrb	r3, [r7, #22]
 800a56a:	2b04      	cmp	r3, #4
 800a56c:	d14c      	bne.n	800a608 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	220b      	movs	r2, #11
 800a572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a576:	e047      	b.n	800a608 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	2201      	movs	r2, #1
 800a57c:	4619      	mov	r1, r3
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 f84c 	bl	800a61c <USBH_MSC_BOT_Abort>
 800a584:	4603      	mov	r3, r0
 800a586:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800a588:	7dbb      	ldrb	r3, [r7, #22]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d11d      	bne.n	800a5ca <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	795b      	ldrb	r3, [r3, #5]
 800a592:	4619      	mov	r1, r3
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f005 fd47 	bl	8010028 <USBH_LL_GetToggle>
 800a59a:	4603      	mov	r3, r0
 800a59c:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	7959      	ldrb	r1, [r3, #5]
 800a5a2:	7bfb      	ldrb	r3, [r7, #15]
 800a5a4:	f1c3 0301 	rsb	r3, r3, #1
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f005 fd0b 	bl	800ffc8 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	791b      	ldrb	r3, [r3, #4]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f005 fd04 	bl	800ffc8 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	2209      	movs	r2, #9
 800a5c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800a5c8:	e020      	b.n	800a60c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800a5ca:	7dbb      	ldrb	r3, [r7, #22]
 800a5cc:	2b04      	cmp	r3, #4
 800a5ce:	d11d      	bne.n	800a60c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	220b      	movs	r2, #11
 800a5d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800a5d8:	e018      	b.n	800a60c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f7ff fdf2 	bl	800a1c4 <USBH_MSC_BOT_REQ_Reset>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800a5e4:	7dfb      	ldrb	r3, [r7, #23]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d112      	bne.n	800a610 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      }
      break;
 800a5f2:	e00d      	b.n	800a610 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800a5f4:	bf00      	nop
 800a5f6:	e00c      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a5f8:	bf00      	nop
 800a5fa:	e00a      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a5fc:	bf00      	nop
 800a5fe:	e008      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a600:	bf00      	nop
 800a602:	e006      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a604:	bf00      	nop
 800a606:	e004      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a608:	bf00      	nop
 800a60a:	e002      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a60c:	bf00      	nop
 800a60e:	e000      	b.n	800a612 <USBH_MSC_BOT_Process+0x392>
      break;
 800a610:	bf00      	nop
  }
  return status;
 800a612:	7dfb      	ldrb	r3, [r7, #23]
}
 800a614:	4618      	mov	r0, r3
 800a616:	3718      	adds	r7, #24
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b084      	sub	sp, #16
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	460b      	mov	r3, r1
 800a626:	70fb      	strb	r3, [r7, #3]
 800a628:	4613      	mov	r3, r2
 800a62a:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800a62c:	2302      	movs	r3, #2
 800a62e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a636:	69db      	ldr	r3, [r3, #28]
 800a638:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800a63a:	78bb      	ldrb	r3, [r7, #2]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d002      	beq.n	800a646 <USBH_MSC_BOT_Abort+0x2a>
 800a640:	2b01      	cmp	r3, #1
 800a642:	d009      	beq.n	800a658 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800a644:	e011      	b.n	800a66a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	79db      	ldrb	r3, [r3, #7]
 800a64a:	4619      	mov	r1, r3
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f001 f9a0 	bl	800b992 <USBH_ClrFeature>
 800a652:	4603      	mov	r3, r0
 800a654:	73fb      	strb	r3, [r7, #15]
      break;
 800a656:	e008      	b.n	800a66a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	799b      	ldrb	r3, [r3, #6]
 800a65c:	4619      	mov	r1, r3
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f001 f997 	bl	800b992 <USBH_ClrFeature>
 800a664:	4603      	mov	r3, r0
 800a666:	73fb      	strb	r3, [r7, #15]
      break;
 800a668:	bf00      	nop
  }
  return status;
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a682:	69db      	ldr	r3, [r3, #28]
 800a684:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800a686:	2301      	movs	r3, #1
 800a688:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	791b      	ldrb	r3, [r3, #4]
 800a68e:	4619      	mov	r1, r3
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f005 fbdd 	bl	800fe50 <USBH_LL_GetLastXferSize>
 800a696:	4603      	mov	r3, r0
 800a698:	2b0d      	cmp	r3, #13
 800a69a:	d002      	beq.n	800a6a2 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800a69c:	2302      	movs	r3, #2
 800a69e:	73fb      	strb	r3, [r7, #15]
 800a6a0:	e024      	b.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a6a6:	4a14      	ldr	r2, [pc, #80]	@ (800a6f8 <USBH_MSC_DecodeCSW+0x84>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d11d      	bne.n	800a6e8 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d119      	bne.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d102      	bne.n	800a6c8 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	73fb      	strb	r3, [r7, #15]
 800a6c6:	e011      	b.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6ce:	2b01      	cmp	r3, #1
 800a6d0:	d102      	bne.n	800a6d8 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	73fb      	strb	r3, [r7, #15]
 800a6d6:	e009      	b.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d104      	bne.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800a6e2:	2302      	movs	r3, #2
 800a6e4:	73fb      	strb	r3, [r7, #15]
 800a6e6:	e001      	b.n	800a6ec <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800a6e8:	2302      	movs	r3, #2
 800a6ea:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800a6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	53425355 	.word	0x53425355

0800a6fc <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	460b      	mov	r3, r1
 800a706:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a708:	2302      	movs	r3, #2
 800a70a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a712:	69db      	ldr	r3, [r3, #28]
 800a714:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d002      	beq.n	800a726 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800a720:	2b02      	cmp	r3, #2
 800a722:	d021      	beq.n	800a768 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a724:	e028      	b.n	800a778 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	2200      	movs	r2, #0
 800a72a:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	220a      	movs	r2, #10
 800a738:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	3363      	adds	r3, #99	@ 0x63
 800a740:	2210      	movs	r2, #16
 800a742:	2100      	movs	r1, #0
 800a744:	4618      	mov	r0, r3
 800a746:	f005 fdb1 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	2200      	movs	r2, #0
 800a74e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	2201      	movs	r2, #1
 800a756:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	2202      	movs	r2, #2
 800a75e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      error = USBH_BUSY;
 800a762:	2301      	movs	r3, #1
 800a764:	73fb      	strb	r3, [r7, #15]
      break;
 800a766:	e007      	b.n	800a778 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	4619      	mov	r1, r3
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f7ff fd87 	bl	800a280 <USBH_MSC_BOT_Process>
 800a772:	4603      	mov	r3, r0
 800a774:	73fb      	strb	r3, [r7, #15]
      break;
 800a776:	bf00      	nop
  }

  return error;
 800a778:	7bfb      	ldrb	r3, [r7, #15]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3710      	adds	r7, #16
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b086      	sub	sp, #24
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	460b      	mov	r3, r1
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800a790:	2301      	movs	r3, #1
 800a792:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a79a:	69db      	ldr	r3, [r3, #28]
 800a79c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d002      	beq.n	800a7ae <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	d027      	beq.n	800a7fc <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800a7ac:	e05e      	b.n	800a86c <USBH_MSC_SCSI_ReadCapacity+0xea>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	2208      	movs	r2, #8
 800a7b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	2280      	movs	r2, #128	@ 0x80
 800a7b8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	220a      	movs	r2, #10
 800a7c0:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	3363      	adds	r3, #99	@ 0x63
 800a7c8:	2210      	movs	r2, #16
 800a7ca:	2100      	movs	r1, #0
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f005 fd6d 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	2225      	movs	r2, #37	@ 0x25
 800a7d6:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	2202      	movs	r2, #2
 800a7e6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	f103 0210 	add.w	r2, r3, #16
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	75fb      	strb	r3, [r7, #23]
      break;
 800a7fa:	e037      	b.n	800a86c <USBH_MSC_SCSI_ReadCapacity+0xea>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a7fc:	7afb      	ldrb	r3, [r7, #11]
 800a7fe:	4619      	mov	r1, r3
 800a800:	68f8      	ldr	r0, [r7, #12]
 800a802:	f7ff fd3d 	bl	800a280 <USBH_MSC_BOT_Process>
 800a806:	4603      	mov	r3, r0
 800a808:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a80a:	7dfb      	ldrb	r3, [r7, #23]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d12c      	bne.n	800a86a <USBH_MSC_SCSI_ReadCapacity+0xe8>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a816:	3303      	adds	r3, #3
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a822:	3302      	adds	r3, #2
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	021b      	lsls	r3, r3, #8
 800a828:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a830:	3301      	adds	r3, #1
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a836:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	061b      	lsls	r3, r3, #24
 800a842:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a84e:	3307      	adds	r3, #7
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	461a      	mov	r2, r3
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a85a:	3306      	adds	r3, #6
 800a85c:	781b      	ldrb	r3, [r3, #0]
 800a85e:	021b      	lsls	r3, r3, #8
 800a860:	b29b      	uxth	r3, r3
 800a862:	4313      	orrs	r3, r2
 800a864:	b29a      	uxth	r2, r3
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	809a      	strh	r2, [r3, #4]
      break;
 800a86a:	bf00      	nop
  }

  return error;
 800a86c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3718      	adds	r7, #24
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800a876:	b580      	push	{r7, lr}
 800a878:	b086      	sub	sp, #24
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	60f8      	str	r0, [r7, #12]
 800a87e:	460b      	mov	r3, r1
 800a880:	607a      	str	r2, [r7, #4]
 800a882:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800a884:	2302      	movs	r3, #2
 800a886:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a88e:	69db      	ldr	r3, [r3, #28]
 800a890:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d002      	beq.n	800a8a2 <USBH_MSC_SCSI_Inquiry+0x2c>
 800a89c:	2b02      	cmp	r3, #2
 800a89e:	d03d      	beq.n	800a91c <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800a8a0:	e089      	b.n	800a9b6 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	2224      	movs	r2, #36	@ 0x24
 800a8a6:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	2280      	movs	r2, #128	@ 0x80
 800a8ac:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	220a      	movs	r2, #10
 800a8b4:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	3363      	adds	r3, #99	@ 0x63
 800a8bc:	220a      	movs	r2, #10
 800a8be:	2100      	movs	r1, #0
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f005 fcf3 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	2212      	movs	r2, #18
 800a8ca:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800a8ce:	7afb      	ldrb	r3, [r7, #11]
 800a8d0:	015b      	lsls	r3, r3, #5
 800a8d2:	b2da      	uxtb	r2, r3
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	2224      	movs	r2, #36	@ 0x24
 800a8ee:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	2202      	movs	r2, #2
 800a906:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a90a:	693b      	ldr	r3, [r7, #16]
 800a90c:	f103 0210 	add.w	r2, r3, #16
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800a916:	2301      	movs	r3, #1
 800a918:	75fb      	strb	r3, [r7, #23]
      break;
 800a91a:	e04c      	b.n	800a9b6 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a91c:	7afb      	ldrb	r3, [r7, #11]
 800a91e:	4619      	mov	r1, r3
 800a920:	68f8      	ldr	r0, [r7, #12]
 800a922:	f7ff fcad 	bl	800a280 <USBH_MSC_BOT_Process>
 800a926:	4603      	mov	r3, r0
 800a928:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a92a:	7dfb      	ldrb	r3, [r7, #23]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d141      	bne.n	800a9b4 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800a930:	2222      	movs	r2, #34	@ 0x22
 800a932:	2100      	movs	r1, #0
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f005 fcb9 	bl	80102ac <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	f003 031f 	and.w	r3, r3, #31
 800a946:	b2da      	uxtb	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800a94c:	693b      	ldr	r3, [r7, #16]
 800a94e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	095b      	lsrs	r3, r3, #5
 800a956:	b2da      	uxtb	r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a962:	3301      	adds	r3, #1
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	b25b      	sxtb	r3, r3
 800a968:	2b00      	cmp	r3, #0
 800a96a:	da03      	bge.n	800a974 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	709a      	strb	r2, [r3, #2]
 800a972:	e002      	b.n	800a97a <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	1cd8      	adds	r0, r3, #3
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a984:	3308      	adds	r3, #8
 800a986:	2208      	movs	r2, #8
 800a988:	4619      	mov	r1, r3
 800a98a:	f005 fcfd 	bl	8010388 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f103 000c 	add.w	r0, r3, #12
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a99a:	3310      	adds	r3, #16
 800a99c:	2210      	movs	r2, #16
 800a99e:	4619      	mov	r1, r3
 800a9a0:	f005 fcf2 	bl	8010388 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	331d      	adds	r3, #29
 800a9a8:	693a      	ldr	r2, [r7, #16]
 800a9aa:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800a9ae:	3220      	adds	r2, #32
 800a9b0:	6812      	ldr	r2, [r2, #0]
 800a9b2:	601a      	str	r2, [r3, #0]
      break;
 800a9b4:	bf00      	nop
  }

  return error;
 800a9b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3718      	adds	r7, #24
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a9ce:	2302      	movs	r3, #2
 800a9d0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a9d8:	69db      	ldr	r3, [r3, #28]
 800a9da:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d002      	beq.n	800a9ec <USBH_MSC_SCSI_RequestSense+0x2c>
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d03d      	beq.n	800aa66 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800a9ea:	e05d      	b.n	800aaa8 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	220e      	movs	r2, #14
 800a9f0:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	2280      	movs	r2, #128	@ 0x80
 800a9f6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	220a      	movs	r2, #10
 800a9fe:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	3363      	adds	r3, #99	@ 0x63
 800aa06:	2210      	movs	r2, #16
 800aa08:	2100      	movs	r1, #0
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f005 fc4e 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	2203      	movs	r2, #3
 800aa14:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800aa18:	7afb      	ldrb	r3, [r7, #11]
 800aa1a:	015b      	lsls	r3, r3, #5
 800aa1c:	b2da      	uxtb	r2, r3
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	2200      	movs	r2, #0
 800aa28:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	220e      	movs	r2, #14
 800aa38:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	f103 0210 	add.w	r2, r3, #16
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800aa60:	2301      	movs	r3, #1
 800aa62:	75fb      	strb	r3, [r7, #23]
      break;
 800aa64:	e020      	b.n	800aaa8 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800aa66:	7afb      	ldrb	r3, [r7, #11]
 800aa68:	4619      	mov	r1, r3
 800aa6a:	68f8      	ldr	r0, [r7, #12]
 800aa6c:	f7ff fc08 	bl	800a280 <USBH_MSC_BOT_Process>
 800aa70:	4603      	mov	r3, r0
 800aa72:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800aa74:	7dfb      	ldrb	r3, [r7, #23]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d115      	bne.n	800aaa6 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa80:	3302      	adds	r3, #2
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	f003 030f 	and.w	r3, r3, #15
 800aa88:	b2da      	uxtb	r2, r3
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800aa8e:	693b      	ldr	r3, [r7, #16]
 800aa90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa94:	7b1a      	ldrb	r2, [r3, #12]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aaa0:	7b5a      	ldrb	r2, [r3, #13]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	709a      	strb	r2, [r3, #2]
      break;
 800aaa6:	bf00      	nop
  }

  return error;
 800aaa8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3718      	adds	r7, #24
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}

0800aab2 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800aab2:	b580      	push	{r7, lr}
 800aab4:	b086      	sub	sp, #24
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	60f8      	str	r0, [r7, #12]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
 800aabe:	460b      	mov	r3, r1
 800aac0:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800aac2:	2302      	movs	r3, #2
 800aac4:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aacc:	69db      	ldr	r3, [r3, #28]
 800aace:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d002      	beq.n	800aae0 <USBH_MSC_SCSI_Write+0x2e>
 800aada:	2b02      	cmp	r3, #2
 800aadc:	d047      	beq.n	800ab6e <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800aade:	e04e      	b.n	800ab7e <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800aae6:	461a      	mov	r2, r3
 800aae8:	6a3b      	ldr	r3, [r7, #32]
 800aaea:	fb03 f202 	mul.w	r2, r3, r2
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	220a      	movs	r2, #10
 800aafe:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	3363      	adds	r3, #99	@ 0x63
 800ab06:	2210      	movs	r2, #16
 800ab08:	2100      	movs	r1, #0
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f005 fbce 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	222a      	movs	r2, #42	@ 0x2a
 800ab14:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800ab18:	79fa      	ldrb	r2, [r7, #7]
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800ab20:	79ba      	ldrb	r2, [r7, #6]
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800ab28:	797a      	ldrb	r2, [r7, #5]
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800ab30:	1d3b      	adds	r3, r7, #4
 800ab32:	781a      	ldrb	r2, [r3, #0]
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800ab3a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800ab44:	f107 0320 	add.w	r3, r7, #32
 800ab48:	781a      	ldrb	r2, [r3, #0]
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	2201      	movs	r2, #1
 800ab54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	2202      	movs	r2, #2
 800ab5c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	683a      	ldr	r2, [r7, #0]
 800ab64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	75fb      	strb	r3, [r7, #23]
      break;
 800ab6c:	e007      	b.n	800ab7e <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800ab6e:	7afb      	ldrb	r3, [r7, #11]
 800ab70:	4619      	mov	r1, r3
 800ab72:	68f8      	ldr	r0, [r7, #12]
 800ab74:	f7ff fb84 	bl	800a280 <USBH_MSC_BOT_Process>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	75fb      	strb	r3, [r7, #23]
      break;
 800ab7c:	bf00      	nop
  }

  return error;
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3718      	adds	r7, #24
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b086      	sub	sp, #24
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	607a      	str	r2, [r7, #4]
 800ab92:	603b      	str	r3, [r7, #0]
 800ab94:	460b      	mov	r3, r1
 800ab96:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ab98:	2302      	movs	r3, #2
 800ab9a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aba2:	69db      	ldr	r3, [r3, #28]
 800aba4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800abac:	2b01      	cmp	r3, #1
 800abae:	d002      	beq.n	800abb6 <USBH_MSC_SCSI_Read+0x2e>
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d047      	beq.n	800ac44 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800abb4:	e04e      	b.n	800ac54 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800abbc:	461a      	mov	r2, r3
 800abbe:	6a3b      	ldr	r3, [r7, #32]
 800abc0:	fb03 f202 	mul.w	r2, r3, r2
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	2280      	movs	r2, #128	@ 0x80
 800abcc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	220a      	movs	r2, #10
 800abd4:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	3363      	adds	r3, #99	@ 0x63
 800abdc:	2210      	movs	r2, #16
 800abde:	2100      	movs	r1, #0
 800abe0:	4618      	mov	r0, r3
 800abe2:	f005 fb63 	bl	80102ac <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	2228      	movs	r2, #40	@ 0x28
 800abea:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800abee:	79fa      	ldrb	r2, [r7, #7]
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800abf6:	79ba      	ldrb	r2, [r7, #6]
 800abf8:	693b      	ldr	r3, [r7, #16]
 800abfa:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800abfe:	797a      	ldrb	r2, [r7, #5]
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800ac06:	1d3b      	adds	r3, r7, #4
 800ac08:	781a      	ldrb	r2, [r3, #0]
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800ac10:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800ac1a:	f107 0320 	add.w	r3, r7, #32
 800ac1e:	781a      	ldrb	r2, [r3, #0]
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	2202      	movs	r2, #2
 800ac32:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	683a      	ldr	r2, [r7, #0]
 800ac3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	75fb      	strb	r3, [r7, #23]
      break;
 800ac42:	e007      	b.n	800ac54 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800ac44:	7afb      	ldrb	r3, [r7, #11]
 800ac46:	4619      	mov	r1, r3
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f7ff fb19 	bl	800a280 <USBH_MSC_BOT_Process>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	75fb      	strb	r3, [r7, #23]
      break;
 800ac52:	bf00      	nop
  }

  return error;
 800ac54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac56:	4618      	mov	r0, r3
 800ac58:	3718      	adds	r7, #24
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800ac5e:	b580      	push	{r7, lr}
 800ac60:	b084      	sub	sp, #16
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	60f8      	str	r0, [r7, #12]
 800ac66:	60b9      	str	r1, [r7, #8]
 800ac68:	4613      	mov	r3, r2
 800ac6a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d101      	bne.n	800ac76 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ac72:	2302      	movs	r3, #2
 800ac74:	e029      	b.n	800acca <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	79fa      	ldrb	r2, [r7, #7]
 800ac7a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800ac8e:	68f8      	ldr	r0, [r7, #12]
 800ac90:	f000 f81f 	bl	800acd2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d003      	beq.n	800acc2 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	68ba      	ldr	r2, [r7, #8]
 800acbe:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800acc2:	68f8      	ldr	r0, [r7, #12]
 800acc4:	f005 f810 	bl	800fce8 <USBH_LL_Init>

  return USBH_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}

0800acd2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800acd2:	b480      	push	{r7}
 800acd4:	b085      	sub	sp, #20
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800acda:	2300      	movs	r3, #0
 800acdc:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800acde:	2300      	movs	r3, #0
 800ace0:	60fb      	str	r3, [r7, #12]
 800ace2:	e009      	b.n	800acf8 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	33e0      	adds	r3, #224	@ 0xe0
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	4413      	add	r3, r2
 800acee:	2200      	movs	r2, #0
 800acf0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	3301      	adds	r3, #1
 800acf6:	60fb      	str	r3, [r7, #12]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2b0f      	cmp	r3, #15
 800acfc:	d9f2      	bls.n	800ace4 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800acfe:	2300      	movs	r3, #0
 800ad00:	60fb      	str	r3, [r7, #12]
 800ad02:	e009      	b.n	800ad18 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	4413      	add	r3, r2
 800ad0a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ad0e:	2200      	movs	r2, #0
 800ad10:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	3301      	adds	r3, #1
 800ad16:	60fb      	str	r3, [r7, #12]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad1e:	d3f1      	bcc.n	800ad04 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2200      	movs	r2, #0
 800ad36:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2240      	movs	r2, #64	@ 0x40
 800ad44:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2201      	movs	r2, #1
 800ad58:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  return USBH_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3714      	adds	r7, #20
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ad7a:	b480      	push	{r7}
 800ad7c:	b085      	sub	sp, #20
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
 800ad82:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ad84:	2300      	movs	r3, #0
 800ad86:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d016      	beq.n	800adbc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d10e      	bne.n	800adb6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ad9e:	1c59      	adds	r1, r3, #1
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	33de      	adds	r3, #222	@ 0xde
 800adaa:	6839      	ldr	r1, [r7, #0]
 800adac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800adb0:	2300      	movs	r3, #0
 800adb2:	73fb      	strb	r3, [r7, #15]
 800adb4:	e004      	b.n	800adc0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800adb6:	2302      	movs	r3, #2
 800adb8:	73fb      	strb	r3, [r7, #15]
 800adba:	e001      	b.n	800adc0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800adbc:	2302      	movs	r3, #2
 800adbe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800adc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3714      	adds	r7, #20
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr

0800adce <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800adce:	b480      	push	{r7}
 800add0:	b085      	sub	sp, #20
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
 800add6:	460b      	mov	r3, r1
 800add8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800ade4:	78fa      	ldrb	r2, [r7, #3]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d204      	bcs.n	800adf4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	78fa      	ldrb	r2, [r7, #3]
 800adee:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800adf2:	e001      	b.n	800adf8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800adf4:	2302      	movs	r3, #2
 800adf6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800adf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3714      	adds	r7, #20
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr

0800ae06 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ae06:	b480      	push	{r7}
 800ae08:	b087      	sub	sp, #28
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
 800ae0e:	4608      	mov	r0, r1
 800ae10:	4611      	mov	r1, r2
 800ae12:	461a      	mov	r2, r3
 800ae14:	4603      	mov	r3, r0
 800ae16:	70fb      	strb	r3, [r7, #3]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	70bb      	strb	r3, [r7, #2]
 800ae1c:	4613      	mov	r3, r2
 800ae1e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ae20:	2300      	movs	r3, #0
 800ae22:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ae24:	2300      	movs	r3, #0
 800ae26:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ae2e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ae30:	e025      	b.n	800ae7e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ae32:	7dfb      	ldrb	r3, [r7, #23]
 800ae34:	221a      	movs	r2, #26
 800ae36:	fb02 f303 	mul.w	r3, r2, r3
 800ae3a:	3308      	adds	r3, #8
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	4413      	add	r3, r2
 800ae40:	3302      	adds	r3, #2
 800ae42:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	795b      	ldrb	r3, [r3, #5]
 800ae48:	78fa      	ldrb	r2, [r7, #3]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d002      	beq.n	800ae54 <USBH_FindInterface+0x4e>
 800ae4e:	78fb      	ldrb	r3, [r7, #3]
 800ae50:	2bff      	cmp	r3, #255	@ 0xff
 800ae52:	d111      	bne.n	800ae78 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ae54:	693b      	ldr	r3, [r7, #16]
 800ae56:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ae58:	78ba      	ldrb	r2, [r7, #2]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d002      	beq.n	800ae64 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ae5e:	78bb      	ldrb	r3, [r7, #2]
 800ae60:	2bff      	cmp	r3, #255	@ 0xff
 800ae62:	d109      	bne.n	800ae78 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ae68:	787a      	ldrb	r2, [r7, #1]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d002      	beq.n	800ae74 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ae6e:	787b      	ldrb	r3, [r7, #1]
 800ae70:	2bff      	cmp	r3, #255	@ 0xff
 800ae72:	d101      	bne.n	800ae78 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800ae74:	7dfb      	ldrb	r3, [r7, #23]
 800ae76:	e006      	b.n	800ae86 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800ae78:	7dfb      	ldrb	r3, [r7, #23]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ae7e:	7dfb      	ldrb	r3, [r7, #23]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	d9d6      	bls.n	800ae32 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ae84:	23ff      	movs	r3, #255	@ 0xff
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	371c      	adds	r7, #28
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr

0800ae92 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b082      	sub	sp, #8
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f004 ff60 	bl	800fd60 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800aea0:	2101      	movs	r1, #1
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f005 f879 	bl	800ff9a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3708      	adds	r7, #8
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
	...

0800aeb4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b088      	sub	sp, #32
 800aeb8:	af04      	add	r7, sp, #16
 800aeba:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800aebc:	2302      	movs	r3, #2
 800aebe:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800aec0:	2300      	movs	r3, #0
 800aec2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d102      	bne.n	800aed6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2203      	movs	r2, #3
 800aed4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	2b0b      	cmp	r3, #11
 800aede:	f200 81bb 	bhi.w	800b258 <USBH_Process+0x3a4>
 800aee2:	a201      	add	r2, pc, #4	@ (adr r2, 800aee8 <USBH_Process+0x34>)
 800aee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee8:	0800af19 	.word	0x0800af19
 800aeec:	0800af4b 	.word	0x0800af4b
 800aef0:	0800afb3 	.word	0x0800afb3
 800aef4:	0800b1f3 	.word	0x0800b1f3
 800aef8:	0800b259 	.word	0x0800b259
 800aefc:	0800b053 	.word	0x0800b053
 800af00:	0800b199 	.word	0x0800b199
 800af04:	0800b089 	.word	0x0800b089
 800af08:	0800b0a9 	.word	0x0800b0a9
 800af0c:	0800b0c7 	.word	0x0800b0c7
 800af10:	0800b10b 	.word	0x0800b10b
 800af14:	0800b1db 	.word	0x0800b1db
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	2b00      	cmp	r3, #0
 800af22:	f000 819b 	beq.w	800b25c <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2201      	movs	r2, #1
 800af2a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800af2c:	20c8      	movs	r0, #200	@ 0xc8
 800af2e:	f005 f8ab 	bl	8010088 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f004 ff71 	bl	800fe1a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2200      	movs	r2, #0
 800af44:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800af48:	e188      	b.n	800b25c <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800af50:	2b01      	cmp	r3, #1
 800af52:	d107      	bne.n	800af64 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2200      	movs	r2, #0
 800af58:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2202      	movs	r2, #2
 800af60:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800af62:	e18a      	b.n	800b27a <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800af6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af6e:	d914      	bls.n	800af9a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800af76:	3301      	adds	r3, #1
 800af78:	b2da      	uxtb	r2, r3
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800af86:	2b03      	cmp	r3, #3
 800af88:	d903      	bls.n	800af92 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	220d      	movs	r2, #13
 800af8e:	701a      	strb	r2, [r3, #0]
      break;
 800af90:	e173      	b.n	800b27a <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	701a      	strb	r2, [r3, #0]
      break;
 800af98:	e16f      	b.n	800b27a <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800afa0:	f103 020a 	add.w	r2, r3, #10
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800afaa:	200a      	movs	r0, #10
 800afac:	f005 f86c 	bl	8010088 <USBH_Delay>
      break;
 800afb0:	e163      	b.n	800b27a <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d005      	beq.n	800afc8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800afc2:	2104      	movs	r1, #4
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800afc8:	2064      	movs	r0, #100	@ 0x64
 800afca:	f005 f85d 	bl	8010088 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f004 fefc 	bl	800fdcc <USBH_LL_GetSpeed>
 800afd4:	4603      	mov	r3, r0
 800afd6:	461a      	mov	r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2205      	movs	r2, #5
 800afe2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800afe4:	2100      	movs	r1, #0
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f001 fa19 	bl	800c41e <USBH_AllocPipe>
 800afec:	4603      	mov	r3, r0
 800afee:	461a      	mov	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800aff4:	2180      	movs	r1, #128	@ 0x80
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f001 fa11 	bl	800c41e <USBH_AllocPipe>
 800affc:	4603      	mov	r3, r0
 800affe:	461a      	mov	r2, r3
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	7919      	ldrb	r1, [r3, #4]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b014:	687a      	ldr	r2, [r7, #4]
 800b016:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b018:	9202      	str	r2, [sp, #8]
 800b01a:	2200      	movs	r2, #0
 800b01c:	9201      	str	r2, [sp, #4]
 800b01e:	9300      	str	r3, [sp, #0]
 800b020:	4603      	mov	r3, r0
 800b022:	2280      	movs	r2, #128	@ 0x80
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f001 f9cb 	bl	800c3c0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	7959      	ldrb	r1, [r3, #5]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b03a:	687a      	ldr	r2, [r7, #4]
 800b03c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b03e:	9202      	str	r2, [sp, #8]
 800b040:	2200      	movs	r2, #0
 800b042:	9201      	str	r2, [sp, #4]
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	4603      	mov	r3, r0
 800b048:	2200      	movs	r2, #0
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f001 f9b8 	bl	800c3c0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b050:	e113      	b.n	800b27a <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f916 	bl	800b284 <USBH_HandleEnum>
 800b058:	4603      	mov	r3, r0
 800b05a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b05c:	7bbb      	ldrb	r3, [r7, #14]
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	2b00      	cmp	r3, #0
 800b062:	f040 80fd 	bne.w	800b260 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2200      	movs	r2, #0
 800b06a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b074:	2b01      	cmp	r3, #1
 800b076:	d103      	bne.n	800b080 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2208      	movs	r2, #8
 800b07c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b07e:	e0ef      	b.n	800b260 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2207      	movs	r2, #7
 800b084:	701a      	strb	r2, [r3, #0]
      break;
 800b086:	e0eb      	b.n	800b260 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 80e8 	beq.w	800b264 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b09a:	2101      	movs	r1, #1
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2208      	movs	r2, #8
 800b0a4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800b0a6:	e0dd      	b.n	800b264 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 fc27 	bl	800b904 <USBH_SetCfg>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	f040 80d5 	bne.w	800b268 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2209      	movs	r2, #9
 800b0c2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b0c4:	e0d0      	b.n	800b268 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800b0cc:	f003 0320 	and.w	r3, r3, #32
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d016      	beq.n	800b102 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b0d4:	2101      	movs	r1, #1
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f000 fc37 	bl	800b94a <USBH_SetFeature>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b0e0:	7bbb      	ldrb	r3, [r7, #14]
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d103      	bne.n	800b0f0 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	220a      	movs	r2, #10
 800b0ec:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b0ee:	e0bd      	b.n	800b26c <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800b0f0:	7bbb      	ldrb	r3, [r7, #14]
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	2b03      	cmp	r3, #3
 800b0f6:	f040 80b9 	bne.w	800b26c <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	220a      	movs	r2, #10
 800b0fe:	701a      	strb	r2, [r3, #0]
      break;
 800b100:	e0b4      	b.n	800b26c <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	220a      	movs	r2, #10
 800b106:	701a      	strb	r2, [r3, #0]
      break;
 800b108:	e0b0      	b.n	800b26c <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b110:	2b00      	cmp	r3, #0
 800b112:	f000 80ad 	beq.w	800b270 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2200      	movs	r2, #0
 800b11a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b11e:	2300      	movs	r3, #0
 800b120:	73fb      	strb	r3, [r7, #15]
 800b122:	e016      	b.n	800b152 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b124:	7bfa      	ldrb	r2, [r7, #15]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	32de      	adds	r2, #222	@ 0xde
 800b12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b12e:	791a      	ldrb	r2, [r3, #4]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800b136:	429a      	cmp	r2, r3
 800b138:	d108      	bne.n	800b14c <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b13a:	7bfa      	ldrb	r2, [r7, #15]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	32de      	adds	r2, #222	@ 0xde
 800b140:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800b14a:	e005      	b.n	800b158 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b14c:	7bfb      	ldrb	r3, [r7, #15]
 800b14e:	3301      	adds	r3, #1
 800b150:	73fb      	strb	r3, [r7, #15]
 800b152:	7bfb      	ldrb	r3, [r7, #15]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d0e5      	beq.n	800b124 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d016      	beq.n	800b190 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	4798      	blx	r3
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d109      	bne.n	800b188 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2206      	movs	r2, #6
 800b178:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b180:	2103      	movs	r1, #3
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b186:	e073      	b.n	800b270 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	220d      	movs	r2, #13
 800b18c:	701a      	strb	r2, [r3, #0]
      break;
 800b18e:	e06f      	b.n	800b270 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	220d      	movs	r2, #13
 800b194:	701a      	strb	r2, [r3, #0]
      break;
 800b196:	e06b      	b.n	800b270 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d017      	beq.n	800b1d2 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1a8:	691b      	ldr	r3, [r3, #16]
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	4798      	blx	r3
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b1b2:	7bbb      	ldrb	r3, [r7, #14]
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d103      	bne.n	800b1c2 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	220b      	movs	r2, #11
 800b1be:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b1c0:	e058      	b.n	800b274 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 800b1c2:	7bbb      	ldrb	r3, [r7, #14]
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	2b02      	cmp	r3, #2
 800b1c8:	d154      	bne.n	800b274 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	220d      	movs	r2, #13
 800b1ce:	701a      	strb	r2, [r3, #0]
      break;
 800b1d0:	e050      	b.n	800b274 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	220d      	movs	r2, #13
 800b1d6:	701a      	strb	r2, [r3, #0]
      break;
 800b1d8:	e04c      	b.n	800b274 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d049      	beq.n	800b278 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1ea:	695b      	ldr	r3, [r3, #20]
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	4798      	blx	r3
      }
      break;
 800b1f0:	e042      	b.n	800b278 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f7ff fd69 	bl	800acd2 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b206:	2b00      	cmp	r3, #0
 800b208:	d009      	beq.n	800b21e <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b224:	2b00      	cmp	r3, #0
 800b226:	d005      	beq.n	800b234 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b22e:	2105      	movs	r1, #5
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d107      	bne.n	800b250 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2200      	movs	r2, #0
 800b244:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f7ff fe22 	bl	800ae92 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b24e:	e014      	b.n	800b27a <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f004 fd85 	bl	800fd60 <USBH_LL_Start>
      break;
 800b256:	e010      	b.n	800b27a <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800b258:	bf00      	nop
 800b25a:	e00e      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b25c:	bf00      	nop
 800b25e:	e00c      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b260:	bf00      	nop
 800b262:	e00a      	b.n	800b27a <USBH_Process+0x3c6>
    break;
 800b264:	bf00      	nop
 800b266:	e008      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b268:	bf00      	nop
 800b26a:	e006      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b26c:	bf00      	nop
 800b26e:	e004      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b270:	bf00      	nop
 800b272:	e002      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b274:	bf00      	nop
 800b276:	e000      	b.n	800b27a <USBH_Process+0x3c6>
      break;
 800b278:	bf00      	nop
  }
  return USBH_OK;
 800b27a:	2300      	movs	r3, #0
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3710      	adds	r7, #16
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b088      	sub	sp, #32
 800b288:	af04      	add	r7, sp, #16
 800b28a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b28c:	2301      	movs	r3, #1
 800b28e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b290:	2301      	movs	r3, #1
 800b292:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	785b      	ldrb	r3, [r3, #1]
 800b298:	2b07      	cmp	r3, #7
 800b29a:	f200 81bd 	bhi.w	800b618 <USBH_HandleEnum+0x394>
 800b29e:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a4 <USBH_HandleEnum+0x20>)
 800b2a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a4:	0800b2c5 	.word	0x0800b2c5
 800b2a8:	0800b37f 	.word	0x0800b37f
 800b2ac:	0800b3e9 	.word	0x0800b3e9
 800b2b0:	0800b473 	.word	0x0800b473
 800b2b4:	0800b4dd 	.word	0x0800b4dd
 800b2b8:	0800b54d 	.word	0x0800b54d
 800b2bc:	0800b593 	.word	0x0800b593
 800b2c0:	0800b5d9 	.word	0x0800b5d9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b2c4:	2108      	movs	r1, #8
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fa4c 	bl	800b764 <USBH_Get_DevDesc>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b2d0:	7bbb      	ldrb	r3, [r7, #14]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d12e      	bne.n	800b334 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	7919      	ldrb	r1, [r3, #4]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b2fa:	9202      	str	r2, [sp, #8]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	9201      	str	r2, [sp, #4]
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	4603      	mov	r3, r0
 800b304:	2280      	movs	r2, #128	@ 0x80
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f001 f85a 	bl	800c3c0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	7959      	ldrb	r1, [r3, #5]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b320:	9202      	str	r2, [sp, #8]
 800b322:	2200      	movs	r2, #0
 800b324:	9201      	str	r2, [sp, #4]
 800b326:	9300      	str	r3, [sp, #0]
 800b328:	4603      	mov	r3, r0
 800b32a:	2200      	movs	r2, #0
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f001 f847 	bl	800c3c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b332:	e173      	b.n	800b61c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b334:	7bbb      	ldrb	r3, [r7, #14]
 800b336:	2b03      	cmp	r3, #3
 800b338:	f040 8170 	bne.w	800b61c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b342:	3301      	adds	r3, #1
 800b344:	b2da      	uxtb	r2, r3
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b352:	2b03      	cmp	r3, #3
 800b354:	d903      	bls.n	800b35e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	220d      	movs	r2, #13
 800b35a:	701a      	strb	r2, [r3, #0]
      break;
 800b35c:	e15e      	b.n	800b61c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	795b      	ldrb	r3, [r3, #5]
 800b362:	4619      	mov	r1, r3
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f001 f87b 	bl	800c460 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	791b      	ldrb	r3, [r3, #4]
 800b36e:	4619      	mov	r1, r3
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f001 f875 	bl	800c460 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2200      	movs	r2, #0
 800b37a:	701a      	strb	r2, [r3, #0]
      break;
 800b37c:	e14e      	b.n	800b61c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b37e:	2112      	movs	r1, #18
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f9ef 	bl	800b764 <USBH_Get_DevDesc>
 800b386:	4603      	mov	r3, r0
 800b388:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b38a:	7bbb      	ldrb	r3, [r7, #14]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d103      	bne.n	800b398 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2202      	movs	r2, #2
 800b394:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b396:	e143      	b.n	800b620 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b398:	7bbb      	ldrb	r3, [r7, #14]
 800b39a:	2b03      	cmp	r3, #3
 800b39c:	f040 8140 	bne.w	800b620 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	b2da      	uxtb	r2, r3
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b3b6:	2b03      	cmp	r3, #3
 800b3b8:	d903      	bls.n	800b3c2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	220d      	movs	r2, #13
 800b3be:	701a      	strb	r2, [r3, #0]
      break;
 800b3c0:	e12e      	b.n	800b620 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	795b      	ldrb	r3, [r3, #5]
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f001 f849 	bl	800c460 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	791b      	ldrb	r3, [r3, #4]
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f001 f843 	bl	800c460 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	701a      	strb	r2, [r3, #0]
      break;
 800b3e6:	e11b      	b.n	800b620 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b3e8:	2101      	movs	r1, #1
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 fa66 	bl	800b8bc <USBH_SetAddress>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b3f4:	7bbb      	ldrb	r3, [r7, #14]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d130      	bne.n	800b45c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b3fa:	2002      	movs	r0, #2
 800b3fc:	f004 fe44 	bl	8010088 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2201      	movs	r2, #1
 800b404:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2203      	movs	r2, #3
 800b40c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	7919      	ldrb	r1, [r3, #4]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b41e:	687a      	ldr	r2, [r7, #4]
 800b420:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b422:	9202      	str	r2, [sp, #8]
 800b424:	2200      	movs	r2, #0
 800b426:	9201      	str	r2, [sp, #4]
 800b428:	9300      	str	r3, [sp, #0]
 800b42a:	4603      	mov	r3, r0
 800b42c:	2280      	movs	r2, #128	@ 0x80
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 ffc6 	bl	800c3c0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	7959      	ldrb	r1, [r3, #5]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b448:	9202      	str	r2, [sp, #8]
 800b44a:	2200      	movs	r2, #0
 800b44c:	9201      	str	r2, [sp, #4]
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	4603      	mov	r3, r0
 800b452:	2200      	movs	r2, #0
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 ffb3 	bl	800c3c0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b45a:	e0e3      	b.n	800b624 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b45c:	7bbb      	ldrb	r3, [r7, #14]
 800b45e:	2b03      	cmp	r3, #3
 800b460:	f040 80e0 	bne.w	800b624 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	220d      	movs	r2, #13
 800b468:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2200      	movs	r2, #0
 800b46e:	705a      	strb	r2, [r3, #1]
      break;
 800b470:	e0d8      	b.n	800b624 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b472:	2109      	movs	r1, #9
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f000 f99d 	bl	800b7b4 <USBH_Get_CfgDesc>
 800b47a:	4603      	mov	r3, r0
 800b47c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b47e:	7bbb      	ldrb	r3, [r7, #14]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d103      	bne.n	800b48c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2204      	movs	r2, #4
 800b488:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b48a:	e0cd      	b.n	800b628 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b48c:	7bbb      	ldrb	r3, [r7, #14]
 800b48e:	2b03      	cmp	r3, #3
 800b490:	f040 80ca 	bne.w	800b628 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b49a:	3301      	adds	r3, #1
 800b49c:	b2da      	uxtb	r2, r3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b4aa:	2b03      	cmp	r3, #3
 800b4ac:	d903      	bls.n	800b4b6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	220d      	movs	r2, #13
 800b4b2:	701a      	strb	r2, [r3, #0]
      break;
 800b4b4:	e0b8      	b.n	800b628 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	795b      	ldrb	r3, [r3, #5]
 800b4ba:	4619      	mov	r1, r3
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 ffcf 	bl	800c460 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	791b      	ldrb	r3, [r3, #4]
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 ffc9 	bl	800c460 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	701a      	strb	r2, [r3, #0]
      break;
 800b4da:	e0a5      	b.n	800b628 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f000 f965 	bl	800b7b4 <USBH_Get_CfgDesc>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b4ee:	7bbb      	ldrb	r3, [r7, #14]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d103      	bne.n	800b4fc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2205      	movs	r2, #5
 800b4f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b4fa:	e097      	b.n	800b62c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b4fc:	7bbb      	ldrb	r3, [r7, #14]
 800b4fe:	2b03      	cmp	r3, #3
 800b500:	f040 8094 	bne.w	800b62c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b50a:	3301      	adds	r3, #1
 800b50c:	b2da      	uxtb	r2, r3
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b51a:	2b03      	cmp	r3, #3
 800b51c:	d903      	bls.n	800b526 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	220d      	movs	r2, #13
 800b522:	701a      	strb	r2, [r3, #0]
      break;
 800b524:	e082      	b.n	800b62c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	795b      	ldrb	r3, [r3, #5]
 800b52a:	4619      	mov	r1, r3
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 ff97 	bl	800c460 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	791b      	ldrb	r3, [r3, #4]
 800b536:	4619      	mov	r1, r3
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 ff91 	bl	800c460 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	701a      	strb	r2, [r3, #0]
      break;
 800b54a:	e06f      	b.n	800b62c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b552:	2b00      	cmp	r3, #0
 800b554:	d019      	beq.n	800b58a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b562:	23ff      	movs	r3, #255	@ 0xff
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 f949 	bl	800b7fc <USBH_Get_StringDesc>
 800b56a:	4603      	mov	r3, r0
 800b56c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b56e:	7bbb      	ldrb	r3, [r7, #14]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d103      	bne.n	800b57c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2206      	movs	r2, #6
 800b578:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b57a:	e059      	b.n	800b630 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b57c:	7bbb      	ldrb	r3, [r7, #14]
 800b57e:	2b03      	cmp	r3, #3
 800b580:	d156      	bne.n	800b630 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2206      	movs	r2, #6
 800b586:	705a      	strb	r2, [r3, #1]
      break;
 800b588:	e052      	b.n	800b630 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2206      	movs	r2, #6
 800b58e:	705a      	strb	r2, [r3, #1]
      break;
 800b590:	e04e      	b.n	800b630 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d019      	beq.n	800b5d0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b5a8:	23ff      	movs	r3, #255	@ 0xff
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 f926 	bl	800b7fc <USBH_Get_StringDesc>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b5b4:	7bbb      	ldrb	r3, [r7, #14]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d103      	bne.n	800b5c2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2207      	movs	r2, #7
 800b5be:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b5c0:	e038      	b.n	800b634 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b5c2:	7bbb      	ldrb	r3, [r7, #14]
 800b5c4:	2b03      	cmp	r3, #3
 800b5c6:	d135      	bne.n	800b634 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2207      	movs	r2, #7
 800b5cc:	705a      	strb	r2, [r3, #1]
      break;
 800b5ce:	e031      	b.n	800b634 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2207      	movs	r2, #7
 800b5d4:	705a      	strb	r2, [r3, #1]
      break;
 800b5d6:	e02d      	b.n	800b634 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d017      	beq.n	800b612 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b5ee:	23ff      	movs	r3, #255	@ 0xff
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f000 f903 	bl	800b7fc <USBH_Get_StringDesc>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b5fa:	7bbb      	ldrb	r3, [r7, #14]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d102      	bne.n	800b606 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b600:	2300      	movs	r3, #0
 800b602:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b604:	e018      	b.n	800b638 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b606:	7bbb      	ldrb	r3, [r7, #14]
 800b608:	2b03      	cmp	r3, #3
 800b60a:	d115      	bne.n	800b638 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	73fb      	strb	r3, [r7, #15]
      break;
 800b610:	e012      	b.n	800b638 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800b612:	2300      	movs	r3, #0
 800b614:	73fb      	strb	r3, [r7, #15]
      break;
 800b616:	e00f      	b.n	800b638 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800b618:	bf00      	nop
 800b61a:	e00e      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b61c:	bf00      	nop
 800b61e:	e00c      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b620:	bf00      	nop
 800b622:	e00a      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b624:	bf00      	nop
 800b626:	e008      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b628:	bf00      	nop
 800b62a:	e006      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b62c:	bf00      	nop
 800b62e:	e004      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b630:	bf00      	nop
 800b632:	e002      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b634:	bf00      	nop
 800b636:	e000      	b.n	800b63a <USBH_HandleEnum+0x3b6>
      break;
 800b638:	bf00      	nop
  }
  return Status;
 800b63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	683a      	ldr	r2, [r7, #0]
 800b652:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b656:	bf00      	nop
 800b658:	370c      	adds	r7, #12
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b082      	sub	sp, #8
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b670:	1c5a      	adds	r2, r3, #1
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 f804 	bl	800b686 <USBH_HandleSof>
}
 800b67e:	bf00      	nop
 800b680:	3708      	adds	r7, #8
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}

0800b686 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b686:	b580      	push	{r7, lr}
 800b688:	b082      	sub	sp, #8
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	b2db      	uxtb	r3, r3
 800b694:	2b0b      	cmp	r3, #11
 800b696:	d10a      	bne.n	800b6ae <USBH_HandleSof+0x28>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d005      	beq.n	800b6ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b6a8:	699b      	ldr	r3, [r3, #24]
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	4798      	blx	r3
  }
}
 800b6ae:	bf00      	nop
 800b6b0:	3708      	adds	r7, #8
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b083      	sub	sp, #12
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800b6c6:	bf00      	nop
}
 800b6c8:	370c      	adds	r7, #12
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d0:	4770      	bx	lr

0800b6d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b083      	sub	sp, #12
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800b6e2:	bf00      	nop
}
 800b6e4:	370c      	adds	r7, #12
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b6ee:	b480      	push	{r7}
 800b6f0:	b083      	sub	sp, #12
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	370c      	adds	r7, #12
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2201      	movs	r2, #1
 800b728:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2200      	movs	r2, #0
 800b730:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f004 fb2a 	bl	800fd96 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	791b      	ldrb	r3, [r3, #4]
 800b746:	4619      	mov	r1, r3
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 fe89 	bl	800c460 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	795b      	ldrb	r3, [r3, #5]
 800b752:	4619      	mov	r1, r3
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f000 fe83 	bl	800c460 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800b75a:	2300      	movs	r3, #0
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	3708      	adds	r7, #8
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}

0800b764 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b086      	sub	sp, #24
 800b768:	af02      	add	r7, sp, #8
 800b76a:	6078      	str	r0, [r7, #4]
 800b76c:	460b      	mov	r3, r1
 800b76e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b776:	78fb      	ldrb	r3, [r7, #3]
 800b778:	b29b      	uxth	r3, r3
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	4613      	mov	r3, r2
 800b77e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b782:	2100      	movs	r1, #0
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f000 f864 	bl	800b852 <USBH_GetDescriptor>
 800b78a:	4603      	mov	r3, r0
 800b78c:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800b78e:	7bfb      	ldrb	r3, [r7, #15]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10a      	bne.n	800b7aa <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f203 3026 	addw	r0, r3, #806	@ 0x326
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b7a0:	78fa      	ldrb	r2, [r7, #3]
 800b7a2:	b292      	uxth	r2, r2
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	f000 f919 	bl	800b9dc <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800b7aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3710      	adds	r7, #16
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b086      	sub	sp, #24
 800b7b8:	af02      	add	r7, sp, #8
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	331c      	adds	r3, #28
 800b7c4:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b7c6:	887b      	ldrh	r3, [r7, #2]
 800b7c8:	9300      	str	r3, [sp, #0]
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 f83d 	bl	800b852 <USBH_GetDescriptor>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800b7dc:	7bfb      	ldrb	r3, [r7, #15]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d107      	bne.n	800b7f2 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800b7e2:	887b      	ldrh	r3, [r7, #2]
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	68b9      	ldr	r1, [r7, #8]
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f985 	bl	800baf8 <USBH_ParseCfgDesc>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b7f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3710      	adds	r7, #16
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}

0800b7fc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b088      	sub	sp, #32
 800b800:	af02      	add	r7, sp, #8
 800b802:	60f8      	str	r0, [r7, #12]
 800b804:	607a      	str	r2, [r7, #4]
 800b806:	461a      	mov	r2, r3
 800b808:	460b      	mov	r3, r1
 800b80a:	72fb      	strb	r3, [r7, #11]
 800b80c:	4613      	mov	r3, r2
 800b80e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800b810:	7afb      	ldrb	r3, [r7, #11]
 800b812:	b29b      	uxth	r3, r3
 800b814:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800b818:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b820:	893b      	ldrh	r3, [r7, #8]
 800b822:	9300      	str	r3, [sp, #0]
 800b824:	460b      	mov	r3, r1
 800b826:	2100      	movs	r1, #0
 800b828:	68f8      	ldr	r0, [r7, #12]
 800b82a:	f000 f812 	bl	800b852 <USBH_GetDescriptor>
 800b82e:	4603      	mov	r3, r0
 800b830:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800b832:	7dfb      	ldrb	r3, [r7, #23]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d107      	bne.n	800b848 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b83e:	893a      	ldrh	r2, [r7, #8]
 800b840:	6879      	ldr	r1, [r7, #4]
 800b842:	4618      	mov	r0, r3
 800b844:	f000 fb1e 	bl	800be84 <USBH_ParseStringDesc>
  }

  return status;
 800b848:	7dfb      	ldrb	r3, [r7, #23]
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}

0800b852 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b084      	sub	sp, #16
 800b856:	af00      	add	r7, sp, #0
 800b858:	60f8      	str	r0, [r7, #12]
 800b85a:	607b      	str	r3, [r7, #4]
 800b85c:	460b      	mov	r3, r1
 800b85e:	72fb      	strb	r3, [r7, #11]
 800b860:	4613      	mov	r3, r2
 800b862:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	789b      	ldrb	r3, [r3, #2]
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d11c      	bne.n	800b8a6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b86c:	7afb      	ldrb	r3, [r7, #11]
 800b86e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b872:	b2da      	uxtb	r2, r3
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2206      	movs	r2, #6
 800b87c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	893a      	ldrh	r2, [r7, #8]
 800b882:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b884:	893b      	ldrh	r3, [r7, #8]
 800b886:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b88a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b88e:	d104      	bne.n	800b89a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f240 4209 	movw	r2, #1033	@ 0x409
 800b896:	829a      	strh	r2, [r3, #20]
 800b898:	e002      	b.n	800b8a0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	2200      	movs	r2, #0
 800b89e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8b3a      	ldrh	r2, [r7, #24]
 800b8a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b8a6:	8b3b      	ldrh	r3, [r7, #24]
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	6879      	ldr	r1, [r7, #4]
 800b8ac:	68f8      	ldr	r0, [r7, #12]
 800b8ae:	f000 fb36 	bl	800bf1e <USBH_CtlReq>
 800b8b2:	4603      	mov	r3, r0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3710      	adds	r7, #16
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	789b      	ldrb	r3, [r3, #2]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d10f      	bne.n	800b8f0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2205      	movs	r2, #5
 800b8da:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b8dc:	78fb      	ldrb	r3, [r7, #3]
 800b8de:	b29a      	uxth	r2, r3
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f000 fb12 	bl	800bf1e <USBH_CtlReq>
 800b8fa:	4603      	mov	r3, r0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3708      	adds	r7, #8
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	460b      	mov	r3, r1
 800b90e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	789b      	ldrb	r3, [r3, #2]
 800b914:	2b01      	cmp	r3, #1
 800b916:	d10e      	bne.n	800b936 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2200      	movs	r2, #0
 800b91c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2209      	movs	r2, #9
 800b922:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	887a      	ldrh	r2, [r7, #2]
 800b928:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2200      	movs	r2, #0
 800b92e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b936:	2200      	movs	r2, #0
 800b938:	2100      	movs	r1, #0
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 faef 	bl	800bf1e <USBH_CtlReq>
 800b940:	4603      	mov	r3, r0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3708      	adds	r7, #8
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}

0800b94a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b94a:	b580      	push	{r7, lr}
 800b94c:	b082      	sub	sp, #8
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
 800b952:	460b      	mov	r3, r1
 800b954:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	789b      	ldrb	r3, [r3, #2]
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d10f      	bne.n	800b97e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2203      	movs	r2, #3
 800b968:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b96a:	78fb      	ldrb	r3, [r7, #3]
 800b96c:	b29a      	uxth	r2, r3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2200      	movs	r2, #0
 800b976:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b97e:	2200      	movs	r2, #0
 800b980:	2100      	movs	r1, #0
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f000 facb 	bl	800bf1e <USBH_CtlReq>
 800b988:	4603      	mov	r3, r0
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3708      	adds	r7, #8
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}

0800b992 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b082      	sub	sp, #8
 800b996:	af00      	add	r7, sp, #0
 800b998:	6078      	str	r0, [r7, #4]
 800b99a:	460b      	mov	r3, r1
 800b99c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	789b      	ldrb	r3, [r3, #2]
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	d10f      	bne.n	800b9c6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2202      	movs	r2, #2
 800b9aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b9b8:	78fb      	ldrb	r3, [r7, #3]
 800b9ba:	b29a      	uxth	r2, r3
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 faa7 	bl	800bf1e <USBH_CtlReq>
 800b9d0:	4603      	mov	r3, r0
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3708      	adds	r7, #8
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}
	...

0800b9dc <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b085      	sub	sp, #20
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	60f8      	str	r0, [r7, #12]
 800b9e4:	60b9      	str	r1, [r7, #8]
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	781a      	ldrb	r2, [r3, #0]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	785a      	ldrb	r2, [r3, #1]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	3302      	adds	r3, #2
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	461a      	mov	r2, r3
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	3303      	adds	r3, #3
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	021b      	lsls	r3, r3, #8
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	b29a      	uxth	r2, r3
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	791a      	ldrb	r2, [r3, #4]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	795a      	ldrb	r2, [r3, #5]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	799a      	ldrb	r2, [r3, #6]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	79da      	ldrb	r2, [r3, #7]
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	79db      	ldrb	r3, [r3, #7]
 800ba38:	2b20      	cmp	r3, #32
 800ba3a:	dc0f      	bgt.n	800ba5c <USBH_ParseDevDesc+0x80>
 800ba3c:	2b08      	cmp	r3, #8
 800ba3e:	db14      	blt.n	800ba6a <USBH_ParseDevDesc+0x8e>
 800ba40:	3b08      	subs	r3, #8
 800ba42:	4a2c      	ldr	r2, [pc, #176]	@ (800baf4 <USBH_ParseDevDesc+0x118>)
 800ba44:	fa22 f303 	lsr.w	r3, r2, r3
 800ba48:	f003 0301 	and.w	r3, r3, #1
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	bf14      	ite	ne
 800ba50:	2301      	movne	r3, #1
 800ba52:	2300      	moveq	r3, #0
 800ba54:	b2db      	uxtb	r3, r3
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d102      	bne.n	800ba60 <USBH_ParseDevDesc+0x84>
 800ba5a:	e006      	b.n	800ba6a <USBH_ParseDevDesc+0x8e>
 800ba5c:	2b40      	cmp	r3, #64	@ 0x40
 800ba5e:	d104      	bne.n	800ba6a <USBH_ParseDevDesc+0x8e>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	79da      	ldrb	r2, [r3, #7]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	71da      	strb	r2, [r3, #7]
      break;
 800ba68:	e003      	b.n	800ba72 <USBH_ParseDevDesc+0x96>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2240      	movs	r2, #64	@ 0x40
 800ba6e:	71da      	strb	r2, [r3, #7]
      break;
 800ba70:	bf00      	nop
  }

  if (length > 8U)
 800ba72:	88fb      	ldrh	r3, [r7, #6]
 800ba74:	2b08      	cmp	r3, #8
 800ba76:	d936      	bls.n	800bae6 <USBH_ParseDevDesc+0x10a>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	3308      	adds	r3, #8
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	461a      	mov	r2, r3
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	3309      	adds	r3, #9
 800ba84:	781b      	ldrb	r3, [r3, #0]
 800ba86:	021b      	lsls	r3, r3, #8
 800ba88:	b29b      	uxth	r3, r3
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	b29a      	uxth	r2, r3
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	330a      	adds	r3, #10
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	461a      	mov	r2, r3
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	330b      	adds	r3, #11
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	021b      	lsls	r3, r3, #8
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	4313      	orrs	r3, r2
 800baa6:	b29a      	uxth	r2, r3
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	330c      	adds	r3, #12
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	461a      	mov	r2, r3
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	330d      	adds	r3, #13
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	021b      	lsls	r3, r3, #8
 800babc:	b29b      	uxth	r3, r3
 800babe:	4313      	orrs	r3, r2
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	7b9a      	ldrb	r2, [r3, #14]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	7bda      	ldrb	r2, [r3, #15]
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	7c1a      	ldrb	r2, [r3, #16]
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	7c5a      	ldrb	r2, [r3, #17]
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	745a      	strb	r2, [r3, #17]
  }
}
 800bae6:	bf00      	nop
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	01000101 	.word	0x01000101

0800baf8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b08c      	sub	sp, #48	@ 0x30
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	4613      	mov	r3, r2
 800bb04:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bb0c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	781a      	ldrb	r2, [r3, #0]
 800bb2c:	6a3b      	ldr	r3, [r7, #32]
 800bb2e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	785a      	ldrb	r2, [r3, #1]
 800bb34:	6a3b      	ldr	r3, [r7, #32]
 800bb36:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	3302      	adds	r3, #2
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	461a      	mov	r2, r3
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	3303      	adds	r3, #3
 800bb44:	781b      	ldrb	r3, [r3, #0]
 800bb46:	021b      	lsls	r3, r3, #8
 800bb48:	b29b      	uxth	r3, r3
 800bb4a:	4313      	orrs	r3, r2
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb52:	bf28      	it	cs
 800bb54:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800bb58:	b29a      	uxth	r2, r3
 800bb5a:	6a3b      	ldr	r3, [r7, #32]
 800bb5c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	791a      	ldrb	r2, [r3, #4]
 800bb62:	6a3b      	ldr	r3, [r7, #32]
 800bb64:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	795a      	ldrb	r2, [r3, #5]
 800bb6a:	6a3b      	ldr	r3, [r7, #32]
 800bb6c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	799a      	ldrb	r2, [r3, #6]
 800bb72:	6a3b      	ldr	r3, [r7, #32]
 800bb74:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	79da      	ldrb	r2, [r3, #7]
 800bb7a:	6a3b      	ldr	r3, [r7, #32]
 800bb7c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	7a1a      	ldrb	r2, [r3, #8]
 800bb82:	6a3b      	ldr	r3, [r7, #32]
 800bb84:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800bb86:	6a3b      	ldr	r3, [r7, #32]
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	2b09      	cmp	r3, #9
 800bb8c:	d002      	beq.n	800bb94 <USBH_ParseCfgDesc+0x9c>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800bb8e:	6a3b      	ldr	r3, [r7, #32]
 800bb90:	2209      	movs	r2, #9
 800bb92:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bb94:	88fb      	ldrh	r3, [r7, #6]
 800bb96:	2b09      	cmp	r3, #9
 800bb98:	f240 809d 	bls.w	800bcd6 <USBH_ParseCfgDesc+0x1de>
  {
    ptr = USB_LEN_CFG_DESC;
 800bb9c:	2309      	movs	r3, #9
 800bb9e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bba0:	2300      	movs	r3, #0
 800bba2:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bba4:	e081      	b.n	800bcaa <USBH_ParseCfgDesc+0x1b2>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bba6:	f107 0316 	add.w	r3, r7, #22
 800bbaa:	4619      	mov	r1, r3
 800bbac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbae:	f000 f99c 	bl	800beea <USBH_GetNextDesc>
 800bbb2:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800bbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb6:	785b      	ldrb	r3, [r3, #1]
 800bbb8:	2b04      	cmp	r3, #4
 800bbba:	d176      	bne.n	800bcaa <USBH_ParseCfgDesc+0x1b2>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800bbbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	2b09      	cmp	r3, #9
 800bbc2:	d002      	beq.n	800bbca <USBH_ParseCfgDesc+0xd2>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800bbc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc6:	2209      	movs	r2, #9
 800bbc8:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800bbca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbce:	221a      	movs	r2, #26
 800bbd0:	fb02 f303 	mul.w	r3, r2, r3
 800bbd4:	3308      	adds	r3, #8
 800bbd6:	6a3a      	ldr	r2, [r7, #32]
 800bbd8:	4413      	add	r3, r2
 800bbda:	3302      	adds	r3, #2
 800bbdc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800bbde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbe0:	69f8      	ldr	r0, [r7, #28]
 800bbe2:	f000 f87e 	bl	800bce2 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800bbec:	2300      	movs	r3, #0
 800bbee:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bbf0:	e043      	b.n	800bc7a <USBH_ParseCfgDesc+0x182>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bbf2:	f107 0316 	add.w	r3, r7, #22
 800bbf6:	4619      	mov	r1, r3
 800bbf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbfa:	f000 f976 	bl	800beea <USBH_GetNextDesc>
 800bbfe:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc02:	785b      	ldrb	r3, [r3, #1]
 800bc04:	2b05      	cmp	r3, #5
 800bc06:	d138      	bne.n	800bc7a <USBH_ParseCfgDesc+0x182>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	795b      	ldrb	r3, [r3, #5]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d10f      	bne.n	800bc30 <USBH_ParseCfgDesc+0x138>
 800bc10:	69fb      	ldr	r3, [r7, #28]
 800bc12:	799b      	ldrb	r3, [r3, #6]
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d10b      	bne.n	800bc30 <USBH_ParseCfgDesc+0x138>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	79db      	ldrb	r3, [r3, #7]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d10f      	bne.n	800bc40 <USBH_ParseCfgDesc+0x148>
 800bc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc22:	781b      	ldrb	r3, [r3, #0]
 800bc24:	2b09      	cmp	r3, #9
 800bc26:	d00b      	beq.n	800bc40 <USBH_ParseCfgDesc+0x148>
              {
                pdesc->bLength = 0x09U;
 800bc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc2a:	2209      	movs	r2, #9
 800bc2c:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bc2e:	e007      	b.n	800bc40 <USBH_ParseCfgDesc+0x148>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800bc30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	2b07      	cmp	r3, #7
 800bc36:	d004      	beq.n	800bc42 <USBH_ParseCfgDesc+0x14a>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800bc38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc3a:	2207      	movs	r2, #7
 800bc3c:	701a      	strb	r2, [r3, #0]
 800bc3e:	e000      	b.n	800bc42 <USBH_ParseCfgDesc+0x14a>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bc40:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bc42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc46:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bc4a:	3201      	adds	r2, #1
 800bc4c:	00d2      	lsls	r2, r2, #3
 800bc4e:	211a      	movs	r1, #26
 800bc50:	fb01 f303 	mul.w	r3, r1, r3
 800bc54:	4413      	add	r3, r2
 800bc56:	3308      	adds	r3, #8
 800bc58:	6a3a      	ldr	r2, [r7, #32]
 800bc5a:	4413      	add	r3, r2
 800bc5c:	3304      	adds	r3, #4
 800bc5e:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800bc60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc62:	69b9      	ldr	r1, [r7, #24]
 800bc64:	68f8      	ldr	r0, [r7, #12]
 800bc66:	f000 f86b 	bl	800bd40 <USBH_ParseEPDesc>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800bc70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bc74:	3301      	adds	r3, #1
 800bc76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bc7a:	69fb      	ldr	r3, [r7, #28]
 800bc7c:	791b      	ldrb	r3, [r3, #4]
 800bc7e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d204      	bcs.n	800bc90 <USBH_ParseCfgDesc+0x198>
 800bc86:	6a3b      	ldr	r3, [r7, #32]
 800bc88:	885a      	ldrh	r2, [r3, #2]
 800bc8a:	8afb      	ldrh	r3, [r7, #22]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d8b0      	bhi.n	800bbf2 <USBH_ParseCfgDesc+0xfa>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	791b      	ldrb	r3, [r3, #4]
 800bc94:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bc98:	429a      	cmp	r2, r3
 800bc9a:	d201      	bcs.n	800bca0 <USBH_ParseCfgDesc+0x1a8>
        {
          return USBH_NOT_SUPPORTED;
 800bc9c:	2303      	movs	r3, #3
 800bc9e:	e01c      	b.n	800bcda <USBH_ParseCfgDesc+0x1e2>
        }

        if_ix++;
 800bca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bca4:	3301      	adds	r3, #1
 800bca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bcaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d805      	bhi.n	800bcbe <USBH_ParseCfgDesc+0x1c6>
 800bcb2:	6a3b      	ldr	r3, [r7, #32]
 800bcb4:	885a      	ldrh	r2, [r3, #2]
 800bcb6:	8afb      	ldrh	r3, [r7, #22]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	f63f af74 	bhi.w	800bba6 <USBH_ParseCfgDesc+0xae>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800bcbe:	6a3b      	ldr	r3, [r7, #32]
 800bcc0:	791b      	ldrb	r3, [r3, #4]
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	bf28      	it	cs
 800bcc6:	2302      	movcs	r3, #2
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d201      	bcs.n	800bcd6 <USBH_ParseCfgDesc+0x1de>
    {
      return USBH_NOT_SUPPORTED;
 800bcd2:	2303      	movs	r3, #3
 800bcd4:	e001      	b.n	800bcda <USBH_ParseCfgDesc+0x1e2>
    }
  }

  return status;
 800bcd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3730      	adds	r7, #48	@ 0x30
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}

0800bce2 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800bce2:	b480      	push	{r7}
 800bce4:	b083      	sub	sp, #12
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
 800bcea:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	781a      	ldrb	r2, [r3, #0]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	785a      	ldrb	r2, [r3, #1]
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	789a      	ldrb	r2, [r3, #2]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	78da      	ldrb	r2, [r3, #3]
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	791a      	ldrb	r2, [r3, #4]
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	795a      	ldrb	r2, [r3, #5]
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	799a      	ldrb	r2, [r3, #6]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	79da      	ldrb	r2, [r3, #7]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	7a1a      	ldrb	r2, [r3, #8]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	721a      	strb	r2, [r3, #8]
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b087      	sub	sp, #28
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	781a      	ldrb	r2, [r3, #0]
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	785a      	ldrb	r2, [r3, #1]
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	789a      	ldrb	r2, [r3, #2]
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	78da      	ldrb	r2, [r3, #3]
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	3304      	adds	r3, #4
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	461a      	mov	r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	3305      	adds	r3, #5
 800bd7c:	781b      	ldrb	r3, [r3, #0]
 800bd7e:	021b      	lsls	r3, r3, #8
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	4313      	orrs	r3, r2
 800bd84:	b29a      	uxth	r2, r3
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	799a      	ldrb	r2, [r3, #6]
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	889b      	ldrh	r3, [r3, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d102      	bne.n	800bda0 <USBH_ParseEPDesc+0x60>
  {
    status = USBH_NOT_SUPPORTED;
 800bd9a:	2303      	movs	r3, #3
 800bd9c:	75fb      	strb	r3, [r7, #23]
 800bd9e:	e031      	b.n	800be04 <USBH_ParseEPDesc+0xc4>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	889b      	ldrh	r3, [r3, #4]
 800bda4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800bda8:	f023 0307 	bic.w	r3, r3, #7
 800bdac:	b29a      	uxth	r2, r3
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	889b      	ldrh	r3, [r3, #4]
 800bdb6:	b21a      	sxth	r2, r3
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3304      	adds	r3, #4
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	4619      	mov	r1, r3
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3305      	adds	r3, #5
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	021b      	lsls	r3, r3, #8
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	430b      	orrs	r3, r1
 800bdcc:	b29b      	uxth	r3, r3
 800bdce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d10f      	bne.n	800bdf6 <USBH_ParseEPDesc+0xb6>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	3304      	adds	r3, #4
 800bdda:	781b      	ldrb	r3, [r3, #0]
 800bddc:	4619      	mov	r1, r3
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	3305      	adds	r3, #5
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	021b      	lsls	r3, r3, #8
 800bde6:	b29b      	uxth	r3, r3
 800bde8:	430b      	orrs	r3, r1
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	b21b      	sxth	r3, r3
 800bdee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bdf2:	b21b      	sxth	r3, r3
 800bdf4:	e001      	b.n	800bdfa <USBH_ParseEPDesc+0xba>
 800bdf6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	b21b      	sxth	r3, r3
 800bdfe:	b29a      	uxth	r2, r3
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d116      	bne.n	800be3c <USBH_ParseEPDesc+0xfc>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	78db      	ldrb	r3, [r3, #3]
 800be12:	f003 0303 	and.w	r3, r3, #3
 800be16:	2b01      	cmp	r3, #1
 800be18:	d005      	beq.n	800be26 <USBH_ParseEPDesc+0xe6>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	78db      	ldrb	r3, [r3, #3]
 800be1e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800be22:	2b03      	cmp	r3, #3
 800be24:	d127      	bne.n	800be76 <USBH_ParseEPDesc+0x136>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	799b      	ldrb	r3, [r3, #6]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d003      	beq.n	800be36 <USBH_ParseEPDesc+0xf6>
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	799b      	ldrb	r3, [r3, #6]
 800be32:	2b10      	cmp	r3, #16
 800be34:	d91f      	bls.n	800be76 <USBH_ParseEPDesc+0x136>
      {
        status = USBH_NOT_SUPPORTED;
 800be36:	2303      	movs	r3, #3
 800be38:	75fb      	strb	r3, [r7, #23]
 800be3a:	e01c      	b.n	800be76 <USBH_ParseEPDesc+0x136>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	78db      	ldrb	r3, [r3, #3]
 800be40:	f003 0303 	and.w	r3, r3, #3
 800be44:	2b01      	cmp	r3, #1
 800be46:	d10a      	bne.n	800be5e <USBH_ParseEPDesc+0x11e>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	799b      	ldrb	r3, [r3, #6]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d003      	beq.n	800be58 <USBH_ParseEPDesc+0x118>
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	799b      	ldrb	r3, [r3, #6]
 800be54:	2b10      	cmp	r3, #16
 800be56:	d90e      	bls.n	800be76 <USBH_ParseEPDesc+0x136>
      {
        status = USBH_NOT_SUPPORTED;
 800be58:	2303      	movs	r3, #3
 800be5a:	75fb      	strb	r3, [r7, #23]
 800be5c:	e00b      	b.n	800be76 <USBH_ParseEPDesc+0x136>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	78db      	ldrb	r3, [r3, #3]
 800be62:	f003 0303 	and.w	r3, r3, #3
 800be66:	2b03      	cmp	r3, #3
 800be68:	d105      	bne.n	800be76 <USBH_ParseEPDesc+0x136>
    {
      if (ep_descriptor->bInterval == 0U)
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	799b      	ldrb	r3, [r3, #6]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d101      	bne.n	800be76 <USBH_ParseEPDesc+0x136>
      {
        status = USBH_NOT_SUPPORTED;
 800be72:	2303      	movs	r3, #3
 800be74:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800be76:	7dfb      	ldrb	r3, [r7, #23]
}
 800be78:	4618      	mov	r0, r3
 800be7a:	371c      	adds	r7, #28
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800be84:	b480      	push	{r7}
 800be86:	b087      	sub	sp, #28
 800be88:	af00      	add	r7, sp, #0
 800be8a:	60f8      	str	r0, [r7, #12]
 800be8c:	60b9      	str	r1, [r7, #8]
 800be8e:	4613      	mov	r3, r2
 800be90:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3301      	adds	r3, #1
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	2b03      	cmp	r3, #3
 800be9a:	d120      	bne.n	800bede <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	1e9a      	subs	r2, r3, #2
 800bea2:	88fb      	ldrh	r3, [r7, #6]
 800bea4:	4293      	cmp	r3, r2
 800bea6:	bf28      	it	cs
 800bea8:	4613      	movcs	r3, r2
 800beaa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	3302      	adds	r3, #2
 800beb0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800beb2:	2300      	movs	r3, #0
 800beb4:	82fb      	strh	r3, [r7, #22]
 800beb6:	e00b      	b.n	800bed0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800beb8:	8afb      	ldrh	r3, [r7, #22]
 800beba:	68fa      	ldr	r2, [r7, #12]
 800bebc:	4413      	add	r3, r2
 800bebe:	781a      	ldrb	r2, [r3, #0]
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	3301      	adds	r3, #1
 800bec8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800beca:	8afb      	ldrh	r3, [r7, #22]
 800becc:	3302      	adds	r3, #2
 800bece:	82fb      	strh	r3, [r7, #22]
 800bed0:	8afa      	ldrh	r2, [r7, #22]
 800bed2:	8abb      	ldrh	r3, [r7, #20]
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d3ef      	bcc.n	800beb8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	2200      	movs	r2, #0
 800bedc:	701a      	strb	r2, [r3, #0]
  }
}
 800bede:	bf00      	nop
 800bee0:	371c      	adds	r7, #28
 800bee2:	46bd      	mov	sp, r7
 800bee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee8:	4770      	bx	lr

0800beea <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800beea:	b480      	push	{r7}
 800beec:	b085      	sub	sp, #20
 800beee:	af00      	add	r7, sp, #0
 800bef0:	6078      	str	r0, [r7, #4]
 800bef2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	881b      	ldrh	r3, [r3, #0]
 800bef8:	687a      	ldr	r2, [r7, #4]
 800befa:	7812      	ldrb	r2, [r2, #0]
 800befc:	4413      	add	r3, r2
 800befe:	b29a      	uxth	r2, r3
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bf10:	68fb      	ldr	r3, [r7, #12]
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3714      	adds	r7, #20
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr

0800bf1e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800bf1e:	b580      	push	{r7, lr}
 800bf20:	b086      	sub	sp, #24
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	60f8      	str	r0, [r7, #12]
 800bf26:	60b9      	str	r1, [r7, #8]
 800bf28:	4613      	mov	r3, r2
 800bf2a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	789b      	ldrb	r3, [r3, #2]
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d002      	beq.n	800bf3e <USBH_CtlReq+0x20>
 800bf38:	2b02      	cmp	r3, #2
 800bf3a:	d00f      	beq.n	800bf5c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800bf3c:	e027      	b.n	800bf8e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	68ba      	ldr	r2, [r7, #8]
 800bf42:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	88fa      	ldrh	r2, [r7, #6]
 800bf48:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	2202      	movs	r2, #2
 800bf54:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800bf56:	2301      	movs	r3, #1
 800bf58:	75fb      	strb	r3, [r7, #23]
      break;
 800bf5a:	e018      	b.n	800bf8e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f000 f81b 	bl	800bf98 <USBH_HandleControl>
 800bf62:	4603      	mov	r3, r0
 800bf64:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800bf66:	7dfb      	ldrb	r3, [r7, #23]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d002      	beq.n	800bf72 <USBH_CtlReq+0x54>
 800bf6c:	7dfb      	ldrb	r3, [r7, #23]
 800bf6e:	2b03      	cmp	r3, #3
 800bf70:	d106      	bne.n	800bf80 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2201      	movs	r2, #1
 800bf76:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	761a      	strb	r2, [r3, #24]
      break;
 800bf7e:	e005      	b.n	800bf8c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800bf80:	7dfb      	ldrb	r3, [r7, #23]
 800bf82:	2b02      	cmp	r3, #2
 800bf84:	d102      	bne.n	800bf8c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	709a      	strb	r2, [r3, #2]
      break;
 800bf8c:	bf00      	nop
  }
  return status;
 800bf8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3718      	adds	r7, #24
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}

0800bf98 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af02      	add	r7, sp, #8
 800bf9e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	7e1b      	ldrb	r3, [r3, #24]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	2b0a      	cmp	r3, #10
 800bfb0:	f200 8156 	bhi.w	800c260 <USBH_HandleControl+0x2c8>
 800bfb4:	a201      	add	r2, pc, #4	@ (adr r2, 800bfbc <USBH_HandleControl+0x24>)
 800bfb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfba:	bf00      	nop
 800bfbc:	0800bfe9 	.word	0x0800bfe9
 800bfc0:	0800c003 	.word	0x0800c003
 800bfc4:	0800c06d 	.word	0x0800c06d
 800bfc8:	0800c093 	.word	0x0800c093
 800bfcc:	0800c0cb 	.word	0x0800c0cb
 800bfd0:	0800c0f5 	.word	0x0800c0f5
 800bfd4:	0800c147 	.word	0x0800c147
 800bfd8:	0800c169 	.word	0x0800c169
 800bfdc:	0800c1a5 	.word	0x0800c1a5
 800bfe0:	0800c1cb 	.word	0x0800c1cb
 800bfe4:	0800c209 	.word	0x0800c209
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f103 0110 	add.w	r1, r3, #16
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	795b      	ldrb	r3, [r3, #5]
 800bff2:	461a      	mov	r2, r3
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f943 	bl	800c280 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2202      	movs	r2, #2
 800bffe:	761a      	strb	r2, [r3, #24]
      break;
 800c000:	e139      	b.n	800c276 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	795b      	ldrb	r3, [r3, #5]
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f003 ffb3 	bl	800ff74 <USBH_LL_GetURBState>
 800c00e:	4603      	mov	r3, r0
 800c010:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c012:	7bbb      	ldrb	r3, [r7, #14]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d11e      	bne.n	800c056 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	7c1b      	ldrb	r3, [r3, #16]
 800c01c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c020:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	8adb      	ldrh	r3, [r3, #22]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d00a      	beq.n	800c040 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c02a:	7b7b      	ldrb	r3, [r7, #13]
 800c02c:	2b80      	cmp	r3, #128	@ 0x80
 800c02e:	d103      	bne.n	800c038 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2203      	movs	r2, #3
 800c034:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c036:	e115      	b.n	800c264 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2205      	movs	r2, #5
 800c03c:	761a      	strb	r2, [r3, #24]
      break;
 800c03e:	e111      	b.n	800c264 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800c040:	7b7b      	ldrb	r3, [r7, #13]
 800c042:	2b80      	cmp	r3, #128	@ 0x80
 800c044:	d103      	bne.n	800c04e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2209      	movs	r2, #9
 800c04a:	761a      	strb	r2, [r3, #24]
      break;
 800c04c:	e10a      	b.n	800c264 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2207      	movs	r2, #7
 800c052:	761a      	strb	r2, [r3, #24]
      break;
 800c054:	e106      	b.n	800c264 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c056:	7bbb      	ldrb	r3, [r7, #14]
 800c058:	2b04      	cmp	r3, #4
 800c05a:	d003      	beq.n	800c064 <USBH_HandleControl+0xcc>
 800c05c:	7bbb      	ldrb	r3, [r7, #14]
 800c05e:	2b02      	cmp	r3, #2
 800c060:	f040 8100 	bne.w	800c264 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	220b      	movs	r2, #11
 800c068:	761a      	strb	r2, [r3, #24]
      break;
 800c06a:	e0fb      	b.n	800c264 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c072:	b29a      	uxth	r2, r3
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6899      	ldr	r1, [r3, #8]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	899a      	ldrh	r2, [r3, #12]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	791b      	ldrb	r3, [r3, #4]
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 f93a 	bl	800c2fe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2204      	movs	r2, #4
 800c08e:	761a      	strb	r2, [r3, #24]
      break;
 800c090:	e0f1      	b.n	800c276 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	791b      	ldrb	r3, [r3, #4]
 800c096:	4619      	mov	r1, r3
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f003 ff6b 	bl	800ff74 <USBH_LL_GetURBState>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c0a2:	7bbb      	ldrb	r3, [r7, #14]
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d102      	bne.n	800c0ae <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2209      	movs	r2, #9
 800c0ac:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c0ae:	7bbb      	ldrb	r3, [r7, #14]
 800c0b0:	2b05      	cmp	r3, #5
 800c0b2:	d102      	bne.n	800c0ba <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c0b4:	2303      	movs	r3, #3
 800c0b6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c0b8:	e0d6      	b.n	800c268 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800c0ba:	7bbb      	ldrb	r3, [r7, #14]
 800c0bc:	2b04      	cmp	r3, #4
 800c0be:	f040 80d3 	bne.w	800c268 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	220b      	movs	r2, #11
 800c0c6:	761a      	strb	r2, [r3, #24]
      break;
 800c0c8:	e0ce      	b.n	800c268 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6899      	ldr	r1, [r3, #8]
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	899a      	ldrh	r2, [r3, #12]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	795b      	ldrb	r3, [r3, #5]
 800c0d6:	2001      	movs	r0, #1
 800c0d8:	9000      	str	r0, [sp, #0]
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f000 f8ea 	bl	800c2b4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c0e6:	b29a      	uxth	r2, r3
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	2206      	movs	r2, #6
 800c0f0:	761a      	strb	r2, [r3, #24]
      break;
 800c0f2:	e0c0      	b.n	800c276 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	795b      	ldrb	r3, [r3, #5]
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f003 ff3a 	bl	800ff74 <USBH_LL_GetURBState>
 800c100:	4603      	mov	r3, r0
 800c102:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c104:	7bbb      	ldrb	r3, [r7, #14]
 800c106:	2b01      	cmp	r3, #1
 800c108:	d103      	bne.n	800c112 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2207      	movs	r2, #7
 800c10e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c110:	e0ac      	b.n	800c26c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800c112:	7bbb      	ldrb	r3, [r7, #14]
 800c114:	2b05      	cmp	r3, #5
 800c116:	d105      	bne.n	800c124 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	220c      	movs	r2, #12
 800c11c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c11e:	2303      	movs	r3, #3
 800c120:	73fb      	strb	r3, [r7, #15]
      break;
 800c122:	e0a3      	b.n	800c26c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c124:	7bbb      	ldrb	r3, [r7, #14]
 800c126:	2b02      	cmp	r3, #2
 800c128:	d103      	bne.n	800c132 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2205      	movs	r2, #5
 800c12e:	761a      	strb	r2, [r3, #24]
      break;
 800c130:	e09c      	b.n	800c26c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800c132:	7bbb      	ldrb	r3, [r7, #14]
 800c134:	2b04      	cmp	r3, #4
 800c136:	f040 8099 	bne.w	800c26c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	220b      	movs	r2, #11
 800c13e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c140:	2302      	movs	r3, #2
 800c142:	73fb      	strb	r3, [r7, #15]
      break;
 800c144:	e092      	b.n	800c26c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	791b      	ldrb	r3, [r3, #4]
 800c14a:	2200      	movs	r2, #0
 800c14c:	2100      	movs	r1, #0
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 f8d5 	bl	800c2fe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c15a:	b29a      	uxth	r2, r3
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2208      	movs	r2, #8
 800c164:	761a      	strb	r2, [r3, #24]

      break;
 800c166:	e086      	b.n	800c276 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	791b      	ldrb	r3, [r3, #4]
 800c16c:	4619      	mov	r1, r3
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	f003 ff00 	bl	800ff74 <USBH_LL_GetURBState>
 800c174:	4603      	mov	r3, r0
 800c176:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c178:	7bbb      	ldrb	r3, [r7, #14]
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d105      	bne.n	800c18a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	220d      	movs	r2, #13
 800c182:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c184:	2300      	movs	r3, #0
 800c186:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c188:	e072      	b.n	800c270 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800c18a:	7bbb      	ldrb	r3, [r7, #14]
 800c18c:	2b04      	cmp	r3, #4
 800c18e:	d103      	bne.n	800c198 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	220b      	movs	r2, #11
 800c194:	761a      	strb	r2, [r3, #24]
      break;
 800c196:	e06b      	b.n	800c270 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800c198:	7bbb      	ldrb	r3, [r7, #14]
 800c19a:	2b05      	cmp	r3, #5
 800c19c:	d168      	bne.n	800c270 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800c19e:	2303      	movs	r3, #3
 800c1a0:	73fb      	strb	r3, [r7, #15]
      break;
 800c1a2:	e065      	b.n	800c270 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	795b      	ldrb	r3, [r3, #5]
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	9200      	str	r2, [sp, #0]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	2100      	movs	r1, #0
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 f87f 	bl	800c2b4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	220a      	movs	r2, #10
 800c1c6:	761a      	strb	r2, [r3, #24]
      break;
 800c1c8:	e055      	b.n	800c276 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	795b      	ldrb	r3, [r3, #5]
 800c1ce:	4619      	mov	r1, r3
 800c1d0:	6878      	ldr	r0, [r7, #4]
 800c1d2:	f003 fecf 	bl	800ff74 <USBH_LL_GetURBState>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c1da:	7bbb      	ldrb	r3, [r7, #14]
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d105      	bne.n	800c1ec <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	220d      	movs	r2, #13
 800c1e8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c1ea:	e043      	b.n	800c274 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c1ec:	7bbb      	ldrb	r3, [r7, #14]
 800c1ee:	2b02      	cmp	r3, #2
 800c1f0:	d103      	bne.n	800c1fa <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2209      	movs	r2, #9
 800c1f6:	761a      	strb	r2, [r3, #24]
      break;
 800c1f8:	e03c      	b.n	800c274 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800c1fa:	7bbb      	ldrb	r3, [r7, #14]
 800c1fc:	2b04      	cmp	r3, #4
 800c1fe:	d139      	bne.n	800c274 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	220b      	movs	r2, #11
 800c204:	761a      	strb	r2, [r3, #24]
      break;
 800c206:	e035      	b.n	800c274 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	7e5b      	ldrb	r3, [r3, #25]
 800c20c:	3301      	adds	r3, #1
 800c20e:	b2da      	uxtb	r2, r3
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	765a      	strb	r2, [r3, #25]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	7e5b      	ldrb	r3, [r3, #25]
 800c218:	2b02      	cmp	r3, #2
 800c21a:	d806      	bhi.n	800c22a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2201      	movs	r2, #1
 800c220:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2201      	movs	r2, #1
 800c226:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c228:	e025      	b.n	800c276 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c230:	2106      	movs	r1, #6
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	795b      	ldrb	r3, [r3, #5]
 800c240:	4619      	mov	r1, r3
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f000 f90c 	bl	800c460 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	791b      	ldrb	r3, [r3, #4]
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 f906 	bl	800c460 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c25a:	2302      	movs	r3, #2
 800c25c:	73fb      	strb	r3, [r7, #15]
      break;
 800c25e:	e00a      	b.n	800c276 <USBH_HandleControl+0x2de>

    default:
      break;
 800c260:	bf00      	nop
 800c262:	e008      	b.n	800c276 <USBH_HandleControl+0x2de>
      break;
 800c264:	bf00      	nop
 800c266:	e006      	b.n	800c276 <USBH_HandleControl+0x2de>
      break;
 800c268:	bf00      	nop
 800c26a:	e004      	b.n	800c276 <USBH_HandleControl+0x2de>
      break;
 800c26c:	bf00      	nop
 800c26e:	e002      	b.n	800c276 <USBH_HandleControl+0x2de>
      break;
 800c270:	bf00      	nop
 800c272:	e000      	b.n	800c276 <USBH_HandleControl+0x2de>
      break;
 800c274:	bf00      	nop
  }

  return status;
 800c276:	7bfb      	ldrb	r3, [r7, #15]
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3710      	adds	r7, #16
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b088      	sub	sp, #32
 800c284:	af04      	add	r7, sp, #16
 800c286:	60f8      	str	r0, [r7, #12]
 800c288:	60b9      	str	r1, [r7, #8]
 800c28a:	4613      	mov	r3, r2
 800c28c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c28e:	79f9      	ldrb	r1, [r7, #7]
 800c290:	2300      	movs	r3, #0
 800c292:	9303      	str	r3, [sp, #12]
 800c294:	2308      	movs	r3, #8
 800c296:	9302      	str	r3, [sp, #8]
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	9301      	str	r3, [sp, #4]
 800c29c:	2300      	movs	r3, #0
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	68f8      	ldr	r0, [r7, #12]
 800c2a6:	f003 fe34 	bl	800ff12 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c2aa:	2300      	movs	r3, #0
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3710      	adds	r7, #16
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b088      	sub	sp, #32
 800c2b8:	af04      	add	r7, sp, #16
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	4611      	mov	r1, r2
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	80fb      	strh	r3, [r7, #6]
 800c2c6:	4613      	mov	r3, r2
 800c2c8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d001      	beq.n	800c2d8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c2d8:	7979      	ldrb	r1, [r7, #5]
 800c2da:	7e3b      	ldrb	r3, [r7, #24]
 800c2dc:	9303      	str	r3, [sp, #12]
 800c2de:	88fb      	ldrh	r3, [r7, #6]
 800c2e0:	9302      	str	r3, [sp, #8]
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	9301      	str	r3, [sp, #4]
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	68f8      	ldr	r0, [r7, #12]
 800c2f0:	f003 fe0f 	bl	800ff12 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3710      	adds	r7, #16
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b088      	sub	sp, #32
 800c302:	af04      	add	r7, sp, #16
 800c304:	60f8      	str	r0, [r7, #12]
 800c306:	60b9      	str	r1, [r7, #8]
 800c308:	4611      	mov	r1, r2
 800c30a:	461a      	mov	r2, r3
 800c30c:	460b      	mov	r3, r1
 800c30e:	80fb      	strh	r3, [r7, #6]
 800c310:	4613      	mov	r3, r2
 800c312:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c314:	7979      	ldrb	r1, [r7, #5]
 800c316:	2300      	movs	r3, #0
 800c318:	9303      	str	r3, [sp, #12]
 800c31a:	88fb      	ldrh	r3, [r7, #6]
 800c31c:	9302      	str	r3, [sp, #8]
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	9301      	str	r3, [sp, #4]
 800c322:	2301      	movs	r3, #1
 800c324:	9300      	str	r3, [sp, #0]
 800c326:	2300      	movs	r3, #0
 800c328:	2201      	movs	r2, #1
 800c32a:	68f8      	ldr	r0, [r7, #12]
 800c32c:	f003 fdf1 	bl	800ff12 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c330:	2300      	movs	r3, #0

}
 800c332:	4618      	mov	r0, r3
 800c334:	3710      	adds	r7, #16
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}

0800c33a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b088      	sub	sp, #32
 800c33e:	af04      	add	r7, sp, #16
 800c340:	60f8      	str	r0, [r7, #12]
 800c342:	60b9      	str	r1, [r7, #8]
 800c344:	4611      	mov	r1, r2
 800c346:	461a      	mov	r2, r3
 800c348:	460b      	mov	r3, r1
 800c34a:	80fb      	strh	r3, [r7, #6]
 800c34c:	4613      	mov	r3, r2
 800c34e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c356:	2b00      	cmp	r3, #0
 800c358:	d001      	beq.n	800c35e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c35a:	2300      	movs	r3, #0
 800c35c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c35e:	7979      	ldrb	r1, [r7, #5]
 800c360:	7e3b      	ldrb	r3, [r7, #24]
 800c362:	9303      	str	r3, [sp, #12]
 800c364:	88fb      	ldrh	r3, [r7, #6]
 800c366:	9302      	str	r3, [sp, #8]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	9301      	str	r3, [sp, #4]
 800c36c:	2301      	movs	r3, #1
 800c36e:	9300      	str	r3, [sp, #0]
 800c370:	2302      	movs	r3, #2
 800c372:	2200      	movs	r2, #0
 800c374:	68f8      	ldr	r0, [r7, #12]
 800c376:	f003 fdcc 	bl	800ff12 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3710      	adds	r7, #16
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b088      	sub	sp, #32
 800c388:	af04      	add	r7, sp, #16
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	4611      	mov	r1, r2
 800c390:	461a      	mov	r2, r3
 800c392:	460b      	mov	r3, r1
 800c394:	80fb      	strh	r3, [r7, #6]
 800c396:	4613      	mov	r3, r2
 800c398:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c39a:	7979      	ldrb	r1, [r7, #5]
 800c39c:	2300      	movs	r3, #0
 800c39e:	9303      	str	r3, [sp, #12]
 800c3a0:	88fb      	ldrh	r3, [r7, #6]
 800c3a2:	9302      	str	r3, [sp, #8]
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	9301      	str	r3, [sp, #4]
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	9300      	str	r3, [sp, #0]
 800c3ac:	2302      	movs	r3, #2
 800c3ae:	2201      	movs	r2, #1
 800c3b0:	68f8      	ldr	r0, [r7, #12]
 800c3b2:	f003 fdae 	bl	800ff12 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c3b6:	2300      	movs	r3, #0
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3710      	adds	r7, #16
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}

0800c3c0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b086      	sub	sp, #24
 800c3c4:	af04      	add	r7, sp, #16
 800c3c6:	6078      	str	r0, [r7, #4]
 800c3c8:	4608      	mov	r0, r1
 800c3ca:	4611      	mov	r1, r2
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	70fb      	strb	r3, [r7, #3]
 800c3d2:	460b      	mov	r3, r1
 800c3d4:	70bb      	strb	r3, [r7, #2]
 800c3d6:	4613      	mov	r3, r2
 800c3d8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c3da:	7878      	ldrb	r0, [r7, #1]
 800c3dc:	78ba      	ldrb	r2, [r7, #2]
 800c3de:	78f9      	ldrb	r1, [r7, #3]
 800c3e0:	8b3b      	ldrh	r3, [r7, #24]
 800c3e2:	9302      	str	r3, [sp, #8]
 800c3e4:	7d3b      	ldrb	r3, [r7, #20]
 800c3e6:	9301      	str	r3, [sp, #4]
 800c3e8:	7c3b      	ldrb	r3, [r7, #16]
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f003 fd41 	bl	800fe76 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3708      	adds	r7, #8
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}

0800c3fe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c3fe:	b580      	push	{r7, lr}
 800c400:	b082      	sub	sp, #8
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
 800c406:	460b      	mov	r3, r1
 800c408:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c40a:	78fb      	ldrb	r3, [r7, #3]
 800c40c:	4619      	mov	r1, r3
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f003 fd60 	bl	800fed4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c414:	2300      	movs	r3, #0
}
 800c416:	4618      	mov	r0, r3
 800c418:	3708      	adds	r7, #8
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b084      	sub	sp, #16
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
 800c426:	460b      	mov	r3, r1
 800c428:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 f836 	bl	800c49c <USBH_GetFreePipe>
 800c430:	4603      	mov	r3, r0
 800c432:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c434:	89fb      	ldrh	r3, [r7, #14]
 800c436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c43a:	4293      	cmp	r3, r2
 800c43c:	d00a      	beq.n	800c454 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c43e:	78fa      	ldrb	r2, [r7, #3]
 800c440:	89fb      	ldrh	r3, [r7, #14]
 800c442:	f003 030f 	and.w	r3, r3, #15
 800c446:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c44a:	6879      	ldr	r1, [r7, #4]
 800c44c:	33e0      	adds	r3, #224	@ 0xe0
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	440b      	add	r3, r1
 800c452:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c454:	89fb      	ldrh	r3, [r7, #14]
 800c456:	b2db      	uxtb	r3, r3
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3710      	adds	r7, #16
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c460:	b480      	push	{r7}
 800c462:	b083      	sub	sp, #12
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	460b      	mov	r3, r1
 800c46a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c46c:	78fb      	ldrb	r3, [r7, #3]
 800c46e:	2b0f      	cmp	r3, #15
 800c470:	d80d      	bhi.n	800c48e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c472:	78fb      	ldrb	r3, [r7, #3]
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	33e0      	adds	r3, #224	@ 0xe0
 800c478:	009b      	lsls	r3, r3, #2
 800c47a:	4413      	add	r3, r2
 800c47c:	685a      	ldr	r2, [r3, #4]
 800c47e:	78fb      	ldrb	r3, [r7, #3]
 800c480:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c484:	6879      	ldr	r1, [r7, #4]
 800c486:	33e0      	adds	r3, #224	@ 0xe0
 800c488:	009b      	lsls	r3, r3, #2
 800c48a:	440b      	add	r3, r1
 800c48c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c48e:	2300      	movs	r3, #0
}
 800c490:	4618      	mov	r0, r3
 800c492:	370c      	adds	r7, #12
 800c494:	46bd      	mov	sp, r7
 800c496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49a:	4770      	bx	lr

0800c49c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b085      	sub	sp, #20
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	73fb      	strb	r3, [r7, #15]
 800c4ac:	e00f      	b.n	800c4ce <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c4ae:	7bfb      	ldrb	r3, [r7, #15]
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	33e0      	adds	r3, #224	@ 0xe0
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d102      	bne.n	800c4c8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c4c2:	7bfb      	ldrb	r3, [r7, #15]
 800c4c4:	b29b      	uxth	r3, r3
 800c4c6:	e007      	b.n	800c4d8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800c4c8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	73fb      	strb	r3, [r7, #15]
 800c4ce:	7bfb      	ldrb	r3, [r7, #15]
 800c4d0:	2b0f      	cmp	r3, #15
 800c4d2:	d9ec      	bls.n	800c4ae <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c4d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3714      	adds	r7, #20
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr

0800c4e4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c4ee:	79fb      	ldrb	r3, [r7, #7]
 800c4f0:	4a08      	ldr	r2, [pc, #32]	@ (800c514 <disk_status+0x30>)
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	4413      	add	r3, r2
 800c4f6:	685b      	ldr	r3, [r3, #4]
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	79fa      	ldrb	r2, [r7, #7]
 800c4fc:	4905      	ldr	r1, [pc, #20]	@ (800c514 <disk_status+0x30>)
 800c4fe:	440a      	add	r2, r1
 800c500:	7a12      	ldrb	r2, [r2, #8]
 800c502:	4610      	mov	r0, r2
 800c504:	4798      	blx	r3
 800c506:	4603      	mov	r3, r0
 800c508:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3710      	adds	r7, #16
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	20001e70 	.word	0x20001e70

0800c518 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	4603      	mov	r3, r0
 800c520:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c522:	2300      	movs	r3, #0
 800c524:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c526:	79fb      	ldrb	r3, [r7, #7]
 800c528:	4a0d      	ldr	r2, [pc, #52]	@ (800c560 <disk_initialize+0x48>)
 800c52a:	5cd3      	ldrb	r3, [r2, r3]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d111      	bne.n	800c554 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c530:	79fb      	ldrb	r3, [r7, #7]
 800c532:	4a0b      	ldr	r2, [pc, #44]	@ (800c560 <disk_initialize+0x48>)
 800c534:	2101      	movs	r1, #1
 800c536:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c538:	79fb      	ldrb	r3, [r7, #7]
 800c53a:	4a09      	ldr	r2, [pc, #36]	@ (800c560 <disk_initialize+0x48>)
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	4413      	add	r3, r2
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	79fa      	ldrb	r2, [r7, #7]
 800c546:	4906      	ldr	r1, [pc, #24]	@ (800c560 <disk_initialize+0x48>)
 800c548:	440a      	add	r2, r1
 800c54a:	7a12      	ldrb	r2, [r2, #8]
 800c54c:	4610      	mov	r0, r2
 800c54e:	4798      	blx	r3
 800c550:	4603      	mov	r3, r0
 800c552:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c554:	7bfb      	ldrb	r3, [r7, #15]
}
 800c556:	4618      	mov	r0, r3
 800c558:	3710      	adds	r7, #16
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	20001e70 	.word	0x20001e70

0800c564 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c564:	b590      	push	{r4, r7, lr}
 800c566:	b087      	sub	sp, #28
 800c568:	af00      	add	r7, sp, #0
 800c56a:	60b9      	str	r1, [r7, #8]
 800c56c:	607a      	str	r2, [r7, #4]
 800c56e:	603b      	str	r3, [r7, #0]
 800c570:	4603      	mov	r3, r0
 800c572:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c574:	7bfb      	ldrb	r3, [r7, #15]
 800c576:	4a0a      	ldr	r2, [pc, #40]	@ (800c5a0 <disk_read+0x3c>)
 800c578:	009b      	lsls	r3, r3, #2
 800c57a:	4413      	add	r3, r2
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	689c      	ldr	r4, [r3, #8]
 800c580:	7bfb      	ldrb	r3, [r7, #15]
 800c582:	4a07      	ldr	r2, [pc, #28]	@ (800c5a0 <disk_read+0x3c>)
 800c584:	4413      	add	r3, r2
 800c586:	7a18      	ldrb	r0, [r3, #8]
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	687a      	ldr	r2, [r7, #4]
 800c58c:	68b9      	ldr	r1, [r7, #8]
 800c58e:	47a0      	blx	r4
 800c590:	4603      	mov	r3, r0
 800c592:	75fb      	strb	r3, [r7, #23]
  return res;
 800c594:	7dfb      	ldrb	r3, [r7, #23]
}
 800c596:	4618      	mov	r0, r3
 800c598:	371c      	adds	r7, #28
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd90      	pop	{r4, r7, pc}
 800c59e:	bf00      	nop
 800c5a0:	20001e70 	.word	0x20001e70

0800c5a4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c5a4:	b590      	push	{r4, r7, lr}
 800c5a6:	b087      	sub	sp, #28
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	60b9      	str	r1, [r7, #8]
 800c5ac:	607a      	str	r2, [r7, #4]
 800c5ae:	603b      	str	r3, [r7, #0]
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c5b4:	7bfb      	ldrb	r3, [r7, #15]
 800c5b6:	4a0a      	ldr	r2, [pc, #40]	@ (800c5e0 <disk_write+0x3c>)
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	4413      	add	r3, r2
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	68dc      	ldr	r4, [r3, #12]
 800c5c0:	7bfb      	ldrb	r3, [r7, #15]
 800c5c2:	4a07      	ldr	r2, [pc, #28]	@ (800c5e0 <disk_write+0x3c>)
 800c5c4:	4413      	add	r3, r2
 800c5c6:	7a18      	ldrb	r0, [r3, #8]
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	687a      	ldr	r2, [r7, #4]
 800c5cc:	68b9      	ldr	r1, [r7, #8]
 800c5ce:	47a0      	blx	r4
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	75fb      	strb	r3, [r7, #23]
  return res;
 800c5d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	371c      	adds	r7, #28
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd90      	pop	{r4, r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	20001e70 	.word	0x20001e70

0800c5e4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	603a      	str	r2, [r7, #0]
 800c5ee:	71fb      	strb	r3, [r7, #7]
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c5f4:	79fb      	ldrb	r3, [r7, #7]
 800c5f6:	4a09      	ldr	r2, [pc, #36]	@ (800c61c <disk_ioctl+0x38>)
 800c5f8:	009b      	lsls	r3, r3, #2
 800c5fa:	4413      	add	r3, r2
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	691b      	ldr	r3, [r3, #16]
 800c600:	79fa      	ldrb	r2, [r7, #7]
 800c602:	4906      	ldr	r1, [pc, #24]	@ (800c61c <disk_ioctl+0x38>)
 800c604:	440a      	add	r2, r1
 800c606:	7a10      	ldrb	r0, [r2, #8]
 800c608:	79b9      	ldrb	r1, [r7, #6]
 800c60a:	683a      	ldr	r2, [r7, #0]
 800c60c:	4798      	blx	r3
 800c60e:	4603      	mov	r3, r0
 800c610:	73fb      	strb	r3, [r7, #15]
  return res;
 800c612:	7bfb      	ldrb	r3, [r7, #15]
}
 800c614:	4618      	mov	r0, r3
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	20001e70 	.word	0x20001e70

0800c620 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c620:	b480      	push	{r7}
 800c622:	b085      	sub	sp, #20
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	3301      	adds	r3, #1
 800c62c:	781b      	ldrb	r3, [r3, #0]
 800c62e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c630:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c634:	021b      	lsls	r3, r3, #8
 800c636:	b21a      	sxth	r2, r3
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	b21b      	sxth	r3, r3
 800c63e:	4313      	orrs	r3, r2
 800c640:	b21b      	sxth	r3, r3
 800c642:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c644:	89fb      	ldrh	r3, [r7, #14]
}
 800c646:	4618      	mov	r0, r3
 800c648:	3714      	adds	r7, #20
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr

0800c652 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c652:	b480      	push	{r7}
 800c654:	b085      	sub	sp, #20
 800c656:	af00      	add	r7, sp, #0
 800c658:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	3303      	adds	r3, #3
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	021b      	lsls	r3, r3, #8
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	3202      	adds	r2, #2
 800c66a:	7812      	ldrb	r2, [r2, #0]
 800c66c:	4313      	orrs	r3, r2
 800c66e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	021b      	lsls	r3, r3, #8
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	3201      	adds	r2, #1
 800c678:	7812      	ldrb	r2, [r2, #0]
 800c67a:	4313      	orrs	r3, r2
 800c67c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	021b      	lsls	r3, r3, #8
 800c682:	687a      	ldr	r2, [r7, #4]
 800c684:	7812      	ldrb	r2, [r2, #0]
 800c686:	4313      	orrs	r3, r2
 800c688:	60fb      	str	r3, [r7, #12]
	return rv;
 800c68a:	68fb      	ldr	r3, [r7, #12]
}
 800c68c:	4618      	mov	r0, r3
 800c68e:	3714      	adds	r7, #20
 800c690:	46bd      	mov	sp, r7
 800c692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c696:	4770      	bx	lr

0800c698 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c698:	b480      	push	{r7}
 800c69a:	b083      	sub	sp, #12
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	1c5a      	adds	r2, r3, #1
 800c6a8:	607a      	str	r2, [r7, #4]
 800c6aa:	887a      	ldrh	r2, [r7, #2]
 800c6ac:	b2d2      	uxtb	r2, r2
 800c6ae:	701a      	strb	r2, [r3, #0]
 800c6b0:	887b      	ldrh	r3, [r7, #2]
 800c6b2:	0a1b      	lsrs	r3, r3, #8
 800c6b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	1c5a      	adds	r2, r3, #1
 800c6ba:	607a      	str	r2, [r7, #4]
 800c6bc:	887a      	ldrh	r2, [r7, #2]
 800c6be:	b2d2      	uxtb	r2, r2
 800c6c0:	701a      	strb	r2, [r3, #0]
}
 800c6c2:	bf00      	nop
 800c6c4:	370c      	adds	r7, #12
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr

0800c6ce <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c6ce:	b480      	push	{r7}
 800c6d0:	b083      	sub	sp, #12
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	1c5a      	adds	r2, r3, #1
 800c6dc:	607a      	str	r2, [r7, #4]
 800c6de:	683a      	ldr	r2, [r7, #0]
 800c6e0:	b2d2      	uxtb	r2, r2
 800c6e2:	701a      	strb	r2, [r3, #0]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	0a1b      	lsrs	r3, r3, #8
 800c6e8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	1c5a      	adds	r2, r3, #1
 800c6ee:	607a      	str	r2, [r7, #4]
 800c6f0:	683a      	ldr	r2, [r7, #0]
 800c6f2:	b2d2      	uxtb	r2, r2
 800c6f4:	701a      	strb	r2, [r3, #0]
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	0a1b      	lsrs	r3, r3, #8
 800c6fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	1c5a      	adds	r2, r3, #1
 800c700:	607a      	str	r2, [r7, #4]
 800c702:	683a      	ldr	r2, [r7, #0]
 800c704:	b2d2      	uxtb	r2, r2
 800c706:	701a      	strb	r2, [r3, #0]
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	0a1b      	lsrs	r3, r3, #8
 800c70c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	1c5a      	adds	r2, r3, #1
 800c712:	607a      	str	r2, [r7, #4]
 800c714:	683a      	ldr	r2, [r7, #0]
 800c716:	b2d2      	uxtb	r2, r2
 800c718:	701a      	strb	r2, [r3, #0]
}
 800c71a:	bf00      	nop
 800c71c:	370c      	adds	r7, #12
 800c71e:	46bd      	mov	sp, r7
 800c720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c724:	4770      	bx	lr

0800c726 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c726:	b480      	push	{r7}
 800c728:	b087      	sub	sp, #28
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	60f8      	str	r0, [r7, #12]
 800c72e:	60b9      	str	r1, [r7, #8]
 800c730:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00d      	beq.n	800c75c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c740:	693a      	ldr	r2, [r7, #16]
 800c742:	1c53      	adds	r3, r2, #1
 800c744:	613b      	str	r3, [r7, #16]
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	1c59      	adds	r1, r3, #1
 800c74a:	6179      	str	r1, [r7, #20]
 800c74c:	7812      	ldrb	r2, [r2, #0]
 800c74e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	3b01      	subs	r3, #1
 800c754:	607b      	str	r3, [r7, #4]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d1f1      	bne.n	800c740 <mem_cpy+0x1a>
	}
}
 800c75c:	bf00      	nop
 800c75e:	371c      	adds	r7, #28
 800c760:	46bd      	mov	sp, r7
 800c762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c766:	4770      	bx	lr

0800c768 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c768:	b480      	push	{r7}
 800c76a:	b087      	sub	sp, #28
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	60f8      	str	r0, [r7, #12]
 800c770:	60b9      	str	r1, [r7, #8]
 800c772:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	1c5a      	adds	r2, r3, #1
 800c77c:	617a      	str	r2, [r7, #20]
 800c77e:	68ba      	ldr	r2, [r7, #8]
 800c780:	b2d2      	uxtb	r2, r2
 800c782:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	3b01      	subs	r3, #1
 800c788:	607b      	str	r3, [r7, #4]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d1f3      	bne.n	800c778 <mem_set+0x10>
}
 800c790:	bf00      	nop
 800c792:	bf00      	nop
 800c794:	371c      	adds	r7, #28
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr

0800c79e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c79e:	b480      	push	{r7}
 800c7a0:	b089      	sub	sp, #36	@ 0x24
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	60f8      	str	r0, [r7, #12]
 800c7a6:	60b9      	str	r1, [r7, #8]
 800c7a8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	61fb      	str	r3, [r7, #28]
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c7b6:	69fb      	ldr	r3, [r7, #28]
 800c7b8:	1c5a      	adds	r2, r3, #1
 800c7ba:	61fa      	str	r2, [r7, #28]
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	69bb      	ldr	r3, [r7, #24]
 800c7c2:	1c5a      	adds	r2, r3, #1
 800c7c4:	61ba      	str	r2, [r7, #24]
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	1acb      	subs	r3, r1, r3
 800c7ca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	3b01      	subs	r3, #1
 800c7d0:	607b      	str	r3, [r7, #4]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d002      	beq.n	800c7de <mem_cmp+0x40>
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d0eb      	beq.n	800c7b6 <mem_cmp+0x18>

	return r;
 800c7de:	697b      	ldr	r3, [r7, #20]
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3724      	adds	r7, #36	@ 0x24
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c7f6:	e002      	b.n	800c7fe <chk_chr+0x12>
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	607b      	str	r3, [r7, #4]
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d005      	beq.n	800c812 <chk_chr+0x26>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	461a      	mov	r2, r3
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	4293      	cmp	r3, r2
 800c810:	d1f2      	bne.n	800c7f8 <chk_chr+0xc>
	return *str;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	781b      	ldrb	r3, [r3, #0]
}
 800c816:	4618      	mov	r0, r3
 800c818:	370c      	adds	r7, #12
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr
	...

0800c824 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c824:	b480      	push	{r7}
 800c826:	b085      	sub	sp, #20
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c82e:	2300      	movs	r3, #0
 800c830:	60bb      	str	r3, [r7, #8]
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	60fb      	str	r3, [r7, #12]
 800c836:	e029      	b.n	800c88c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c838:	4a27      	ldr	r2, [pc, #156]	@ (800c8d8 <chk_lock+0xb4>)
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	011b      	lsls	r3, r3, #4
 800c83e:	4413      	add	r3, r2
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d01d      	beq.n	800c882 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c846:	4a24      	ldr	r2, [pc, #144]	@ (800c8d8 <chk_lock+0xb4>)
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	011b      	lsls	r3, r3, #4
 800c84c:	4413      	add	r3, r2
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	429a      	cmp	r2, r3
 800c856:	d116      	bne.n	800c886 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c858:	4a1f      	ldr	r2, [pc, #124]	@ (800c8d8 <chk_lock+0xb4>)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	011b      	lsls	r3, r3, #4
 800c85e:	4413      	add	r3, r2
 800c860:	3304      	adds	r3, #4
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c868:	429a      	cmp	r2, r3
 800c86a:	d10c      	bne.n	800c886 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c86c:	4a1a      	ldr	r2, [pc, #104]	@ (800c8d8 <chk_lock+0xb4>)
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	011b      	lsls	r3, r3, #4
 800c872:	4413      	add	r3, r2
 800c874:	3308      	adds	r3, #8
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d102      	bne.n	800c886 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c880:	e007      	b.n	800c892 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c882:	2301      	movs	r3, #1
 800c884:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	3301      	adds	r3, #1
 800c88a:	60fb      	str	r3, [r7, #12]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d9d2      	bls.n	800c838 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2b02      	cmp	r3, #2
 800c896:	d109      	bne.n	800c8ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d102      	bne.n	800c8a4 <chk_lock+0x80>
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	2b02      	cmp	r3, #2
 800c8a2:	d101      	bne.n	800c8a8 <chk_lock+0x84>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	e010      	b.n	800c8ca <chk_lock+0xa6>
 800c8a8:	2312      	movs	r3, #18
 800c8aa:	e00e      	b.n	800c8ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d108      	bne.n	800c8c4 <chk_lock+0xa0>
 800c8b2:	4a09      	ldr	r2, [pc, #36]	@ (800c8d8 <chk_lock+0xb4>)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	011b      	lsls	r3, r3, #4
 800c8b8:	4413      	add	r3, r2
 800c8ba:	330c      	adds	r3, #12
 800c8bc:	881b      	ldrh	r3, [r3, #0]
 800c8be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8c2:	d101      	bne.n	800c8c8 <chk_lock+0xa4>
 800c8c4:	2310      	movs	r3, #16
 800c8c6:	e000      	b.n	800c8ca <chk_lock+0xa6>
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3714      	adds	r7, #20
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	20001c50 	.word	0x20001c50

0800c8dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b083      	sub	sp, #12
 800c8e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	607b      	str	r3, [r7, #4]
 800c8e6:	e002      	b.n	800c8ee <enq_lock+0x12>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	607b      	str	r3, [r7, #4]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d806      	bhi.n	800c902 <enq_lock+0x26>
 800c8f4:	4a09      	ldr	r2, [pc, #36]	@ (800c91c <enq_lock+0x40>)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	011b      	lsls	r3, r3, #4
 800c8fa:	4413      	add	r3, r2
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1f2      	bne.n	800c8e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2b02      	cmp	r3, #2
 800c906:	bf14      	ite	ne
 800c908:	2301      	movne	r3, #1
 800c90a:	2300      	moveq	r3, #0
 800c90c:	b2db      	uxtb	r3, r3
}
 800c90e:	4618      	mov	r0, r3
 800c910:	370c      	adds	r7, #12
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr
 800c91a:	bf00      	nop
 800c91c:	20001c50 	.word	0x20001c50

0800c920 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c920:	b480      	push	{r7}
 800c922:	b085      	sub	sp, #20
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c92a:	2300      	movs	r3, #0
 800c92c:	60fb      	str	r3, [r7, #12]
 800c92e:	e01f      	b.n	800c970 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c930:	4a41      	ldr	r2, [pc, #260]	@ (800ca38 <inc_lock+0x118>)
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	011b      	lsls	r3, r3, #4
 800c936:	4413      	add	r3, r2
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	429a      	cmp	r2, r3
 800c940:	d113      	bne.n	800c96a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c942:	4a3d      	ldr	r2, [pc, #244]	@ (800ca38 <inc_lock+0x118>)
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	011b      	lsls	r3, r3, #4
 800c948:	4413      	add	r3, r2
 800c94a:	3304      	adds	r3, #4
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c952:	429a      	cmp	r2, r3
 800c954:	d109      	bne.n	800c96a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c956:	4a38      	ldr	r2, [pc, #224]	@ (800ca38 <inc_lock+0x118>)
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	011b      	lsls	r3, r3, #4
 800c95c:	4413      	add	r3, r2
 800c95e:	3308      	adds	r3, #8
 800c960:	681a      	ldr	r2, [r3, #0]
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c966:	429a      	cmp	r2, r3
 800c968:	d006      	beq.n	800c978 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	3301      	adds	r3, #1
 800c96e:	60fb      	str	r3, [r7, #12]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2b01      	cmp	r3, #1
 800c974:	d9dc      	bls.n	800c930 <inc_lock+0x10>
 800c976:	e000      	b.n	800c97a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c978:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d132      	bne.n	800c9e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c980:	2300      	movs	r3, #0
 800c982:	60fb      	str	r3, [r7, #12]
 800c984:	e002      	b.n	800c98c <inc_lock+0x6c>
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	3301      	adds	r3, #1
 800c98a:	60fb      	str	r3, [r7, #12]
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2b01      	cmp	r3, #1
 800c990:	d806      	bhi.n	800c9a0 <inc_lock+0x80>
 800c992:	4a29      	ldr	r2, [pc, #164]	@ (800ca38 <inc_lock+0x118>)
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	011b      	lsls	r3, r3, #4
 800c998:	4413      	add	r3, r2
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d1f2      	bne.n	800c986 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d101      	bne.n	800c9aa <inc_lock+0x8a>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	e040      	b.n	800ca2c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681a      	ldr	r2, [r3, #0]
 800c9ae:	4922      	ldr	r1, [pc, #136]	@ (800ca38 <inc_lock+0x118>)
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	011b      	lsls	r3, r3, #4
 800c9b4:	440b      	add	r3, r1
 800c9b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	689a      	ldr	r2, [r3, #8]
 800c9bc:	491e      	ldr	r1, [pc, #120]	@ (800ca38 <inc_lock+0x118>)
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	011b      	lsls	r3, r3, #4
 800c9c2:	440b      	add	r3, r1
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	695a      	ldr	r2, [r3, #20]
 800c9cc:	491a      	ldr	r1, [pc, #104]	@ (800ca38 <inc_lock+0x118>)
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	011b      	lsls	r3, r3, #4
 800c9d2:	440b      	add	r3, r1
 800c9d4:	3308      	adds	r3, #8
 800c9d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c9d8:	4a17      	ldr	r2, [pc, #92]	@ (800ca38 <inc_lock+0x118>)
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	011b      	lsls	r3, r3, #4
 800c9de:	4413      	add	r3, r2
 800c9e0:	330c      	adds	r3, #12
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d009      	beq.n	800ca00 <inc_lock+0xe0>
 800c9ec:	4a12      	ldr	r2, [pc, #72]	@ (800ca38 <inc_lock+0x118>)
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	011b      	lsls	r3, r3, #4
 800c9f2:	4413      	add	r3, r2
 800c9f4:	330c      	adds	r3, #12
 800c9f6:	881b      	ldrh	r3, [r3, #0]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d001      	beq.n	800ca00 <inc_lock+0xe0>
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	e015      	b.n	800ca2c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d108      	bne.n	800ca18 <inc_lock+0xf8>
 800ca06:	4a0c      	ldr	r2, [pc, #48]	@ (800ca38 <inc_lock+0x118>)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	011b      	lsls	r3, r3, #4
 800ca0c:	4413      	add	r3, r2
 800ca0e:	330c      	adds	r3, #12
 800ca10:	881b      	ldrh	r3, [r3, #0]
 800ca12:	3301      	adds	r3, #1
 800ca14:	b29a      	uxth	r2, r3
 800ca16:	e001      	b.n	800ca1c <inc_lock+0xfc>
 800ca18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca1c:	4906      	ldr	r1, [pc, #24]	@ (800ca38 <inc_lock+0x118>)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	011b      	lsls	r3, r3, #4
 800ca22:	440b      	add	r3, r1
 800ca24:	330c      	adds	r3, #12
 800ca26:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	3301      	adds	r3, #1
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	3714      	adds	r7, #20
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr
 800ca38:	20001c50 	.word	0x20001c50

0800ca3c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b085      	sub	sp, #20
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3b01      	subs	r3, #1
 800ca48:	607b      	str	r3, [r7, #4]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b01      	cmp	r3, #1
 800ca4e:	d825      	bhi.n	800ca9c <dec_lock+0x60>
		n = Files[i].ctr;
 800ca50:	4a17      	ldr	r2, [pc, #92]	@ (800cab0 <dec_lock+0x74>)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	011b      	lsls	r3, r3, #4
 800ca56:	4413      	add	r3, r2
 800ca58:	330c      	adds	r3, #12
 800ca5a:	881b      	ldrh	r3, [r3, #0]
 800ca5c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ca5e:	89fb      	ldrh	r3, [r7, #14]
 800ca60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca64:	d101      	bne.n	800ca6a <dec_lock+0x2e>
 800ca66:	2300      	movs	r3, #0
 800ca68:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ca6a:	89fb      	ldrh	r3, [r7, #14]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d002      	beq.n	800ca76 <dec_lock+0x3a>
 800ca70:	89fb      	ldrh	r3, [r7, #14]
 800ca72:	3b01      	subs	r3, #1
 800ca74:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ca76:	4a0e      	ldr	r2, [pc, #56]	@ (800cab0 <dec_lock+0x74>)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	011b      	lsls	r3, r3, #4
 800ca7c:	4413      	add	r3, r2
 800ca7e:	330c      	adds	r3, #12
 800ca80:	89fa      	ldrh	r2, [r7, #14]
 800ca82:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ca84:	89fb      	ldrh	r3, [r7, #14]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d105      	bne.n	800ca96 <dec_lock+0x5a>
 800ca8a:	4a09      	ldr	r2, [pc, #36]	@ (800cab0 <dec_lock+0x74>)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	011b      	lsls	r3, r3, #4
 800ca90:	4413      	add	r3, r2
 800ca92:	2200      	movs	r2, #0
 800ca94:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ca96:	2300      	movs	r3, #0
 800ca98:	737b      	strb	r3, [r7, #13]
 800ca9a:	e001      	b.n	800caa0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ca9c:	2302      	movs	r3, #2
 800ca9e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800caa0:	7b7b      	ldrb	r3, [r7, #13]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3714      	adds	r7, #20
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr
 800caae:	bf00      	nop
 800cab0:	20001c50 	.word	0x20001c50

0800cab4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cabc:	2300      	movs	r3, #0
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	e010      	b.n	800cae4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cac2:	4a0d      	ldr	r2, [pc, #52]	@ (800caf8 <clear_lock+0x44>)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	011b      	lsls	r3, r3, #4
 800cac8:	4413      	add	r3, r2
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	687a      	ldr	r2, [r7, #4]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d105      	bne.n	800cade <clear_lock+0x2a>
 800cad2:	4a09      	ldr	r2, [pc, #36]	@ (800caf8 <clear_lock+0x44>)
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	011b      	lsls	r3, r3, #4
 800cad8:	4413      	add	r3, r2
 800cada:	2200      	movs	r2, #0
 800cadc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3301      	adds	r3, #1
 800cae2:	60fb      	str	r3, [r7, #12]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d9eb      	bls.n	800cac2 <clear_lock+0xe>
	}
}
 800caea:	bf00      	nop
 800caec:	bf00      	nop
 800caee:	3714      	adds	r7, #20
 800caf0:	46bd      	mov	sp, r7
 800caf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf6:	4770      	bx	lr
 800caf8:	20001c50 	.word	0x20001c50

0800cafc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b086      	sub	sp, #24
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cb04:	2300      	movs	r3, #0
 800cb06:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	78db      	ldrb	r3, [r3, #3]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d034      	beq.n	800cb7a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb14:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	7858      	ldrb	r0, [r3, #1]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cb20:	2301      	movs	r3, #1
 800cb22:	697a      	ldr	r2, [r7, #20]
 800cb24:	f7ff fd3e 	bl	800c5a4 <disk_write>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d002      	beq.n	800cb34 <sync_window+0x38>
			res = FR_DISK_ERR;
 800cb2e:	2301      	movs	r3, #1
 800cb30:	73fb      	strb	r3, [r7, #15]
 800cb32:	e022      	b.n	800cb7a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2200      	movs	r2, #0
 800cb38:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb3e:	697a      	ldr	r2, [r7, #20]
 800cb40:	1ad2      	subs	r2, r2, r3
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	69db      	ldr	r3, [r3, #28]
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d217      	bcs.n	800cb7a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	789b      	ldrb	r3, [r3, #2]
 800cb4e:	613b      	str	r3, [r7, #16]
 800cb50:	e010      	b.n	800cb74 <sync_window+0x78>
					wsect += fs->fsize;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	69db      	ldr	r3, [r3, #28]
 800cb56:	697a      	ldr	r2, [r7, #20]
 800cb58:	4413      	add	r3, r2
 800cb5a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	7858      	ldrb	r0, [r3, #1]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cb66:	2301      	movs	r3, #1
 800cb68:	697a      	ldr	r2, [r7, #20]
 800cb6a:	f7ff fd1b 	bl	800c5a4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb6e:	693b      	ldr	r3, [r7, #16]
 800cb70:	3b01      	subs	r3, #1
 800cb72:	613b      	str	r3, [r7, #16]
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	2b01      	cmp	r3, #1
 800cb78:	d8eb      	bhi.n	800cb52 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cb7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	3718      	adds	r7, #24
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb96:	683a      	ldr	r2, [r7, #0]
 800cb98:	429a      	cmp	r2, r3
 800cb9a:	d01b      	beq.n	800cbd4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cb9c:	6878      	ldr	r0, [r7, #4]
 800cb9e:	f7ff ffad 	bl	800cafc <sync_window>
 800cba2:	4603      	mov	r3, r0
 800cba4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cba6:	7bfb      	ldrb	r3, [r7, #15]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d113      	bne.n	800cbd4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	7858      	ldrb	r0, [r3, #1]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	683a      	ldr	r2, [r7, #0]
 800cbba:	f7ff fcd3 	bl	800c564 <disk_read>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d004      	beq.n	800cbce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cbc4:	f04f 33ff 	mov.w	r3, #4294967295
 800cbc8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cbca:	2301      	movs	r3, #1
 800cbcc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	683a      	ldr	r2, [r7, #0]
 800cbd2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800cbd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3710      	adds	r7, #16
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}
	...

0800cbe0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b084      	sub	sp, #16
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f7ff ff87 	bl	800cafc <sync_window>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cbf2:	7bfb      	ldrb	r3, [r7, #15]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d158      	bne.n	800ccaa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	781b      	ldrb	r3, [r3, #0]
 800cbfc:	2b03      	cmp	r3, #3
 800cbfe:	d148      	bne.n	800cc92 <sync_fs+0xb2>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	791b      	ldrb	r3, [r3, #4]
 800cc04:	2b01      	cmp	r3, #1
 800cc06:	d144      	bne.n	800cc92 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3334      	adds	r3, #52	@ 0x34
 800cc0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc10:	2100      	movs	r1, #0
 800cc12:	4618      	mov	r0, r3
 800cc14:	f7ff fda8 	bl	800c768 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	3334      	adds	r3, #52	@ 0x34
 800cc1c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cc20:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800cc24:	4618      	mov	r0, r3
 800cc26:	f7ff fd37 	bl	800c698 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	3334      	adds	r3, #52	@ 0x34
 800cc2e:	4921      	ldr	r1, [pc, #132]	@ (800ccb4 <sync_fs+0xd4>)
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7ff fd4c 	bl	800c6ce <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	3334      	adds	r3, #52	@ 0x34
 800cc3a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cc3e:	491e      	ldr	r1, [pc, #120]	@ (800ccb8 <sync_fs+0xd8>)
 800cc40:	4618      	mov	r0, r3
 800cc42:	f7ff fd44 	bl	800c6ce <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	3334      	adds	r3, #52	@ 0x34
 800cc4a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	695b      	ldr	r3, [r3, #20]
 800cc52:	4619      	mov	r1, r3
 800cc54:	4610      	mov	r0, r2
 800cc56:	f7ff fd3a 	bl	800c6ce <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	3334      	adds	r3, #52	@ 0x34
 800cc5e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	691b      	ldr	r3, [r3, #16]
 800cc66:	4619      	mov	r1, r3
 800cc68:	4610      	mov	r0, r2
 800cc6a:	f7ff fd30 	bl	800c6ce <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6a1b      	ldr	r3, [r3, #32]
 800cc72:	1c5a      	adds	r2, r3, #1
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	7858      	ldrb	r0, [r3, #1]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cc86:	2301      	movs	r3, #1
 800cc88:	f7ff fc8c 	bl	800c5a4 <disk_write>
			fs->fsi_flag = 0;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	785b      	ldrb	r3, [r3, #1]
 800cc96:	2200      	movs	r2, #0
 800cc98:	2100      	movs	r1, #0
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7ff fca2 	bl	800c5e4 <disk_ioctl>
 800cca0:	4603      	mov	r3, r0
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d001      	beq.n	800ccaa <sync_fs+0xca>
 800cca6:	2301      	movs	r3, #1
 800cca8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ccaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	3710      	adds	r7, #16
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}
 800ccb4:	41615252 	.word	0x41615252
 800ccb8:	61417272 	.word	0x61417272

0800ccbc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b083      	sub	sp, #12
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	3b02      	subs	r3, #2
 800ccca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	699b      	ldr	r3, [r3, #24]
 800ccd0:	3b02      	subs	r3, #2
 800ccd2:	683a      	ldr	r2, [r7, #0]
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d301      	bcc.n	800ccdc <clust2sect+0x20>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	e008      	b.n	800ccee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	895b      	ldrh	r3, [r3, #10]
 800cce0:	461a      	mov	r2, r3
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	fb03 f202 	mul.w	r2, r3, r2
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccec:	4413      	add	r3, r2
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	370c      	adds	r7, #12
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf8:	4770      	bx	lr

0800ccfa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ccfa:	b580      	push	{r7, lr}
 800ccfc:	b086      	sub	sp, #24
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	6078      	str	r0, [r7, #4]
 800cd02:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d904      	bls.n	800cd1a <get_fat+0x20>
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	699b      	ldr	r3, [r3, #24]
 800cd14:	683a      	ldr	r2, [r7, #0]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d302      	bcc.n	800cd20 <get_fat+0x26>
		val = 1;	/* Internal error */
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	617b      	str	r3, [r7, #20]
 800cd1e:	e08e      	b.n	800ce3e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cd20:	f04f 33ff 	mov.w	r3, #4294967295
 800cd24:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	781b      	ldrb	r3, [r3, #0]
 800cd2a:	2b03      	cmp	r3, #3
 800cd2c:	d061      	beq.n	800cdf2 <get_fat+0xf8>
 800cd2e:	2b03      	cmp	r3, #3
 800cd30:	dc7b      	bgt.n	800ce2a <get_fat+0x130>
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d002      	beq.n	800cd3c <get_fat+0x42>
 800cd36:	2b02      	cmp	r3, #2
 800cd38:	d041      	beq.n	800cdbe <get_fat+0xc4>
 800cd3a:	e076      	b.n	800ce2a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	60fb      	str	r3, [r7, #12]
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	085b      	lsrs	r3, r3, #1
 800cd44:	68fa      	ldr	r2, [r7, #12]
 800cd46:	4413      	add	r3, r2
 800cd48:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	0a5b      	lsrs	r3, r3, #9
 800cd52:	4413      	add	r3, r2
 800cd54:	4619      	mov	r1, r3
 800cd56:	6938      	ldr	r0, [r7, #16]
 800cd58:	f7ff ff14 	bl	800cb84 <move_window>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d166      	bne.n	800ce30 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	60fa      	str	r2, [r7, #12]
 800cd68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd6c:	693a      	ldr	r2, [r7, #16]
 800cd6e:	4413      	add	r3, r2
 800cd70:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cd74:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	0a5b      	lsrs	r3, r3, #9
 800cd7e:	4413      	add	r3, r2
 800cd80:	4619      	mov	r1, r3
 800cd82:	6938      	ldr	r0, [r7, #16]
 800cd84:	f7ff fefe 	bl	800cb84 <move_window>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d152      	bne.n	800ce34 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd94:	693a      	ldr	r2, [r7, #16]
 800cd96:	4413      	add	r3, r2
 800cd98:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cd9c:	021b      	lsls	r3, r3, #8
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	4313      	orrs	r3, r2
 800cda2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	f003 0301 	and.w	r3, r3, #1
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d002      	beq.n	800cdb4 <get_fat+0xba>
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	091b      	lsrs	r3, r3, #4
 800cdb2:	e002      	b.n	800cdba <get_fat+0xc0>
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cdba:	617b      	str	r3, [r7, #20]
			break;
 800cdbc:	e03f      	b.n	800ce3e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	0a1b      	lsrs	r3, r3, #8
 800cdc6:	4413      	add	r3, r2
 800cdc8:	4619      	mov	r1, r3
 800cdca:	6938      	ldr	r0, [r7, #16]
 800cdcc:	f7ff feda 	bl	800cb84 <move_window>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d130      	bne.n	800ce38 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	005b      	lsls	r3, r3, #1
 800cde0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cde4:	4413      	add	r3, r2
 800cde6:	4618      	mov	r0, r3
 800cde8:	f7ff fc1a 	bl	800c620 <ld_word>
 800cdec:	4603      	mov	r3, r0
 800cdee:	617b      	str	r3, [r7, #20]
			break;
 800cdf0:	e025      	b.n	800ce3e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	09db      	lsrs	r3, r3, #7
 800cdfa:	4413      	add	r3, r2
 800cdfc:	4619      	mov	r1, r3
 800cdfe:	6938      	ldr	r0, [r7, #16]
 800ce00:	f7ff fec0 	bl	800cb84 <move_window>
 800ce04:	4603      	mov	r3, r0
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d118      	bne.n	800ce3c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ce18:	4413      	add	r3, r2
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f7ff fc19 	bl	800c652 <ld_dword>
 800ce20:	4603      	mov	r3, r0
 800ce22:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800ce26:	617b      	str	r3, [r7, #20]
			break;
 800ce28:	e009      	b.n	800ce3e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	617b      	str	r3, [r7, #20]
 800ce2e:	e006      	b.n	800ce3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce30:	bf00      	nop
 800ce32:	e004      	b.n	800ce3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce34:	bf00      	nop
 800ce36:	e002      	b.n	800ce3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ce38:	bf00      	nop
 800ce3a:	e000      	b.n	800ce3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ce3c:	bf00      	nop
		}
	}

	return val;
 800ce3e:	697b      	ldr	r3, [r7, #20]
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3718      	adds	r7, #24
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ce48:	b590      	push	{r4, r7, lr}
 800ce4a:	b089      	sub	sp, #36	@ 0x24
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	60f8      	str	r0, [r7, #12]
 800ce50:	60b9      	str	r1, [r7, #8]
 800ce52:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ce54:	2302      	movs	r3, #2
 800ce56:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	f240 80d9 	bls.w	800d012 <put_fat+0x1ca>
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	699b      	ldr	r3, [r3, #24]
 800ce64:	68ba      	ldr	r2, [r7, #8]
 800ce66:	429a      	cmp	r2, r3
 800ce68:	f080 80d3 	bcs.w	800d012 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	2b03      	cmp	r3, #3
 800ce72:	f000 8096 	beq.w	800cfa2 <put_fat+0x15a>
 800ce76:	2b03      	cmp	r3, #3
 800ce78:	f300 80cb 	bgt.w	800d012 <put_fat+0x1ca>
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d002      	beq.n	800ce86 <put_fat+0x3e>
 800ce80:	2b02      	cmp	r3, #2
 800ce82:	d06e      	beq.n	800cf62 <put_fat+0x11a>
 800ce84:	e0c5      	b.n	800d012 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	61bb      	str	r3, [r7, #24]
 800ce8a:	69bb      	ldr	r3, [r7, #24]
 800ce8c:	085b      	lsrs	r3, r3, #1
 800ce8e:	69ba      	ldr	r2, [r7, #24]
 800ce90:	4413      	add	r3, r2
 800ce92:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce98:	69bb      	ldr	r3, [r7, #24]
 800ce9a:	0a5b      	lsrs	r3, r3, #9
 800ce9c:	4413      	add	r3, r2
 800ce9e:	4619      	mov	r1, r3
 800cea0:	68f8      	ldr	r0, [r7, #12]
 800cea2:	f7ff fe6f 	bl	800cb84 <move_window>
 800cea6:	4603      	mov	r3, r0
 800cea8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ceaa:	7ffb      	ldrb	r3, [r7, #31]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f040 80a9 	bne.w	800d004 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	1c59      	adds	r1, r3, #1
 800cebc:	61b9      	str	r1, [r7, #24]
 800cebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cec2:	4413      	add	r3, r2
 800cec4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	f003 0301 	and.w	r3, r3, #1
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d00d      	beq.n	800ceec <put_fat+0xa4>
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	b25b      	sxtb	r3, r3
 800ced6:	f003 030f 	and.w	r3, r3, #15
 800ceda:	b25a      	sxtb	r2, r3
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	b25b      	sxtb	r3, r3
 800cee0:	011b      	lsls	r3, r3, #4
 800cee2:	b25b      	sxtb	r3, r3
 800cee4:	4313      	orrs	r3, r2
 800cee6:	b25b      	sxtb	r3, r3
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	e001      	b.n	800cef0 <put_fat+0xa8>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	b2db      	uxtb	r3, r3
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2201      	movs	r2, #1
 800cef8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cefe:	69bb      	ldr	r3, [r7, #24]
 800cf00:	0a5b      	lsrs	r3, r3, #9
 800cf02:	4413      	add	r3, r2
 800cf04:	4619      	mov	r1, r3
 800cf06:	68f8      	ldr	r0, [r7, #12]
 800cf08:	f7ff fe3c 	bl	800cb84 <move_window>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cf10:	7ffb      	ldrb	r3, [r7, #31]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d178      	bne.n	800d008 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cf1c:	69bb      	ldr	r3, [r7, #24]
 800cf1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf22:	4413      	add	r3, r2
 800cf24:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cf26:	68bb      	ldr	r3, [r7, #8]
 800cf28:	f003 0301 	and.w	r3, r3, #1
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d003      	beq.n	800cf38 <put_fat+0xf0>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	091b      	lsrs	r3, r3, #4
 800cf34:	b2db      	uxtb	r3, r3
 800cf36:	e00e      	b.n	800cf56 <put_fat+0x10e>
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	781b      	ldrb	r3, [r3, #0]
 800cf3c:	b25b      	sxtb	r3, r3
 800cf3e:	f023 030f 	bic.w	r3, r3, #15
 800cf42:	b25a      	sxtb	r2, r3
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	0a1b      	lsrs	r3, r3, #8
 800cf48:	b25b      	sxtb	r3, r3
 800cf4a:	f003 030f 	and.w	r3, r3, #15
 800cf4e:	b25b      	sxtb	r3, r3
 800cf50:	4313      	orrs	r3, r2
 800cf52:	b25b      	sxtb	r3, r3
 800cf54:	b2db      	uxtb	r3, r3
 800cf56:	697a      	ldr	r2, [r7, #20]
 800cf58:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	2201      	movs	r2, #1
 800cf5e:	70da      	strb	r2, [r3, #3]
			break;
 800cf60:	e057      	b.n	800d012 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	0a1b      	lsrs	r3, r3, #8
 800cf6a:	4413      	add	r3, r2
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	68f8      	ldr	r0, [r7, #12]
 800cf70:	f7ff fe08 	bl	800cb84 <move_window>
 800cf74:	4603      	mov	r3, r0
 800cf76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cf78:	7ffb      	ldrb	r3, [r7, #31]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d146      	bne.n	800d00c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	005b      	lsls	r3, r3, #1
 800cf88:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cf8c:	4413      	add	r3, r2
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	b292      	uxth	r2, r2
 800cf92:	4611      	mov	r1, r2
 800cf94:	4618      	mov	r0, r3
 800cf96:	f7ff fb7f 	bl	800c698 <st_word>
			fs->wflag = 1;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	2201      	movs	r2, #1
 800cf9e:	70da      	strb	r2, [r3, #3]
			break;
 800cfa0:	e037      	b.n	800d012 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	09db      	lsrs	r3, r3, #7
 800cfaa:	4413      	add	r3, r2
 800cfac:	4619      	mov	r1, r3
 800cfae:	68f8      	ldr	r0, [r7, #12]
 800cfb0:	f7ff fde8 	bl	800cb84 <move_window>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cfb8:	7ffb      	ldrb	r3, [r7, #31]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d128      	bne.n	800d010 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	009b      	lsls	r3, r3, #2
 800cfce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cfd2:	4413      	add	r3, r2
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f7ff fb3c 	bl	800c652 <ld_dword>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800cfe0:	4323      	orrs	r3, r4
 800cfe2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	009b      	lsls	r3, r3, #2
 800cfee:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cff2:	4413      	add	r3, r2
 800cff4:	6879      	ldr	r1, [r7, #4]
 800cff6:	4618      	mov	r0, r3
 800cff8:	f7ff fb69 	bl	800c6ce <st_dword>
			fs->wflag = 1;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2201      	movs	r2, #1
 800d000:	70da      	strb	r2, [r3, #3]
			break;
 800d002:	e006      	b.n	800d012 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d004:	bf00      	nop
 800d006:	e004      	b.n	800d012 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d008:	bf00      	nop
 800d00a:	e002      	b.n	800d012 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d00c:	bf00      	nop
 800d00e:	e000      	b.n	800d012 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d010:	bf00      	nop
		}
	}
	return res;
 800d012:	7ffb      	ldrb	r3, [r7, #31]
}
 800d014:	4618      	mov	r0, r3
 800d016:	3724      	adds	r7, #36	@ 0x24
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd90      	pop	{r4, r7, pc}

0800d01c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b088      	sub	sp, #32
 800d020:	af00      	add	r7, sp, #0
 800d022:	60f8      	str	r0, [r7, #12]
 800d024:	60b9      	str	r1, [r7, #8]
 800d026:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d028:	2300      	movs	r3, #0
 800d02a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	2b01      	cmp	r3, #1
 800d036:	d904      	bls.n	800d042 <remove_chain+0x26>
 800d038:	69bb      	ldr	r3, [r7, #24]
 800d03a:	699b      	ldr	r3, [r3, #24]
 800d03c:	68ba      	ldr	r2, [r7, #8]
 800d03e:	429a      	cmp	r2, r3
 800d040:	d301      	bcc.n	800d046 <remove_chain+0x2a>
 800d042:	2302      	movs	r3, #2
 800d044:	e04b      	b.n	800d0de <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d00c      	beq.n	800d066 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d04c:	f04f 32ff 	mov.w	r2, #4294967295
 800d050:	6879      	ldr	r1, [r7, #4]
 800d052:	69b8      	ldr	r0, [r7, #24]
 800d054:	f7ff fef8 	bl	800ce48 <put_fat>
 800d058:	4603      	mov	r3, r0
 800d05a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d05c:	7ffb      	ldrb	r3, [r7, #31]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d001      	beq.n	800d066 <remove_chain+0x4a>
 800d062:	7ffb      	ldrb	r3, [r7, #31]
 800d064:	e03b      	b.n	800d0de <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d066:	68b9      	ldr	r1, [r7, #8]
 800d068:	68f8      	ldr	r0, [r7, #12]
 800d06a:	f7ff fe46 	bl	800ccfa <get_fat>
 800d06e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d031      	beq.n	800d0da <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	2b01      	cmp	r3, #1
 800d07a:	d101      	bne.n	800d080 <remove_chain+0x64>
 800d07c:	2302      	movs	r3, #2
 800d07e:	e02e      	b.n	800d0de <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d086:	d101      	bne.n	800d08c <remove_chain+0x70>
 800d088:	2301      	movs	r3, #1
 800d08a:	e028      	b.n	800d0de <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d08c:	2200      	movs	r2, #0
 800d08e:	68b9      	ldr	r1, [r7, #8]
 800d090:	69b8      	ldr	r0, [r7, #24]
 800d092:	f7ff fed9 	bl	800ce48 <put_fat>
 800d096:	4603      	mov	r3, r0
 800d098:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d09a:	7ffb      	ldrb	r3, [r7, #31]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d001      	beq.n	800d0a4 <remove_chain+0x88>
 800d0a0:	7ffb      	ldrb	r3, [r7, #31]
 800d0a2:	e01c      	b.n	800d0de <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	695a      	ldr	r2, [r3, #20]
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	3b02      	subs	r3, #2
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d20b      	bcs.n	800d0ca <remove_chain+0xae>
			fs->free_clst++;
 800d0b2:	69bb      	ldr	r3, [r7, #24]
 800d0b4:	695b      	ldr	r3, [r3, #20]
 800d0b6:	1c5a      	adds	r2, r3, #1
 800d0b8:	69bb      	ldr	r3, [r7, #24]
 800d0ba:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800d0bc:	69bb      	ldr	r3, [r7, #24]
 800d0be:	791b      	ldrb	r3, [r3, #4]
 800d0c0:	f043 0301 	orr.w	r3, r3, #1
 800d0c4:	b2da      	uxtb	r2, r3
 800d0c6:	69bb      	ldr	r3, [r7, #24]
 800d0c8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	699b      	ldr	r3, [r3, #24]
 800d0d2:	68ba      	ldr	r2, [r7, #8]
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d3c6      	bcc.n	800d066 <remove_chain+0x4a>
 800d0d8:	e000      	b.n	800d0dc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d0da:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d0dc:	2300      	movs	r3, #0
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3720      	adds	r7, #32
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}

0800d0e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d0e6:	b580      	push	{r7, lr}
 800d0e8:	b088      	sub	sp, #32
 800d0ea:	af00      	add	r7, sp, #0
 800d0ec:	6078      	str	r0, [r7, #4]
 800d0ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d10d      	bne.n	800d118 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d0fc:	693b      	ldr	r3, [r7, #16]
 800d0fe:	691b      	ldr	r3, [r3, #16]
 800d100:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d004      	beq.n	800d112 <create_chain+0x2c>
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	699b      	ldr	r3, [r3, #24]
 800d10c:	69ba      	ldr	r2, [r7, #24]
 800d10e:	429a      	cmp	r2, r3
 800d110:	d31b      	bcc.n	800d14a <create_chain+0x64>
 800d112:	2301      	movs	r3, #1
 800d114:	61bb      	str	r3, [r7, #24]
 800d116:	e018      	b.n	800d14a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d118:	6839      	ldr	r1, [r7, #0]
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f7ff fded 	bl	800ccfa <get_fat>
 800d120:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	2b01      	cmp	r3, #1
 800d126:	d801      	bhi.n	800d12c <create_chain+0x46>
 800d128:	2301      	movs	r3, #1
 800d12a:	e070      	b.n	800d20e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d132:	d101      	bne.n	800d138 <create_chain+0x52>
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	e06a      	b.n	800d20e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	699b      	ldr	r3, [r3, #24]
 800d13c:	68fa      	ldr	r2, [r7, #12]
 800d13e:	429a      	cmp	r2, r3
 800d140:	d201      	bcs.n	800d146 <create_chain+0x60>
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	e063      	b.n	800d20e <create_chain+0x128>
		scl = clst;
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d14a:	69bb      	ldr	r3, [r7, #24]
 800d14c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d14e:	69fb      	ldr	r3, [r7, #28]
 800d150:	3301      	adds	r3, #1
 800d152:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d154:	693b      	ldr	r3, [r7, #16]
 800d156:	699b      	ldr	r3, [r3, #24]
 800d158:	69fa      	ldr	r2, [r7, #28]
 800d15a:	429a      	cmp	r2, r3
 800d15c:	d307      	bcc.n	800d16e <create_chain+0x88>
				ncl = 2;
 800d15e:	2302      	movs	r3, #2
 800d160:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d162:	69fa      	ldr	r2, [r7, #28]
 800d164:	69bb      	ldr	r3, [r7, #24]
 800d166:	429a      	cmp	r2, r3
 800d168:	d901      	bls.n	800d16e <create_chain+0x88>
 800d16a:	2300      	movs	r3, #0
 800d16c:	e04f      	b.n	800d20e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d16e:	69f9      	ldr	r1, [r7, #28]
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f7ff fdc2 	bl	800ccfa <get_fat>
 800d176:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d00e      	beq.n	800d19c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d003      	beq.n	800d18c <create_chain+0xa6>
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d18a:	d101      	bne.n	800d190 <create_chain+0xaa>
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	e03e      	b.n	800d20e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d190:	69fa      	ldr	r2, [r7, #28]
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	429a      	cmp	r2, r3
 800d196:	d1da      	bne.n	800d14e <create_chain+0x68>
 800d198:	2300      	movs	r3, #0
 800d19a:	e038      	b.n	800d20e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d19c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d19e:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a2:	69f9      	ldr	r1, [r7, #28]
 800d1a4:	6938      	ldr	r0, [r7, #16]
 800d1a6:	f7ff fe4f 	bl	800ce48 <put_fat>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d1ae:	7dfb      	ldrb	r3, [r7, #23]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d109      	bne.n	800d1c8 <create_chain+0xe2>
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d006      	beq.n	800d1c8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d1ba:	69fa      	ldr	r2, [r7, #28]
 800d1bc:	6839      	ldr	r1, [r7, #0]
 800d1be:	6938      	ldr	r0, [r7, #16]
 800d1c0:	f7ff fe42 	bl	800ce48 <put_fat>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d1c8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d116      	bne.n	800d1fc <create_chain+0x116>
		fs->last_clst = ncl;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	69fa      	ldr	r2, [r7, #28]
 800d1d2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	695a      	ldr	r2, [r3, #20]
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	699b      	ldr	r3, [r3, #24]
 800d1dc:	3b02      	subs	r3, #2
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	d804      	bhi.n	800d1ec <create_chain+0x106>
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	695b      	ldr	r3, [r3, #20]
 800d1e6:	1e5a      	subs	r2, r3, #1
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	791b      	ldrb	r3, [r3, #4]
 800d1f0:	f043 0301 	orr.w	r3, r3, #1
 800d1f4:	b2da      	uxtb	r2, r3
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	711a      	strb	r2, [r3, #4]
 800d1fa:	e007      	b.n	800d20c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d1fc:	7dfb      	ldrb	r3, [r7, #23]
 800d1fe:	2b01      	cmp	r3, #1
 800d200:	d102      	bne.n	800d208 <create_chain+0x122>
 800d202:	f04f 33ff 	mov.w	r3, #4294967295
 800d206:	e000      	b.n	800d20a <create_chain+0x124>
 800d208:	2301      	movs	r3, #1
 800d20a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d20c:	69fb      	ldr	r3, [r7, #28]
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3720      	adds	r7, #32
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}

0800d216 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d216:	b480      	push	{r7}
 800d218:	b087      	sub	sp, #28
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	6078      	str	r0, [r7, #4]
 800d21e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d22a:	3304      	adds	r3, #4
 800d22c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	0a5b      	lsrs	r3, r3, #9
 800d232:	68fa      	ldr	r2, [r7, #12]
 800d234:	8952      	ldrh	r2, [r2, #10]
 800d236:	fbb3 f3f2 	udiv	r3, r3, r2
 800d23a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	1d1a      	adds	r2, r3, #4
 800d240:	613a      	str	r2, [r7, #16]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d101      	bne.n	800d250 <clmt_clust+0x3a>
 800d24c:	2300      	movs	r3, #0
 800d24e:	e010      	b.n	800d272 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d250:	697a      	ldr	r2, [r7, #20]
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	429a      	cmp	r2, r3
 800d256:	d307      	bcc.n	800d268 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d258:	697a      	ldr	r2, [r7, #20]
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	1ad3      	subs	r3, r2, r3
 800d25e:	617b      	str	r3, [r7, #20]
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	3304      	adds	r3, #4
 800d264:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d266:	e7e9      	b.n	800d23c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d268:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	681a      	ldr	r2, [r3, #0]
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	4413      	add	r3, r2
}
 800d272:	4618      	mov	r0, r3
 800d274:	371c      	adds	r7, #28
 800d276:	46bd      	mov	sp, r7
 800d278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27c:	4770      	bx	lr

0800d27e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d27e:	b580      	push	{r7, lr}
 800d280:	b086      	sub	sp, #24
 800d282:	af00      	add	r7, sp, #0
 800d284:	6078      	str	r0, [r7, #4]
 800d286:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d294:	d204      	bcs.n	800d2a0 <dir_sdi+0x22>
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	f003 031f 	and.w	r3, r3, #31
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d001      	beq.n	800d2a4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d2a0:	2302      	movs	r3, #2
 800d2a2:	e063      	b.n	800d36c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	683a      	ldr	r2, [r7, #0]
 800d2a8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	689b      	ldr	r3, [r3, #8]
 800d2ae:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d106      	bne.n	800d2c4 <dir_sdi+0x46>
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	781b      	ldrb	r3, [r3, #0]
 800d2ba:	2b02      	cmp	r3, #2
 800d2bc:	d902      	bls.n	800d2c4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d2be:	693b      	ldr	r3, [r7, #16]
 800d2c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2c2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d10c      	bne.n	800d2e4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	095b      	lsrs	r3, r3, #5
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	8912      	ldrh	r2, [r2, #8]
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d301      	bcc.n	800d2da <dir_sdi+0x5c>
 800d2d6:	2302      	movs	r3, #2
 800d2d8:	e048      	b.n	800d36c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	61da      	str	r2, [r3, #28]
 800d2e2:	e029      	b.n	800d338 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	895b      	ldrh	r3, [r3, #10]
 800d2e8:	025b      	lsls	r3, r3, #9
 800d2ea:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d2ec:	e019      	b.n	800d322 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6979      	ldr	r1, [r7, #20]
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7ff fd01 	bl	800ccfa <get_fat>
 800d2f8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d300:	d101      	bne.n	800d306 <dir_sdi+0x88>
 800d302:	2301      	movs	r3, #1
 800d304:	e032      	b.n	800d36c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	2b01      	cmp	r3, #1
 800d30a:	d904      	bls.n	800d316 <dir_sdi+0x98>
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	699b      	ldr	r3, [r3, #24]
 800d310:	697a      	ldr	r2, [r7, #20]
 800d312:	429a      	cmp	r2, r3
 800d314:	d301      	bcc.n	800d31a <dir_sdi+0x9c>
 800d316:	2302      	movs	r3, #2
 800d318:	e028      	b.n	800d36c <dir_sdi+0xee>
			ofs -= csz;
 800d31a:	683a      	ldr	r2, [r7, #0]
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	1ad3      	subs	r3, r2, r3
 800d320:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d322:	683a      	ldr	r2, [r7, #0]
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	429a      	cmp	r2, r3
 800d328:	d2e1      	bcs.n	800d2ee <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d32a:	6979      	ldr	r1, [r7, #20]
 800d32c:	6938      	ldr	r0, [r7, #16]
 800d32e:	f7ff fcc5 	bl	800ccbc <clust2sect>
 800d332:	4602      	mov	r2, r0
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	697a      	ldr	r2, [r7, #20]
 800d33c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	69db      	ldr	r3, [r3, #28]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d101      	bne.n	800d34a <dir_sdi+0xcc>
 800d346:	2302      	movs	r3, #2
 800d348:	e010      	b.n	800d36c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	69da      	ldr	r2, [r3, #28]
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	0a5b      	lsrs	r3, r3, #9
 800d352:	441a      	add	r2, r3
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d364:	441a      	add	r2, r3
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d36a:	2300      	movs	r3, #0
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3718      	adds	r7, #24
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}

0800d374 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b086      	sub	sp, #24
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	695b      	ldr	r3, [r3, #20]
 800d388:	3320      	adds	r3, #32
 800d38a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	69db      	ldr	r3, [r3, #28]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d003      	beq.n	800d39c <dir_next+0x28>
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d39a:	d301      	bcc.n	800d3a0 <dir_next+0x2c>
 800d39c:	2304      	movs	r3, #4
 800d39e:	e0aa      	b.n	800d4f6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f040 8098 	bne.w	800d4dc <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	69db      	ldr	r3, [r3, #28]
 800d3b0:	1c5a      	adds	r2, r3, #1
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	699b      	ldr	r3, [r3, #24]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d10b      	bne.n	800d3d6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	095b      	lsrs	r3, r3, #5
 800d3c2:	68fa      	ldr	r2, [r7, #12]
 800d3c4:	8912      	ldrh	r2, [r2, #8]
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	f0c0 8088 	bcc.w	800d4dc <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	61da      	str	r2, [r3, #28]
 800d3d2:	2304      	movs	r3, #4
 800d3d4:	e08f      	b.n	800d4f6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	0a5b      	lsrs	r3, r3, #9
 800d3da:	68fa      	ldr	r2, [r7, #12]
 800d3dc:	8952      	ldrh	r2, [r2, #10]
 800d3de:	3a01      	subs	r2, #1
 800d3e0:	4013      	ands	r3, r2
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d17a      	bne.n	800d4dc <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	699b      	ldr	r3, [r3, #24]
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	4610      	mov	r0, r2
 800d3f0:	f7ff fc83 	bl	800ccfa <get_fat>
 800d3f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d801      	bhi.n	800d400 <dir_next+0x8c>
 800d3fc:	2302      	movs	r3, #2
 800d3fe:	e07a      	b.n	800d4f6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d400:	697b      	ldr	r3, [r7, #20]
 800d402:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d406:	d101      	bne.n	800d40c <dir_next+0x98>
 800d408:	2301      	movs	r3, #1
 800d40a:	e074      	b.n	800d4f6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	699b      	ldr	r3, [r3, #24]
 800d410:	697a      	ldr	r2, [r7, #20]
 800d412:	429a      	cmp	r2, r3
 800d414:	d358      	bcc.n	800d4c8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d104      	bne.n	800d426 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2200      	movs	r2, #0
 800d420:	61da      	str	r2, [r3, #28]
 800d422:	2304      	movs	r3, #4
 800d424:	e067      	b.n	800d4f6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	699b      	ldr	r3, [r3, #24]
 800d42c:	4619      	mov	r1, r3
 800d42e:	4610      	mov	r0, r2
 800d430:	f7ff fe59 	bl	800d0e6 <create_chain>
 800d434:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d101      	bne.n	800d440 <dir_next+0xcc>
 800d43c:	2307      	movs	r3, #7
 800d43e:	e05a      	b.n	800d4f6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d440:	697b      	ldr	r3, [r7, #20]
 800d442:	2b01      	cmp	r3, #1
 800d444:	d101      	bne.n	800d44a <dir_next+0xd6>
 800d446:	2302      	movs	r3, #2
 800d448:	e055      	b.n	800d4f6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d450:	d101      	bne.n	800d456 <dir_next+0xe2>
 800d452:	2301      	movs	r3, #1
 800d454:	e04f      	b.n	800d4f6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d456:	68f8      	ldr	r0, [r7, #12]
 800d458:	f7ff fb50 	bl	800cafc <sync_window>
 800d45c:	4603      	mov	r3, r0
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <dir_next+0xf2>
 800d462:	2301      	movs	r3, #1
 800d464:	e047      	b.n	800d4f6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	3334      	adds	r3, #52	@ 0x34
 800d46a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d46e:	2100      	movs	r1, #0
 800d470:	4618      	mov	r0, r3
 800d472:	f7ff f979 	bl	800c768 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d476:	2300      	movs	r3, #0
 800d478:	613b      	str	r3, [r7, #16]
 800d47a:	6979      	ldr	r1, [r7, #20]
 800d47c:	68f8      	ldr	r0, [r7, #12]
 800d47e:	f7ff fc1d 	bl	800ccbc <clust2sect>
 800d482:	4602      	mov	r2, r0
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	631a      	str	r2, [r3, #48]	@ 0x30
 800d488:	e012      	b.n	800d4b0 <dir_next+0x13c>
						fs->wflag = 1;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	2201      	movs	r2, #1
 800d48e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d490:	68f8      	ldr	r0, [r7, #12]
 800d492:	f7ff fb33 	bl	800cafc <sync_window>
 800d496:	4603      	mov	r3, r0
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d001      	beq.n	800d4a0 <dir_next+0x12c>
 800d49c:	2301      	movs	r3, #1
 800d49e:	e02a      	b.n	800d4f6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	3301      	adds	r3, #1
 800d4a4:	613b      	str	r3, [r7, #16]
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4aa:	1c5a      	adds	r2, r3, #1
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	631a      	str	r2, [r3, #48]	@ 0x30
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	895b      	ldrh	r3, [r3, #10]
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d3e6      	bcc.n	800d48a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d4c0:	693b      	ldr	r3, [r7, #16]
 800d4c2:	1ad2      	subs	r2, r2, r3
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	697a      	ldr	r2, [r7, #20]
 800d4cc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d4ce:	6979      	ldr	r1, [r7, #20]
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7ff fbf3 	bl	800ccbc <clust2sect>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	68ba      	ldr	r2, [r7, #8]
 800d4e0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ee:	441a      	add	r2, r3
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d4f4:	2300      	movs	r3, #0
}
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	3718      	adds	r7, #24
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bd80      	pop	{r7, pc}

0800d4fe <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d4fe:	b580      	push	{r7, lr}
 800d500:	b086      	sub	sp, #24
 800d502:	af00      	add	r7, sp, #0
 800d504:	6078      	str	r0, [r7, #4]
 800d506:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d50e:	2100      	movs	r1, #0
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f7ff feb4 	bl	800d27e <dir_sdi>
 800d516:	4603      	mov	r3, r0
 800d518:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d51a:	7dfb      	ldrb	r3, [r7, #23]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d12b      	bne.n	800d578 <dir_alloc+0x7a>
		n = 0;
 800d520:	2300      	movs	r3, #0
 800d522:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	69db      	ldr	r3, [r3, #28]
 800d528:	4619      	mov	r1, r3
 800d52a:	68f8      	ldr	r0, [r7, #12]
 800d52c:	f7ff fb2a 	bl	800cb84 <move_window>
 800d530:	4603      	mov	r3, r0
 800d532:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d534:	7dfb      	ldrb	r3, [r7, #23]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d11d      	bne.n	800d576 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6a1b      	ldr	r3, [r3, #32]
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	2be5      	cmp	r3, #229	@ 0xe5
 800d542:	d004      	beq.n	800d54e <dir_alloc+0x50>
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6a1b      	ldr	r3, [r3, #32]
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d107      	bne.n	800d55e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	3301      	adds	r3, #1
 800d552:	613b      	str	r3, [r7, #16]
 800d554:	693a      	ldr	r2, [r7, #16]
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d102      	bne.n	800d562 <dir_alloc+0x64>
 800d55c:	e00c      	b.n	800d578 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d55e:	2300      	movs	r3, #0
 800d560:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d562:	2101      	movs	r1, #1
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f7ff ff05 	bl	800d374 <dir_next>
 800d56a:	4603      	mov	r3, r0
 800d56c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d56e:	7dfb      	ldrb	r3, [r7, #23]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d0d7      	beq.n	800d524 <dir_alloc+0x26>
 800d574:	e000      	b.n	800d578 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d576:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d578:	7dfb      	ldrb	r3, [r7, #23]
 800d57a:	2b04      	cmp	r3, #4
 800d57c:	d101      	bne.n	800d582 <dir_alloc+0x84>
 800d57e:	2307      	movs	r3, #7
 800d580:	75fb      	strb	r3, [r7, #23]
	return res;
 800d582:	7dfb      	ldrb	r3, [r7, #23]
}
 800d584:	4618      	mov	r0, r3
 800d586:	3718      	adds	r7, #24
 800d588:	46bd      	mov	sp, r7
 800d58a:	bd80      	pop	{r7, pc}

0800d58c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b084      	sub	sp, #16
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	331a      	adds	r3, #26
 800d59a:	4618      	mov	r0, r3
 800d59c:	f7ff f840 	bl	800c620 <ld_word>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	781b      	ldrb	r3, [r3, #0]
 800d5a8:	2b03      	cmp	r3, #3
 800d5aa:	d109      	bne.n	800d5c0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	3314      	adds	r3, #20
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7ff f835 	bl	800c620 <ld_word>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	041b      	lsls	r3, r3, #16
 800d5ba:	68fa      	ldr	r2, [r7, #12]
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
}
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	3710      	adds	r7, #16
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}

0800d5ca <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d5ca:	b580      	push	{r7, lr}
 800d5cc:	b084      	sub	sp, #16
 800d5ce:	af00      	add	r7, sp, #0
 800d5d0:	60f8      	str	r0, [r7, #12]
 800d5d2:	60b9      	str	r1, [r7, #8]
 800d5d4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	331a      	adds	r3, #26
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	b292      	uxth	r2, r2
 800d5de:	4611      	mov	r1, r2
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7ff f859 	bl	800c698 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	781b      	ldrb	r3, [r3, #0]
 800d5ea:	2b03      	cmp	r3, #3
 800d5ec:	d109      	bne.n	800d602 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	f103 0214 	add.w	r2, r3, #20
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	0c1b      	lsrs	r3, r3, #16
 800d5f8:	b29b      	uxth	r3, r3
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	4610      	mov	r0, r2
 800d5fe:	f7ff f84b 	bl	800c698 <st_word>
	}
}
 800d602:	bf00      	nop
 800d604:	3710      	adds	r7, #16
 800d606:	46bd      	mov	sp, r7
 800d608:	bd80      	pop	{r7, pc}
	...

0800d60c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800d60c:	b590      	push	{r4, r7, lr}
 800d60e:	b087      	sub	sp, #28
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
 800d614:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	331a      	adds	r3, #26
 800d61a:	4618      	mov	r0, r3
 800d61c:	f7ff f800 	bl	800c620 <ld_word>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d001      	beq.n	800d62a <cmp_lfn+0x1e>
 800d626:	2300      	movs	r3, #0
 800d628:	e059      	b.n	800d6de <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	781b      	ldrb	r3, [r3, #0]
 800d62e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d632:	1e5a      	subs	r2, r3, #1
 800d634:	4613      	mov	r3, r2
 800d636:	005b      	lsls	r3, r3, #1
 800d638:	4413      	add	r3, r2
 800d63a:	009b      	lsls	r3, r3, #2
 800d63c:	4413      	add	r3, r2
 800d63e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d640:	2301      	movs	r3, #1
 800d642:	81fb      	strh	r3, [r7, #14]
 800d644:	2300      	movs	r3, #0
 800d646:	613b      	str	r3, [r7, #16]
 800d648:	e033      	b.n	800d6b2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d64a:	4a27      	ldr	r2, [pc, #156]	@ (800d6e8 <cmp_lfn+0xdc>)
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	4413      	add	r3, r2
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	461a      	mov	r2, r3
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	4413      	add	r3, r2
 800d658:	4618      	mov	r0, r3
 800d65a:	f7fe ffe1 	bl	800c620 <ld_word>
 800d65e:	4603      	mov	r3, r0
 800d660:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d662:	89fb      	ldrh	r3, [r7, #14]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d01a      	beq.n	800d69e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d668:	697b      	ldr	r3, [r7, #20]
 800d66a:	2bfe      	cmp	r3, #254	@ 0xfe
 800d66c:	d812      	bhi.n	800d694 <cmp_lfn+0x88>
 800d66e:	89bb      	ldrh	r3, [r7, #12]
 800d670:	4618      	mov	r0, r3
 800d672:	f002 f99b 	bl	800f9ac <ff_wtoupper>
 800d676:	4603      	mov	r3, r0
 800d678:	461c      	mov	r4, r3
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	1c5a      	adds	r2, r3, #1
 800d67e:	617a      	str	r2, [r7, #20]
 800d680:	005b      	lsls	r3, r3, #1
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	4413      	add	r3, r2
 800d686:	881b      	ldrh	r3, [r3, #0]
 800d688:	4618      	mov	r0, r3
 800d68a:	f002 f98f 	bl	800f9ac <ff_wtoupper>
 800d68e:	4603      	mov	r3, r0
 800d690:	429c      	cmp	r4, r3
 800d692:	d001      	beq.n	800d698 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800d694:	2300      	movs	r3, #0
 800d696:	e022      	b.n	800d6de <cmp_lfn+0xd2>
			}
			wc = uc;
 800d698:	89bb      	ldrh	r3, [r7, #12]
 800d69a:	81fb      	strh	r3, [r7, #14]
 800d69c:	e006      	b.n	800d6ac <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d69e:	89bb      	ldrh	r3, [r7, #12]
 800d6a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	d001      	beq.n	800d6ac <cmp_lfn+0xa0>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	e018      	b.n	800d6de <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	613b      	str	r3, [r7, #16]
 800d6b2:	693b      	ldr	r3, [r7, #16]
 800d6b4:	2b0c      	cmp	r3, #12
 800d6b6:	d9c8      	bls.n	800d64a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	781b      	ldrb	r3, [r3, #0]
 800d6bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00b      	beq.n	800d6dc <cmp_lfn+0xd0>
 800d6c4:	89fb      	ldrh	r3, [r7, #14]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d008      	beq.n	800d6dc <cmp_lfn+0xd0>
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	005b      	lsls	r3, r3, #1
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	4413      	add	r3, r2
 800d6d2:	881b      	ldrh	r3, [r3, #0]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d001      	beq.n	800d6dc <cmp_lfn+0xd0>
 800d6d8:	2300      	movs	r3, #0
 800d6da:	e000      	b.n	800d6de <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800d6dc:	2301      	movs	r3, #1
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	371c      	adds	r7, #28
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd90      	pop	{r4, r7, pc}
 800d6e6:	bf00      	nop
 800d6e8:	080105b8 	.word	0x080105b8

0800d6ec <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b086      	sub	sp, #24
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	331a      	adds	r3, #26
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f7fe ff90 	bl	800c620 <ld_word>
 800d700:	4603      	mov	r3, r0
 800d702:	2b00      	cmp	r3, #0
 800d704:	d001      	beq.n	800d70a <pick_lfn+0x1e>
 800d706:	2300      	movs	r3, #0
 800d708:	e04d      	b.n	800d7a6 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	781b      	ldrb	r3, [r3, #0]
 800d70e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d712:	1e5a      	subs	r2, r3, #1
 800d714:	4613      	mov	r3, r2
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	4413      	add	r3, r2
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	4413      	add	r3, r2
 800d71e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d720:	2301      	movs	r3, #1
 800d722:	81fb      	strh	r3, [r7, #14]
 800d724:	2300      	movs	r3, #0
 800d726:	613b      	str	r3, [r7, #16]
 800d728:	e028      	b.n	800d77c <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d72a:	4a21      	ldr	r2, [pc, #132]	@ (800d7b0 <pick_lfn+0xc4>)
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	4413      	add	r3, r2
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	461a      	mov	r2, r3
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	4413      	add	r3, r2
 800d738:	4618      	mov	r0, r3
 800d73a:	f7fe ff71 	bl	800c620 <ld_word>
 800d73e:	4603      	mov	r3, r0
 800d740:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d742:	89fb      	ldrh	r3, [r7, #14]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d00f      	beq.n	800d768 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	2bfe      	cmp	r3, #254	@ 0xfe
 800d74c:	d901      	bls.n	800d752 <pick_lfn+0x66>
 800d74e:	2300      	movs	r3, #0
 800d750:	e029      	b.n	800d7a6 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800d752:	89bb      	ldrh	r3, [r7, #12]
 800d754:	81fb      	strh	r3, [r7, #14]
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	1c5a      	adds	r2, r3, #1
 800d75a:	617a      	str	r2, [r7, #20]
 800d75c:	005b      	lsls	r3, r3, #1
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	4413      	add	r3, r2
 800d762:	89fa      	ldrh	r2, [r7, #14]
 800d764:	801a      	strh	r2, [r3, #0]
 800d766:	e006      	b.n	800d776 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d768:	89bb      	ldrh	r3, [r7, #12]
 800d76a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d76e:	4293      	cmp	r3, r2
 800d770:	d001      	beq.n	800d776 <pick_lfn+0x8a>
 800d772:	2300      	movs	r3, #0
 800d774:	e017      	b.n	800d7a6 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	3301      	adds	r3, #1
 800d77a:	613b      	str	r3, [r7, #16]
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	2b0c      	cmp	r3, #12
 800d780:	d9d3      	bls.n	800d72a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	2bfe      	cmp	r3, #254	@ 0xfe
 800d792:	d901      	bls.n	800d798 <pick_lfn+0xac>
 800d794:	2300      	movs	r3, #0
 800d796:	e006      	b.n	800d7a6 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	005b      	lsls	r3, r3, #1
 800d79c:	687a      	ldr	r2, [r7, #4]
 800d79e:	4413      	add	r3, r2
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800d7a4:	2301      	movs	r3, #1
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3718      	adds	r7, #24
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}
 800d7ae:	bf00      	nop
 800d7b0:	080105b8 	.word	0x080105b8

0800d7b4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b088      	sub	sp, #32
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	60b9      	str	r1, [r7, #8]
 800d7be:	4611      	mov	r1, r2
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	460b      	mov	r3, r1
 800d7c4:	71fb      	strb	r3, [r7, #7]
 800d7c6:	4613      	mov	r3, r2
 800d7c8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	330d      	adds	r3, #13
 800d7ce:	79ba      	ldrb	r2, [r7, #6]
 800d7d0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	330b      	adds	r3, #11
 800d7d6:	220f      	movs	r2, #15
 800d7d8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	330c      	adds	r3, #12
 800d7de:	2200      	movs	r2, #0
 800d7e0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	331a      	adds	r3, #26
 800d7e6:	2100      	movs	r1, #0
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7fe ff55 	bl	800c698 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d7ee:	79fb      	ldrb	r3, [r7, #7]
 800d7f0:	1e5a      	subs	r2, r3, #1
 800d7f2:	4613      	mov	r3, r2
 800d7f4:	005b      	lsls	r3, r3, #1
 800d7f6:	4413      	add	r3, r2
 800d7f8:	009b      	lsls	r3, r3, #2
 800d7fa:	4413      	add	r3, r2
 800d7fc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d7fe:	2300      	movs	r3, #0
 800d800:	82fb      	strh	r3, [r7, #22]
 800d802:	2300      	movs	r3, #0
 800d804:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d806:	8afb      	ldrh	r3, [r7, #22]
 800d808:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d80c:	4293      	cmp	r3, r2
 800d80e:	d007      	beq.n	800d820 <put_lfn+0x6c>
 800d810:	69fb      	ldr	r3, [r7, #28]
 800d812:	1c5a      	adds	r2, r3, #1
 800d814:	61fa      	str	r2, [r7, #28]
 800d816:	005b      	lsls	r3, r3, #1
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	4413      	add	r3, r2
 800d81c:	881b      	ldrh	r3, [r3, #0]
 800d81e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d820:	4a17      	ldr	r2, [pc, #92]	@ (800d880 <put_lfn+0xcc>)
 800d822:	69bb      	ldr	r3, [r7, #24]
 800d824:	4413      	add	r3, r2
 800d826:	781b      	ldrb	r3, [r3, #0]
 800d828:	461a      	mov	r2, r3
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	4413      	add	r3, r2
 800d82e:	8afa      	ldrh	r2, [r7, #22]
 800d830:	4611      	mov	r1, r2
 800d832:	4618      	mov	r0, r3
 800d834:	f7fe ff30 	bl	800c698 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d838:	8afb      	ldrh	r3, [r7, #22]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d102      	bne.n	800d844 <put_lfn+0x90>
 800d83e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d842:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d844:	69bb      	ldr	r3, [r7, #24]
 800d846:	3301      	adds	r3, #1
 800d848:	61bb      	str	r3, [r7, #24]
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	2b0c      	cmp	r3, #12
 800d84e:	d9da      	bls.n	800d806 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d850:	8afb      	ldrh	r3, [r7, #22]
 800d852:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d856:	4293      	cmp	r3, r2
 800d858:	d006      	beq.n	800d868 <put_lfn+0xb4>
 800d85a:	69fb      	ldr	r3, [r7, #28]
 800d85c:	005b      	lsls	r3, r3, #1
 800d85e:	68fa      	ldr	r2, [r7, #12]
 800d860:	4413      	add	r3, r2
 800d862:	881b      	ldrh	r3, [r3, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d103      	bne.n	800d870 <put_lfn+0xbc>
 800d868:	79fb      	ldrb	r3, [r7, #7]
 800d86a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d86e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	79fa      	ldrb	r2, [r7, #7]
 800d874:	701a      	strb	r2, [r3, #0]
}
 800d876:	bf00      	nop
 800d878:	3720      	adds	r7, #32
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}
 800d87e:	bf00      	nop
 800d880:	080105b8 	.word	0x080105b8

0800d884 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b08c      	sub	sp, #48	@ 0x30
 800d888:	af00      	add	r7, sp, #0
 800d88a:	60f8      	str	r0, [r7, #12]
 800d88c:	60b9      	str	r1, [r7, #8]
 800d88e:	607a      	str	r2, [r7, #4]
 800d890:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d892:	220b      	movs	r2, #11
 800d894:	68b9      	ldr	r1, [r7, #8]
 800d896:	68f8      	ldr	r0, [r7, #12]
 800d898:	f7fe ff45 	bl	800c726 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	2b05      	cmp	r3, #5
 800d8a0:	d92b      	bls.n	800d8fa <gen_numname+0x76>
		sr = seq;
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d8a6:	e022      	b.n	800d8ee <gen_numname+0x6a>
			wc = *lfn++;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	1c9a      	adds	r2, r3, #2
 800d8ac:	607a      	str	r2, [r7, #4]
 800d8ae:	881b      	ldrh	r3, [r3, #0]
 800d8b0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8b6:	e017      	b.n	800d8e8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d8b8:	69fb      	ldr	r3, [r7, #28]
 800d8ba:	005a      	lsls	r2, r3, #1
 800d8bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d8be:	f003 0301 	and.w	r3, r3, #1
 800d8c2:	4413      	add	r3, r2
 800d8c4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d8c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d8c8:	085b      	lsrs	r3, r3, #1
 800d8ca:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d8cc:	69fb      	ldr	r3, [r7, #28]
 800d8ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d005      	beq.n	800d8e2 <gen_numname+0x5e>
 800d8d6:	69fb      	ldr	r3, [r7, #28]
 800d8d8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800d8dc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800d8e0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ea:	2b0f      	cmp	r3, #15
 800d8ec:	d9e4      	bls.n	800d8b8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	881b      	ldrh	r3, [r3, #0]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d1d8      	bne.n	800d8a8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d8f6:	69fb      	ldr	r3, [r7, #28]
 800d8f8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d8fa:	2307      	movs	r3, #7
 800d8fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	b2db      	uxtb	r3, r3
 800d902:	f003 030f 	and.w	r3, r3, #15
 800d906:	b2db      	uxtb	r3, r3
 800d908:	3330      	adds	r3, #48	@ 0x30
 800d90a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800d90e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d912:	2b39      	cmp	r3, #57	@ 0x39
 800d914:	d904      	bls.n	800d920 <gen_numname+0x9c>
 800d916:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d91a:	3307      	adds	r3, #7
 800d91c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800d920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d922:	1e5a      	subs	r2, r3, #1
 800d924:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d926:	3330      	adds	r3, #48	@ 0x30
 800d928:	443b      	add	r3, r7
 800d92a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d92e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	091b      	lsrs	r3, r3, #4
 800d936:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d1df      	bne.n	800d8fe <gen_numname+0x7a>
	ns[i] = '~';
 800d93e:	f107 0214 	add.w	r2, r7, #20
 800d942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d944:	4413      	add	r3, r2
 800d946:	227e      	movs	r2, #126	@ 0x7e
 800d948:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d94a:	2300      	movs	r3, #0
 800d94c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d94e:	e002      	b.n	800d956 <gen_numname+0xd2>
 800d950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d952:	3301      	adds	r3, #1
 800d954:	627b      	str	r3, [r7, #36]	@ 0x24
 800d956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d205      	bcs.n	800d96a <gen_numname+0xe6>
 800d95e:	68fa      	ldr	r2, [r7, #12]
 800d960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d962:	4413      	add	r3, r2
 800d964:	781b      	ldrb	r3, [r3, #0]
 800d966:	2b20      	cmp	r3, #32
 800d968:	d1f2      	bne.n	800d950 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96c:	2b07      	cmp	r3, #7
 800d96e:	d807      	bhi.n	800d980 <gen_numname+0xfc>
 800d970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d972:	1c5a      	adds	r2, r3, #1
 800d974:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d976:	3330      	adds	r3, #48	@ 0x30
 800d978:	443b      	add	r3, r7
 800d97a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d97e:	e000      	b.n	800d982 <gen_numname+0xfe>
 800d980:	2120      	movs	r1, #32
 800d982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d984:	1c5a      	adds	r2, r3, #1
 800d986:	627a      	str	r2, [r7, #36]	@ 0x24
 800d988:	68fa      	ldr	r2, [r7, #12]
 800d98a:	4413      	add	r3, r2
 800d98c:	460a      	mov	r2, r1
 800d98e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d992:	2b07      	cmp	r3, #7
 800d994:	d9e9      	bls.n	800d96a <gen_numname+0xe6>
}
 800d996:	bf00      	nop
 800d998:	bf00      	nop
 800d99a:	3730      	adds	r7, #48	@ 0x30
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	b085      	sub	sp, #20
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d9ac:	230b      	movs	r3, #11
 800d9ae:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d9b0:	7bfb      	ldrb	r3, [r7, #15]
 800d9b2:	b2da      	uxtb	r2, r3
 800d9b4:	0852      	lsrs	r2, r2, #1
 800d9b6:	01db      	lsls	r3, r3, #7
 800d9b8:	4313      	orrs	r3, r2
 800d9ba:	b2da      	uxtb	r2, r3
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	1c59      	adds	r1, r3, #1
 800d9c0:	6079      	str	r1, [r7, #4]
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	4413      	add	r3, r2
 800d9c6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	3b01      	subs	r3, #1
 800d9cc:	60bb      	str	r3, [r7, #8]
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d1ed      	bne.n	800d9b0 <sum_sfn+0x10>
	return sum;
 800d9d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	3714      	adds	r7, #20
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr

0800d9e2 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d9e2:	b580      	push	{r7, lr}
 800d9e4:	b086      	sub	sp, #24
 800d9e6:	af00      	add	r7, sp, #0
 800d9e8:	6078      	str	r0, [r7, #4]
 800d9ea:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d9ec:	2304      	movs	r3, #4
 800d9ee:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d9f6:	23ff      	movs	r3, #255	@ 0xff
 800d9f8:	757b      	strb	r3, [r7, #21]
 800d9fa:	23ff      	movs	r3, #255	@ 0xff
 800d9fc:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d9fe:	e081      	b.n	800db04 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	69db      	ldr	r3, [r3, #28]
 800da04:	4619      	mov	r1, r3
 800da06:	6938      	ldr	r0, [r7, #16]
 800da08:	f7ff f8bc 	bl	800cb84 <move_window>
 800da0c:	4603      	mov	r3, r0
 800da0e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800da10:	7dfb      	ldrb	r3, [r7, #23]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d17c      	bne.n	800db10 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6a1b      	ldr	r3, [r3, #32]
 800da1a:	781b      	ldrb	r3, [r3, #0]
 800da1c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800da1e:	7dbb      	ldrb	r3, [r7, #22]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d102      	bne.n	800da2a <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800da24:	2304      	movs	r3, #4
 800da26:	75fb      	strb	r3, [r7, #23]
 800da28:	e077      	b.n	800db1a <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6a1b      	ldr	r3, [r3, #32]
 800da2e:	330b      	adds	r3, #11
 800da30:	781b      	ldrb	r3, [r3, #0]
 800da32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800da36:	73fb      	strb	r3, [r7, #15]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	7bfa      	ldrb	r2, [r7, #15]
 800da3c:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800da3e:	7dbb      	ldrb	r3, [r7, #22]
 800da40:	2be5      	cmp	r3, #229	@ 0xe5
 800da42:	d00e      	beq.n	800da62 <dir_read+0x80>
 800da44:	7dbb      	ldrb	r3, [r7, #22]
 800da46:	2b2e      	cmp	r3, #46	@ 0x2e
 800da48:	d00b      	beq.n	800da62 <dir_read+0x80>
 800da4a:	7bfb      	ldrb	r3, [r7, #15]
 800da4c:	f023 0320 	bic.w	r3, r3, #32
 800da50:	2b08      	cmp	r3, #8
 800da52:	bf0c      	ite	eq
 800da54:	2301      	moveq	r3, #1
 800da56:	2300      	movne	r3, #0
 800da58:	b2db      	uxtb	r3, r3
 800da5a:	461a      	mov	r2, r3
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	4293      	cmp	r3, r2
 800da60:	d002      	beq.n	800da68 <dir_read+0x86>
				ord = 0xFF;
 800da62:	23ff      	movs	r3, #255	@ 0xff
 800da64:	757b      	strb	r3, [r7, #21]
 800da66:	e044      	b.n	800daf2 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800da68:	7bfb      	ldrb	r3, [r7, #15]
 800da6a:	2b0f      	cmp	r3, #15
 800da6c:	d12f      	bne.n	800dace <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800da6e:	7dbb      	ldrb	r3, [r7, #22]
 800da70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da74:	2b00      	cmp	r3, #0
 800da76:	d00d      	beq.n	800da94 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	6a1b      	ldr	r3, [r3, #32]
 800da7c:	7b5b      	ldrb	r3, [r3, #13]
 800da7e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800da80:	7dbb      	ldrb	r3, [r7, #22]
 800da82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da86:	75bb      	strb	r3, [r7, #22]
 800da88:	7dbb      	ldrb	r3, [r7, #22]
 800da8a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	695a      	ldr	r2, [r3, #20]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800da94:	7dba      	ldrb	r2, [r7, #22]
 800da96:	7d7b      	ldrb	r3, [r7, #21]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d115      	bne.n	800dac8 <dir_read+0xe6>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6a1b      	ldr	r3, [r3, #32]
 800daa0:	330d      	adds	r3, #13
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	7d3a      	ldrb	r2, [r7, #20]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d10e      	bne.n	800dac8 <dir_read+0xe6>
 800daaa:	693b      	ldr	r3, [r7, #16]
 800daac:	68da      	ldr	r2, [r3, #12]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6a1b      	ldr	r3, [r3, #32]
 800dab2:	4619      	mov	r1, r3
 800dab4:	4610      	mov	r0, r2
 800dab6:	f7ff fe19 	bl	800d6ec <pick_lfn>
 800daba:	4603      	mov	r3, r0
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d003      	beq.n	800dac8 <dir_read+0xe6>
 800dac0:	7d7b      	ldrb	r3, [r7, #21]
 800dac2:	3b01      	subs	r3, #1
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	e000      	b.n	800daca <dir_read+0xe8>
 800dac8:	23ff      	movs	r3, #255	@ 0xff
 800daca:	757b      	strb	r3, [r7, #21]
 800dacc:	e011      	b.n	800daf2 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800dace:	7d7b      	ldrb	r3, [r7, #21]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d109      	bne.n	800dae8 <dir_read+0x106>
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6a1b      	ldr	r3, [r3, #32]
 800dad8:	4618      	mov	r0, r3
 800dada:	f7ff ff61 	bl	800d9a0 <sum_sfn>
 800dade:	4603      	mov	r3, r0
 800dae0:	461a      	mov	r2, r3
 800dae2:	7d3b      	ldrb	r3, [r7, #20]
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d015      	beq.n	800db14 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f04f 32ff 	mov.w	r2, #4294967295
 800daee:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800daf0:	e010      	b.n	800db14 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800daf2:	2100      	movs	r1, #0
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f7ff fc3d 	bl	800d374 <dir_next>
 800dafa:	4603      	mov	r3, r0
 800dafc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dafe:	7dfb      	ldrb	r3, [r7, #23]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d109      	bne.n	800db18 <dir_read+0x136>
	while (dp->sect) {
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	69db      	ldr	r3, [r3, #28]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f47f af79 	bne.w	800da00 <dir_read+0x1e>
 800db0e:	e004      	b.n	800db1a <dir_read+0x138>
		if (res != FR_OK) break;
 800db10:	bf00      	nop
 800db12:	e002      	b.n	800db1a <dir_read+0x138>
					break;
 800db14:	bf00      	nop
 800db16:	e000      	b.n	800db1a <dir_read+0x138>
		if (res != FR_OK) break;
 800db18:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800db1a:	7dfb      	ldrb	r3, [r7, #23]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d002      	beq.n	800db26 <dir_read+0x144>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2200      	movs	r2, #0
 800db24:	61da      	str	r2, [r3, #28]
	return res;
 800db26:	7dfb      	ldrb	r3, [r7, #23]
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3718      	adds	r7, #24
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b086      	sub	sp, #24
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800db3e:	2100      	movs	r1, #0
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7ff fb9c 	bl	800d27e <dir_sdi>
 800db46:	4603      	mov	r3, r0
 800db48:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800db4a:	7dfb      	ldrb	r3, [r7, #23]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d001      	beq.n	800db54 <dir_find+0x24>
 800db50:	7dfb      	ldrb	r3, [r7, #23]
 800db52:	e0a9      	b.n	800dca8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800db54:	23ff      	movs	r3, #255	@ 0xff
 800db56:	753b      	strb	r3, [r7, #20]
 800db58:	7d3b      	ldrb	r3, [r7, #20]
 800db5a:	757b      	strb	r3, [r7, #21]
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f04f 32ff 	mov.w	r2, #4294967295
 800db62:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	69db      	ldr	r3, [r3, #28]
 800db68:	4619      	mov	r1, r3
 800db6a:	6938      	ldr	r0, [r7, #16]
 800db6c:	f7ff f80a 	bl	800cb84 <move_window>
 800db70:	4603      	mov	r3, r0
 800db72:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800db74:	7dfb      	ldrb	r3, [r7, #23]
 800db76:	2b00      	cmp	r3, #0
 800db78:	f040 8090 	bne.w	800dc9c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6a1b      	ldr	r3, [r3, #32]
 800db80:	781b      	ldrb	r3, [r3, #0]
 800db82:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800db84:	7dbb      	ldrb	r3, [r7, #22]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d102      	bne.n	800db90 <dir_find+0x60>
 800db8a:	2304      	movs	r3, #4
 800db8c:	75fb      	strb	r3, [r7, #23]
 800db8e:	e08a      	b.n	800dca6 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	6a1b      	ldr	r3, [r3, #32]
 800db94:	330b      	adds	r3, #11
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800db9c:	73fb      	strb	r3, [r7, #15]
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	7bfa      	ldrb	r2, [r7, #15]
 800dba2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800dba4:	7dbb      	ldrb	r3, [r7, #22]
 800dba6:	2be5      	cmp	r3, #229	@ 0xe5
 800dba8:	d007      	beq.n	800dbba <dir_find+0x8a>
 800dbaa:	7bfb      	ldrb	r3, [r7, #15]
 800dbac:	f003 0308 	and.w	r3, r3, #8
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d009      	beq.n	800dbc8 <dir_find+0x98>
 800dbb4:	7bfb      	ldrb	r3, [r7, #15]
 800dbb6:	2b0f      	cmp	r3, #15
 800dbb8:	d006      	beq.n	800dbc8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800dbba:	23ff      	movs	r3, #255	@ 0xff
 800dbbc:	757b      	strb	r3, [r7, #21]
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	f04f 32ff 	mov.w	r2, #4294967295
 800dbc4:	631a      	str	r2, [r3, #48]	@ 0x30
 800dbc6:	e05e      	b.n	800dc86 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800dbc8:	7bfb      	ldrb	r3, [r7, #15]
 800dbca:	2b0f      	cmp	r3, #15
 800dbcc:	d136      	bne.n	800dc3c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dbd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d154      	bne.n	800dc86 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800dbdc:	7dbb      	ldrb	r3, [r7, #22]
 800dbde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d00d      	beq.n	800dc02 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6a1b      	ldr	r3, [r3, #32]
 800dbea:	7b5b      	ldrb	r3, [r3, #13]
 800dbec:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800dbee:	7dbb      	ldrb	r3, [r7, #22]
 800dbf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dbf4:	75bb      	strb	r3, [r7, #22]
 800dbf6:	7dbb      	ldrb	r3, [r7, #22]
 800dbf8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	695a      	ldr	r2, [r3, #20]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800dc02:	7dba      	ldrb	r2, [r7, #22]
 800dc04:	7d7b      	ldrb	r3, [r7, #21]
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d115      	bne.n	800dc36 <dir_find+0x106>
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	6a1b      	ldr	r3, [r3, #32]
 800dc0e:	330d      	adds	r3, #13
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	7d3a      	ldrb	r2, [r7, #20]
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d10e      	bne.n	800dc36 <dir_find+0x106>
 800dc18:	693b      	ldr	r3, [r7, #16]
 800dc1a:	68da      	ldr	r2, [r3, #12]
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	6a1b      	ldr	r3, [r3, #32]
 800dc20:	4619      	mov	r1, r3
 800dc22:	4610      	mov	r0, r2
 800dc24:	f7ff fcf2 	bl	800d60c <cmp_lfn>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d003      	beq.n	800dc36 <dir_find+0x106>
 800dc2e:	7d7b      	ldrb	r3, [r7, #21]
 800dc30:	3b01      	subs	r3, #1
 800dc32:	b2db      	uxtb	r3, r3
 800dc34:	e000      	b.n	800dc38 <dir_find+0x108>
 800dc36:	23ff      	movs	r3, #255	@ 0xff
 800dc38:	757b      	strb	r3, [r7, #21]
 800dc3a:	e024      	b.n	800dc86 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800dc3c:	7d7b      	ldrb	r3, [r7, #21]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d109      	bne.n	800dc56 <dir_find+0x126>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6a1b      	ldr	r3, [r3, #32]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7ff feaa 	bl	800d9a0 <sum_sfn>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	461a      	mov	r2, r3
 800dc50:	7d3b      	ldrb	r3, [r7, #20]
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d024      	beq.n	800dca0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dc5c:	f003 0301 	and.w	r3, r3, #1
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d10a      	bne.n	800dc7a <dir_find+0x14a>
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	6a18      	ldr	r0, [r3, #32]
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	3324      	adds	r3, #36	@ 0x24
 800dc6c:	220b      	movs	r2, #11
 800dc6e:	4619      	mov	r1, r3
 800dc70:	f7fe fd95 	bl	800c79e <mem_cmp>
 800dc74:	4603      	mov	r3, r0
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d014      	beq.n	800dca4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800dc7a:	23ff      	movs	r3, #255	@ 0xff
 800dc7c:	757b      	strb	r3, [r7, #21]
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	f04f 32ff 	mov.w	r2, #4294967295
 800dc84:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800dc86:	2100      	movs	r1, #0
 800dc88:	6878      	ldr	r0, [r7, #4]
 800dc8a:	f7ff fb73 	bl	800d374 <dir_next>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800dc92:	7dfb      	ldrb	r3, [r7, #23]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	f43f af65 	beq.w	800db64 <dir_find+0x34>
 800dc9a:	e004      	b.n	800dca6 <dir_find+0x176>
		if (res != FR_OK) break;
 800dc9c:	bf00      	nop
 800dc9e:	e002      	b.n	800dca6 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800dca0:	bf00      	nop
 800dca2:	e000      	b.n	800dca6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800dca4:	bf00      	nop

	return res;
 800dca6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3718      	adds	r7, #24
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}

0800dcb0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b08c      	sub	sp, #48	@ 0x30
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dcc4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d001      	beq.n	800dcd0 <dir_register+0x20>
 800dccc:	2306      	movs	r3, #6
 800dcce:	e0e0      	b.n	800de92 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dcd4:	e002      	b.n	800dcdc <dir_register+0x2c>
 800dcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd8:	3301      	adds	r3, #1
 800dcda:	627b      	str	r3, [r7, #36]	@ 0x24
 800dcdc:	69fb      	ldr	r3, [r7, #28]
 800dcde:	68da      	ldr	r2, [r3, #12]
 800dce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce2:	005b      	lsls	r3, r3, #1
 800dce4:	4413      	add	r3, r2
 800dce6:	881b      	ldrh	r3, [r3, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d1f4      	bne.n	800dcd6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800dcf2:	f107 030c 	add.w	r3, r7, #12
 800dcf6:	220c      	movs	r2, #12
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	f7fe fd14 	bl	800c726 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800dcfe:	7dfb      	ldrb	r3, [r7, #23]
 800dd00:	f003 0301 	and.w	r3, r3, #1
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d032      	beq.n	800dd6e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	2240      	movs	r2, #64	@ 0x40
 800dd0c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800dd10:	2301      	movs	r3, #1
 800dd12:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd14:	e016      	b.n	800dd44 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800dd1c:	69fb      	ldr	r3, [r7, #28]
 800dd1e:	68da      	ldr	r2, [r3, #12]
 800dd20:	f107 010c 	add.w	r1, r7, #12
 800dd24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd26:	f7ff fdad 	bl	800d884 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f7ff ff00 	bl	800db30 <dir_find>
 800dd30:	4603      	mov	r3, r0
 800dd32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800dd36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d106      	bne.n	800dd4c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800dd3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd40:	3301      	adds	r3, #1
 800dd42:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd46:	2b63      	cmp	r3, #99	@ 0x63
 800dd48:	d9e5      	bls.n	800dd16 <dir_register+0x66>
 800dd4a:	e000      	b.n	800dd4e <dir_register+0x9e>
			if (res != FR_OK) break;
 800dd4c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800dd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd50:	2b64      	cmp	r3, #100	@ 0x64
 800dd52:	d101      	bne.n	800dd58 <dir_register+0xa8>
 800dd54:	2307      	movs	r3, #7
 800dd56:	e09c      	b.n	800de92 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800dd58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd5c:	2b04      	cmp	r3, #4
 800dd5e:	d002      	beq.n	800dd66 <dir_register+0xb6>
 800dd60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd64:	e095      	b.n	800de92 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800dd66:	7dfa      	ldrb	r2, [r7, #23]
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800dd6e:	7dfb      	ldrb	r3, [r7, #23]
 800dd70:	f003 0302 	and.w	r3, r3, #2
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d007      	beq.n	800dd88 <dir_register+0xd8>
 800dd78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd7a:	330c      	adds	r3, #12
 800dd7c:	4a47      	ldr	r2, [pc, #284]	@ (800de9c <dir_register+0x1ec>)
 800dd7e:	fba2 2303 	umull	r2, r3, r2, r3
 800dd82:	089b      	lsrs	r3, r3, #2
 800dd84:	3301      	adds	r3, #1
 800dd86:	e000      	b.n	800dd8a <dir_register+0xda>
 800dd88:	2301      	movs	r3, #1
 800dd8a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800dd8c:	6a39      	ldr	r1, [r7, #32]
 800dd8e:	6878      	ldr	r0, [r7, #4]
 800dd90:	f7ff fbb5 	bl	800d4fe <dir_alloc>
 800dd94:	4603      	mov	r3, r0
 800dd96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800dd9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d148      	bne.n	800de34 <dir_register+0x184>
 800dda2:	6a3b      	ldr	r3, [r7, #32]
 800dda4:	3b01      	subs	r3, #1
 800dda6:	623b      	str	r3, [r7, #32]
 800dda8:	6a3b      	ldr	r3, [r7, #32]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d042      	beq.n	800de34 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	695a      	ldr	r2, [r3, #20]
 800ddb2:	6a3b      	ldr	r3, [r7, #32]
 800ddb4:	015b      	lsls	r3, r3, #5
 800ddb6:	1ad3      	subs	r3, r2, r3
 800ddb8:	4619      	mov	r1, r3
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f7ff fa5f 	bl	800d27e <dir_sdi>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800ddc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d132      	bne.n	800de34 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	3324      	adds	r3, #36	@ 0x24
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	f7ff fde4 	bl	800d9a0 <sum_sfn>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	69db      	ldr	r3, [r3, #28]
 800dde0:	4619      	mov	r1, r3
 800dde2:	69f8      	ldr	r0, [r7, #28]
 800dde4:	f7fe fece 	bl	800cb84 <move_window>
 800dde8:	4603      	mov	r3, r0
 800ddea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800ddee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d11d      	bne.n	800de32 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800ddf6:	69fb      	ldr	r3, [r7, #28]
 800ddf8:	68d8      	ldr	r0, [r3, #12]
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6a19      	ldr	r1, [r3, #32]
 800ddfe:	6a3b      	ldr	r3, [r7, #32]
 800de00:	b2da      	uxtb	r2, r3
 800de02:	7efb      	ldrb	r3, [r7, #27]
 800de04:	f7ff fcd6 	bl	800d7b4 <put_lfn>
				fs->wflag = 1;
 800de08:	69fb      	ldr	r3, [r7, #28]
 800de0a:	2201      	movs	r2, #1
 800de0c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800de0e:	2100      	movs	r1, #0
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f7ff faaf 	bl	800d374 <dir_next>
 800de16:	4603      	mov	r3, r0
 800de18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800de1c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800de20:	2b00      	cmp	r3, #0
 800de22:	d107      	bne.n	800de34 <dir_register+0x184>
 800de24:	6a3b      	ldr	r3, [r7, #32]
 800de26:	3b01      	subs	r3, #1
 800de28:	623b      	str	r3, [r7, #32]
 800de2a:	6a3b      	ldr	r3, [r7, #32]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d1d5      	bne.n	800dddc <dir_register+0x12c>
 800de30:	e000      	b.n	800de34 <dir_register+0x184>
				if (res != FR_OK) break;
 800de32:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800de34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d128      	bne.n	800de8e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	69db      	ldr	r3, [r3, #28]
 800de40:	4619      	mov	r1, r3
 800de42:	69f8      	ldr	r0, [r7, #28]
 800de44:	f7fe fe9e 	bl	800cb84 <move_window>
 800de48:	4603      	mov	r3, r0
 800de4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800de4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800de52:	2b00      	cmp	r3, #0
 800de54:	d11b      	bne.n	800de8e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6a1b      	ldr	r3, [r3, #32]
 800de5a:	2220      	movs	r2, #32
 800de5c:	2100      	movs	r1, #0
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fe fc82 	bl	800c768 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	6a18      	ldr	r0, [r3, #32]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	3324      	adds	r3, #36	@ 0x24
 800de6c:	220b      	movs	r2, #11
 800de6e:	4619      	mov	r1, r3
 800de70:	f7fe fc59 	bl	800c726 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6a1b      	ldr	r3, [r3, #32]
 800de7e:	330c      	adds	r3, #12
 800de80:	f002 0218 	and.w	r2, r2, #24
 800de84:	b2d2      	uxtb	r2, r2
 800de86:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800de88:	69fb      	ldr	r3, [r7, #28]
 800de8a:	2201      	movs	r2, #1
 800de8c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800de8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800de92:	4618      	mov	r0, r3
 800de94:	3730      	adds	r7, #48	@ 0x30
 800de96:	46bd      	mov	sp, r7
 800de98:	bd80      	pop	{r7, pc}
 800de9a:	bf00      	nop
 800de9c:	4ec4ec4f 	.word	0x4ec4ec4f

0800dea0 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b088      	sub	sp, #32
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
 800dea8:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	2200      	movs	r2, #0
 800deb4:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	69db      	ldr	r3, [r3, #28]
 800deba:	2b00      	cmp	r3, #0
 800debc:	f000 80ca 	beq.w	800e054 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dec8:	d032      	beq.n	800df30 <get_fileinfo+0x90>
			i = j = 0;
 800deca:	2300      	movs	r3, #0
 800decc:	61bb      	str	r3, [r7, #24]
 800dece:	69bb      	ldr	r3, [r7, #24]
 800ded0:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ded2:	e01b      	b.n	800df0c <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800ded4:	89fb      	ldrh	r3, [r7, #14]
 800ded6:	2100      	movs	r1, #0
 800ded8:	4618      	mov	r0, r3
 800deda:	f001 fd2b 	bl	800f934 <ff_convert>
 800dede:	4603      	mov	r3, r0
 800dee0:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800dee2:	89fb      	ldrh	r3, [r7, #14]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d102      	bne.n	800deee <get_fileinfo+0x4e>
 800dee8:	2300      	movs	r3, #0
 800deea:	61fb      	str	r3, [r7, #28]
 800deec:	e01a      	b.n	800df24 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800deee:	69fb      	ldr	r3, [r7, #28]
 800def0:	2bfe      	cmp	r3, #254	@ 0xfe
 800def2:	d902      	bls.n	800defa <get_fileinfo+0x5a>
 800def4:	2300      	movs	r3, #0
 800def6:	61fb      	str	r3, [r7, #28]
 800def8:	e014      	b.n	800df24 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800defa:	69fb      	ldr	r3, [r7, #28]
 800defc:	1c5a      	adds	r2, r3, #1
 800defe:	61fa      	str	r2, [r7, #28]
 800df00:	89fa      	ldrh	r2, [r7, #14]
 800df02:	b2d1      	uxtb	r1, r2
 800df04:	683a      	ldr	r2, [r7, #0]
 800df06:	4413      	add	r3, r2
 800df08:	460a      	mov	r2, r1
 800df0a:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	68da      	ldr	r2, [r3, #12]
 800df10:	69bb      	ldr	r3, [r7, #24]
 800df12:	1c59      	adds	r1, r3, #1
 800df14:	61b9      	str	r1, [r7, #24]
 800df16:	005b      	lsls	r3, r3, #1
 800df18:	4413      	add	r3, r2
 800df1a:	881b      	ldrh	r3, [r3, #0]
 800df1c:	81fb      	strh	r3, [r7, #14]
 800df1e:	89fb      	ldrh	r3, [r7, #14]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d1d7      	bne.n	800ded4 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800df24:	683a      	ldr	r2, [r7, #0]
 800df26:	69fb      	ldr	r3, [r7, #28]
 800df28:	4413      	add	r3, r2
 800df2a:	3316      	adds	r3, #22
 800df2c:	2200      	movs	r2, #0
 800df2e:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800df30:	2300      	movs	r3, #0
 800df32:	61bb      	str	r3, [r7, #24]
 800df34:	69bb      	ldr	r3, [r7, #24]
 800df36:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800df38:	683a      	ldr	r2, [r7, #0]
 800df3a:	69fb      	ldr	r3, [r7, #28]
 800df3c:	4413      	add	r3, r2
 800df3e:	3316      	adds	r3, #22
 800df40:	781b      	ldrb	r3, [r3, #0]
 800df42:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800df44:	e04d      	b.n	800dfe2 <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6a1a      	ldr	r2, [r3, #32]
 800df4a:	69fb      	ldr	r3, [r7, #28]
 800df4c:	1c59      	adds	r1, r3, #1
 800df4e:	61f9      	str	r1, [r7, #28]
 800df50:	4413      	add	r3, r2
 800df52:	781b      	ldrb	r3, [r3, #0]
 800df54:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800df56:	7dfb      	ldrb	r3, [r7, #23]
 800df58:	2b20      	cmp	r3, #32
 800df5a:	d041      	beq.n	800dfe0 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800df5c:	7dfb      	ldrb	r3, [r7, #23]
 800df5e:	2b05      	cmp	r3, #5
 800df60:	d101      	bne.n	800df66 <get_fileinfo+0xc6>
 800df62:	23e5      	movs	r3, #229	@ 0xe5
 800df64:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800df66:	69fb      	ldr	r3, [r7, #28]
 800df68:	2b09      	cmp	r3, #9
 800df6a:	d10f      	bne.n	800df8c <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800df6c:	89bb      	ldrh	r3, [r7, #12]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d105      	bne.n	800df7e <get_fileinfo+0xde>
 800df72:	683a      	ldr	r2, [r7, #0]
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	4413      	add	r3, r2
 800df78:	3316      	adds	r3, #22
 800df7a:	222e      	movs	r2, #46	@ 0x2e
 800df7c:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800df7e:	69bb      	ldr	r3, [r7, #24]
 800df80:	1c5a      	adds	r2, r3, #1
 800df82:	61ba      	str	r2, [r7, #24]
 800df84:	683a      	ldr	r2, [r7, #0]
 800df86:	4413      	add	r3, r2
 800df88:	222e      	movs	r2, #46	@ 0x2e
 800df8a:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800df8c:	683a      	ldr	r2, [r7, #0]
 800df8e:	69bb      	ldr	r3, [r7, #24]
 800df90:	4413      	add	r3, r2
 800df92:	3309      	adds	r3, #9
 800df94:	7dfa      	ldrb	r2, [r7, #23]
 800df96:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800df98:	89bb      	ldrh	r3, [r7, #12]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d11c      	bne.n	800dfd8 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800df9e:	7dfb      	ldrb	r3, [r7, #23]
 800dfa0:	2b40      	cmp	r3, #64	@ 0x40
 800dfa2:	d913      	bls.n	800dfcc <get_fileinfo+0x12c>
 800dfa4:	7dfb      	ldrb	r3, [r7, #23]
 800dfa6:	2b5a      	cmp	r3, #90	@ 0x5a
 800dfa8:	d810      	bhi.n	800dfcc <get_fileinfo+0x12c>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6a1b      	ldr	r3, [r3, #32]
 800dfae:	330c      	adds	r3, #12
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	461a      	mov	r2, r3
 800dfb4:	69fb      	ldr	r3, [r7, #28]
 800dfb6:	2b08      	cmp	r3, #8
 800dfb8:	d901      	bls.n	800dfbe <get_fileinfo+0x11e>
 800dfba:	2310      	movs	r3, #16
 800dfbc:	e000      	b.n	800dfc0 <get_fileinfo+0x120>
 800dfbe:	2308      	movs	r3, #8
 800dfc0:	4013      	ands	r3, r2
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d002      	beq.n	800dfcc <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800dfc6:	7dfb      	ldrb	r3, [r7, #23]
 800dfc8:	3320      	adds	r3, #32
 800dfca:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800dfcc:	683a      	ldr	r2, [r7, #0]
 800dfce:	69bb      	ldr	r3, [r7, #24]
 800dfd0:	4413      	add	r3, r2
 800dfd2:	3316      	adds	r3, #22
 800dfd4:	7dfa      	ldrb	r2, [r7, #23]
 800dfd6:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800dfd8:	69bb      	ldr	r3, [r7, #24]
 800dfda:	3301      	adds	r3, #1
 800dfdc:	61bb      	str	r3, [r7, #24]
 800dfde:	e000      	b.n	800dfe2 <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800dfe0:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800dfe2:	69fb      	ldr	r3, [r7, #28]
 800dfe4:	2b0a      	cmp	r3, #10
 800dfe6:	d9ae      	bls.n	800df46 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800dfe8:	89bb      	ldrh	r3, [r7, #12]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d10d      	bne.n	800e00a <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800dfee:	683a      	ldr	r2, [r7, #0]
 800dff0:	69bb      	ldr	r3, [r7, #24]
 800dff2:	4413      	add	r3, r2
 800dff4:	3316      	adds	r3, #22
 800dff6:	2200      	movs	r2, #0
 800dff8:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6a1b      	ldr	r3, [r3, #32]
 800dffe:	330c      	adds	r3, #12
 800e000:	781b      	ldrb	r3, [r3, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d101      	bne.n	800e00a <get_fileinfo+0x16a>
 800e006:	2300      	movs	r3, #0
 800e008:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800e00a:	683a      	ldr	r2, [r7, #0]
 800e00c:	69bb      	ldr	r3, [r7, #24]
 800e00e:	4413      	add	r3, r2
 800e010:	3309      	adds	r3, #9
 800e012:	2200      	movs	r2, #0
 800e014:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6a1b      	ldr	r3, [r3, #32]
 800e01a:	7ada      	ldrb	r2, [r3, #11]
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6a1b      	ldr	r3, [r3, #32]
 800e024:	331c      	adds	r3, #28
 800e026:	4618      	mov	r0, r3
 800e028:	f7fe fb13 	bl	800c652 <ld_dword>
 800e02c:	4602      	mov	r2, r0
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6a1b      	ldr	r3, [r3, #32]
 800e036:	3316      	adds	r3, #22
 800e038:	4618      	mov	r0, r3
 800e03a:	f7fe fb0a 	bl	800c652 <ld_dword>
 800e03e:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e040:	68bb      	ldr	r3, [r7, #8]
 800e042:	b29a      	uxth	r2, r3
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	80da      	strh	r2, [r3, #6]
 800e048:	68bb      	ldr	r3, [r7, #8]
 800e04a:	0c1b      	lsrs	r3, r3, #16
 800e04c:	b29a      	uxth	r2, r3
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	809a      	strh	r2, [r3, #4]
 800e052:	e000      	b.n	800e056 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e054:	bf00      	nop
}
 800e056:	3720      	adds	r7, #32
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b08a      	sub	sp, #40	@ 0x28
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
 800e064:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	613b      	str	r3, [r7, #16]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	68db      	ldr	r3, [r3, #12]
 800e072:	60fb      	str	r3, [r7, #12]
 800e074:	2300      	movs	r3, #0
 800e076:	617b      	str	r3, [r7, #20]
 800e078:	697b      	ldr	r3, [r7, #20]
 800e07a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e07c:	69bb      	ldr	r3, [r7, #24]
 800e07e:	1c5a      	adds	r2, r3, #1
 800e080:	61ba      	str	r2, [r7, #24]
 800e082:	693a      	ldr	r2, [r7, #16]
 800e084:	4413      	add	r3, r2
 800e086:	781b      	ldrb	r3, [r3, #0]
 800e088:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800e08a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e08c:	2b1f      	cmp	r3, #31
 800e08e:	d940      	bls.n	800e112 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800e090:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e092:	2b2f      	cmp	r3, #47	@ 0x2f
 800e094:	d006      	beq.n	800e0a4 <create_name+0x48>
 800e096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e098:	2b5c      	cmp	r3, #92	@ 0x5c
 800e09a:	d110      	bne.n	800e0be <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e09c:	e002      	b.n	800e0a4 <create_name+0x48>
 800e09e:	69bb      	ldr	r3, [r7, #24]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	61bb      	str	r3, [r7, #24]
 800e0a4:	693a      	ldr	r2, [r7, #16]
 800e0a6:	69bb      	ldr	r3, [r7, #24]
 800e0a8:	4413      	add	r3, r2
 800e0aa:	781b      	ldrb	r3, [r3, #0]
 800e0ac:	2b2f      	cmp	r3, #47	@ 0x2f
 800e0ae:	d0f6      	beq.n	800e09e <create_name+0x42>
 800e0b0:	693a      	ldr	r2, [r7, #16]
 800e0b2:	69bb      	ldr	r3, [r7, #24]
 800e0b4:	4413      	add	r3, r2
 800e0b6:	781b      	ldrb	r3, [r3, #0]
 800e0b8:	2b5c      	cmp	r3, #92	@ 0x5c
 800e0ba:	d0f0      	beq.n	800e09e <create_name+0x42>
			break;
 800e0bc:	e02a      	b.n	800e114 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	2bfe      	cmp	r3, #254	@ 0xfe
 800e0c2:	d901      	bls.n	800e0c8 <create_name+0x6c>
 800e0c4:	2306      	movs	r3, #6
 800e0c6:	e17d      	b.n	800e3c4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e0c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e0ca:	b2db      	uxtb	r3, r3
 800e0cc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e0ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e0d0:	2101      	movs	r1, #1
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f001 fc2e 	bl	800f934 <ff_convert>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e0dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d101      	bne.n	800e0e6 <create_name+0x8a>
 800e0e2:	2306      	movs	r3, #6
 800e0e4:	e16e      	b.n	800e3c4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800e0e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e0e8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e0ea:	d809      	bhi.n	800e100 <create_name+0xa4>
 800e0ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	488d      	ldr	r0, [pc, #564]	@ (800e328 <create_name+0x2cc>)
 800e0f2:	f7fe fb7b 	bl	800c7ec <chk_chr>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d001      	beq.n	800e100 <create_name+0xa4>
 800e0fc:	2306      	movs	r3, #6
 800e0fe:	e161      	b.n	800e3c4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	1c5a      	adds	r2, r3, #1
 800e104:	617a      	str	r2, [r7, #20]
 800e106:	005b      	lsls	r3, r3, #1
 800e108:	68fa      	ldr	r2, [r7, #12]
 800e10a:	4413      	add	r3, r2
 800e10c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e10e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e110:	e7b4      	b.n	800e07c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800e112:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e114:	693a      	ldr	r2, [r7, #16]
 800e116:	69bb      	ldr	r3, [r7, #24]
 800e118:	441a      	add	r2, r3
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e11e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e120:	2b1f      	cmp	r3, #31
 800e122:	d801      	bhi.n	800e128 <create_name+0xcc>
 800e124:	2304      	movs	r3, #4
 800e126:	e000      	b.n	800e12a <create_name+0xce>
 800e128:	2300      	movs	r3, #0
 800e12a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e12e:	e011      	b.n	800e154 <create_name+0xf8>
		w = lfn[di - 1];
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e136:	3b01      	subs	r3, #1
 800e138:	005b      	lsls	r3, r3, #1
 800e13a:	68fa      	ldr	r2, [r7, #12]
 800e13c:	4413      	add	r3, r2
 800e13e:	881b      	ldrh	r3, [r3, #0]
 800e140:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800e142:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e144:	2b20      	cmp	r3, #32
 800e146:	d002      	beq.n	800e14e <create_name+0xf2>
 800e148:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e14a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e14c:	d106      	bne.n	800e15c <create_name+0x100>
		di--;
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	3b01      	subs	r3, #1
 800e152:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e154:	697b      	ldr	r3, [r7, #20]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d1ea      	bne.n	800e130 <create_name+0xd4>
 800e15a:	e000      	b.n	800e15e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800e15c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	005b      	lsls	r3, r3, #1
 800e162:	68fa      	ldr	r2, [r7, #12]
 800e164:	4413      	add	r3, r2
 800e166:	2200      	movs	r2, #0
 800e168:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d101      	bne.n	800e174 <create_name+0x118>
 800e170:	2306      	movs	r3, #6
 800e172:	e127      	b.n	800e3c4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	3324      	adds	r3, #36	@ 0x24
 800e178:	220b      	movs	r2, #11
 800e17a:	2120      	movs	r1, #32
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7fe faf3 	bl	800c768 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e182:	2300      	movs	r3, #0
 800e184:	61bb      	str	r3, [r7, #24]
 800e186:	e002      	b.n	800e18e <create_name+0x132>
 800e188:	69bb      	ldr	r3, [r7, #24]
 800e18a:	3301      	adds	r3, #1
 800e18c:	61bb      	str	r3, [r7, #24]
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	005b      	lsls	r3, r3, #1
 800e192:	68fa      	ldr	r2, [r7, #12]
 800e194:	4413      	add	r3, r2
 800e196:	881b      	ldrh	r3, [r3, #0]
 800e198:	2b20      	cmp	r3, #32
 800e19a:	d0f5      	beq.n	800e188 <create_name+0x12c>
 800e19c:	69bb      	ldr	r3, [r7, #24]
 800e19e:	005b      	lsls	r3, r3, #1
 800e1a0:	68fa      	ldr	r2, [r7, #12]
 800e1a2:	4413      	add	r3, r2
 800e1a4:	881b      	ldrh	r3, [r3, #0]
 800e1a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e1a8:	d0ee      	beq.n	800e188 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e1aa:	69bb      	ldr	r3, [r7, #24]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d009      	beq.n	800e1c4 <create_name+0x168>
 800e1b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e1b4:	f043 0303 	orr.w	r3, r3, #3
 800e1b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e1bc:	e002      	b.n	800e1c4 <create_name+0x168>
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	3b01      	subs	r3, #1
 800e1c2:	617b      	str	r3, [r7, #20]
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d009      	beq.n	800e1de <create_name+0x182>
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e1d0:	3b01      	subs	r3, #1
 800e1d2:	005b      	lsls	r3, r3, #1
 800e1d4:	68fa      	ldr	r2, [r7, #12]
 800e1d6:	4413      	add	r3, r2
 800e1d8:	881b      	ldrh	r3, [r3, #0]
 800e1da:	2b2e      	cmp	r3, #46	@ 0x2e
 800e1dc:	d1ef      	bne.n	800e1be <create_name+0x162>

	i = b = 0; ni = 8;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	623b      	str	r3, [r7, #32]
 800e1e8:	2308      	movs	r3, #8
 800e1ea:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e1ec:	69bb      	ldr	r3, [r7, #24]
 800e1ee:	1c5a      	adds	r2, r3, #1
 800e1f0:	61ba      	str	r2, [r7, #24]
 800e1f2:	005b      	lsls	r3, r3, #1
 800e1f4:	68fa      	ldr	r2, [r7, #12]
 800e1f6:	4413      	add	r3, r2
 800e1f8:	881b      	ldrh	r3, [r3, #0]
 800e1fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800e1fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	f000 8090 	beq.w	800e324 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800e204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e206:	2b20      	cmp	r3, #32
 800e208:	d006      	beq.n	800e218 <create_name+0x1bc>
 800e20a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e20c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e20e:	d10a      	bne.n	800e226 <create_name+0x1ca>
 800e210:	69ba      	ldr	r2, [r7, #24]
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	429a      	cmp	r2, r3
 800e216:	d006      	beq.n	800e226 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800e218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e21c:	f043 0303 	orr.w	r3, r3, #3
 800e220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e224:	e07d      	b.n	800e322 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800e226:	6a3a      	ldr	r2, [r7, #32]
 800e228:	69fb      	ldr	r3, [r7, #28]
 800e22a:	429a      	cmp	r2, r3
 800e22c:	d203      	bcs.n	800e236 <create_name+0x1da>
 800e22e:	69ba      	ldr	r2, [r7, #24]
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	429a      	cmp	r2, r3
 800e234:	d123      	bne.n	800e27e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800e236:	69fb      	ldr	r3, [r7, #28]
 800e238:	2b0b      	cmp	r3, #11
 800e23a:	d106      	bne.n	800e24a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800e23c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e240:	f043 0303 	orr.w	r3, r3, #3
 800e244:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e248:	e075      	b.n	800e336 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800e24a:	69ba      	ldr	r2, [r7, #24]
 800e24c:	697b      	ldr	r3, [r7, #20]
 800e24e:	429a      	cmp	r2, r3
 800e250:	d005      	beq.n	800e25e <create_name+0x202>
 800e252:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e256:	f043 0303 	orr.w	r3, r3, #3
 800e25a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800e25e:	69ba      	ldr	r2, [r7, #24]
 800e260:	697b      	ldr	r3, [r7, #20]
 800e262:	429a      	cmp	r2, r3
 800e264:	d866      	bhi.n	800e334 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800e266:	697b      	ldr	r3, [r7, #20]
 800e268:	61bb      	str	r3, [r7, #24]
 800e26a:	2308      	movs	r3, #8
 800e26c:	623b      	str	r3, [r7, #32]
 800e26e:	230b      	movs	r3, #11
 800e270:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800e272:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e27c:	e051      	b.n	800e322 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800e27e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e280:	2b7f      	cmp	r3, #127	@ 0x7f
 800e282:	d914      	bls.n	800e2ae <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800e284:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e286:	2100      	movs	r1, #0
 800e288:	4618      	mov	r0, r3
 800e28a:	f001 fb53 	bl	800f934 <ff_convert>
 800e28e:	4603      	mov	r3, r0
 800e290:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800e292:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e294:	2b00      	cmp	r3, #0
 800e296:	d004      	beq.n	800e2a2 <create_name+0x246>
 800e298:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e29a:	3b80      	subs	r3, #128	@ 0x80
 800e29c:	4a23      	ldr	r2, [pc, #140]	@ (800e32c <create_name+0x2d0>)
 800e29e:	5cd3      	ldrb	r3, [r2, r3]
 800e2a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800e2a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2a6:	f043 0302 	orr.w	r3, r3, #2
 800e2aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800e2ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d007      	beq.n	800e2c4 <create_name+0x268>
 800e2b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	481d      	ldr	r0, [pc, #116]	@ (800e330 <create_name+0x2d4>)
 800e2ba:	f7fe fa97 	bl	800c7ec <chk_chr>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d008      	beq.n	800e2d6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800e2c4:	235f      	movs	r3, #95	@ 0x5f
 800e2c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2cc:	f043 0303 	orr.w	r3, r3, #3
 800e2d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e2d4:	e01b      	b.n	800e30e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800e2d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2d8:	2b40      	cmp	r3, #64	@ 0x40
 800e2da:	d909      	bls.n	800e2f0 <create_name+0x294>
 800e2dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2de:	2b5a      	cmp	r3, #90	@ 0x5a
 800e2e0:	d806      	bhi.n	800e2f0 <create_name+0x294>
					b |= 2;
 800e2e2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e2e6:	f043 0302 	orr.w	r3, r3, #2
 800e2ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e2ee:	e00e      	b.n	800e30e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800e2f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2f2:	2b60      	cmp	r3, #96	@ 0x60
 800e2f4:	d90b      	bls.n	800e30e <create_name+0x2b2>
 800e2f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e2f8:	2b7a      	cmp	r3, #122	@ 0x7a
 800e2fa:	d808      	bhi.n	800e30e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800e2fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e300:	f043 0301 	orr.w	r3, r3, #1
 800e304:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e308:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e30a:	3b20      	subs	r3, #32
 800e30c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800e30e:	6a3b      	ldr	r3, [r7, #32]
 800e310:	1c5a      	adds	r2, r3, #1
 800e312:	623a      	str	r2, [r7, #32]
 800e314:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e316:	b2d1      	uxtb	r1, r2
 800e318:	687a      	ldr	r2, [r7, #4]
 800e31a:	4413      	add	r3, r2
 800e31c:	460a      	mov	r2, r1
 800e31e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800e322:	e763      	b.n	800e1ec <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800e324:	bf00      	nop
 800e326:	e006      	b.n	800e336 <create_name+0x2da>
 800e328:	0801045c 	.word	0x0801045c
 800e32c:	08010538 	.word	0x08010538
 800e330:	08010468 	.word	0x08010468
			if (si > di) break;			/* No extension */
 800e334:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800e33c:	2be5      	cmp	r3, #229	@ 0xe5
 800e33e:	d103      	bne.n	800e348 <create_name+0x2ec>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	2205      	movs	r2, #5
 800e344:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800e348:	69fb      	ldr	r3, [r7, #28]
 800e34a:	2b08      	cmp	r3, #8
 800e34c:	d104      	bne.n	800e358 <create_name+0x2fc>
 800e34e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800e358:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e35c:	f003 030c 	and.w	r3, r3, #12
 800e360:	2b0c      	cmp	r3, #12
 800e362:	d005      	beq.n	800e370 <create_name+0x314>
 800e364:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e368:	f003 0303 	and.w	r3, r3, #3
 800e36c:	2b03      	cmp	r3, #3
 800e36e:	d105      	bne.n	800e37c <create_name+0x320>
 800e370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e374:	f043 0302 	orr.w	r3, r3, #2
 800e378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800e37c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e380:	f003 0302 	and.w	r3, r3, #2
 800e384:	2b00      	cmp	r3, #0
 800e386:	d117      	bne.n	800e3b8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800e388:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e38c:	f003 0303 	and.w	r3, r3, #3
 800e390:	2b01      	cmp	r3, #1
 800e392:	d105      	bne.n	800e3a0 <create_name+0x344>
 800e394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e398:	f043 0310 	orr.w	r3, r3, #16
 800e39c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800e3a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e3a4:	f003 030c 	and.w	r3, r3, #12
 800e3a8:	2b04      	cmp	r3, #4
 800e3aa:	d105      	bne.n	800e3b8 <create_name+0x35c>
 800e3ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3b0:	f043 0308 	orr.w	r3, r3, #8
 800e3b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e3be:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800e3c2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	3728      	adds	r7, #40	@ 0x28
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}

0800e3cc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b086      	sub	sp, #24
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
 800e3d4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e3e0:	e002      	b.n	800e3e8 <follow_path+0x1c>
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	3301      	adds	r3, #1
 800e3e6:	603b      	str	r3, [r7, #0]
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	781b      	ldrb	r3, [r3, #0]
 800e3ec:	2b2f      	cmp	r3, #47	@ 0x2f
 800e3ee:	d0f8      	beq.n	800e3e2 <follow_path+0x16>
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	2b5c      	cmp	r3, #92	@ 0x5c
 800e3f6:	d0f4      	beq.n	800e3e2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	781b      	ldrb	r3, [r3, #0]
 800e402:	2b1f      	cmp	r3, #31
 800e404:	d80a      	bhi.n	800e41c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2280      	movs	r2, #128	@ 0x80
 800e40a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800e40e:	2100      	movs	r1, #0
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	f7fe ff34 	bl	800d27e <dir_sdi>
 800e416:	4603      	mov	r3, r0
 800e418:	75fb      	strb	r3, [r7, #23]
 800e41a:	e043      	b.n	800e4a4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e41c:	463b      	mov	r3, r7
 800e41e:	4619      	mov	r1, r3
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f7ff fe1b 	bl	800e05c <create_name>
 800e426:	4603      	mov	r3, r0
 800e428:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e42a:	7dfb      	ldrb	r3, [r7, #23]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d134      	bne.n	800e49a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f7ff fb7d 	bl	800db30 <dir_find>
 800e436:	4603      	mov	r3, r0
 800e438:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e440:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e442:	7dfb      	ldrb	r3, [r7, #23]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d00a      	beq.n	800e45e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e448:	7dfb      	ldrb	r3, [r7, #23]
 800e44a:	2b04      	cmp	r3, #4
 800e44c:	d127      	bne.n	800e49e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e44e:	7afb      	ldrb	r3, [r7, #11]
 800e450:	f003 0304 	and.w	r3, r3, #4
 800e454:	2b00      	cmp	r3, #0
 800e456:	d122      	bne.n	800e49e <follow_path+0xd2>
 800e458:	2305      	movs	r3, #5
 800e45a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e45c:	e01f      	b.n	800e49e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e45e:	7afb      	ldrb	r3, [r7, #11]
 800e460:	f003 0304 	and.w	r3, r3, #4
 800e464:	2b00      	cmp	r3, #0
 800e466:	d11c      	bne.n	800e4a2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	799b      	ldrb	r3, [r3, #6]
 800e46c:	f003 0310 	and.w	r3, r3, #16
 800e470:	2b00      	cmp	r3, #0
 800e472:	d102      	bne.n	800e47a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e474:	2305      	movs	r3, #5
 800e476:	75fb      	strb	r3, [r7, #23]
 800e478:	e014      	b.n	800e4a4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	695b      	ldr	r3, [r3, #20]
 800e484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e488:	4413      	add	r3, r2
 800e48a:	4619      	mov	r1, r3
 800e48c:	68f8      	ldr	r0, [r7, #12]
 800e48e:	f7ff f87d 	bl	800d58c <ld_clust>
 800e492:	4602      	mov	r2, r0
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e498:	e7c0      	b.n	800e41c <follow_path+0x50>
			if (res != FR_OK) break;
 800e49a:	bf00      	nop
 800e49c:	e002      	b.n	800e4a4 <follow_path+0xd8>
				break;
 800e49e:	bf00      	nop
 800e4a0:	e000      	b.n	800e4a4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e4a2:	bf00      	nop
			}
		}
	}

	return res;
 800e4a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3718      	adds	r7, #24
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}

0800e4ae <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e4ae:	b480      	push	{r7}
 800e4b0:	b087      	sub	sp, #28
 800e4b2:	af00      	add	r7, sp, #0
 800e4b4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ba:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d031      	beq.n	800e528 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	617b      	str	r3, [r7, #20]
 800e4ca:	e002      	b.n	800e4d2 <get_ldnumber+0x24>
 800e4cc:	697b      	ldr	r3, [r7, #20]
 800e4ce:	3301      	adds	r3, #1
 800e4d0:	617b      	str	r3, [r7, #20]
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	2b1f      	cmp	r3, #31
 800e4d8:	d903      	bls.n	800e4e2 <get_ldnumber+0x34>
 800e4da:	697b      	ldr	r3, [r7, #20]
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	2b3a      	cmp	r3, #58	@ 0x3a
 800e4e0:	d1f4      	bne.n	800e4cc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e4e2:	697b      	ldr	r3, [r7, #20]
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	2b3a      	cmp	r3, #58	@ 0x3a
 800e4e8:	d11c      	bne.n	800e524 <get_ldnumber+0x76>
			tp = *path;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	1c5a      	adds	r2, r3, #1
 800e4f4:	60fa      	str	r2, [r7, #12]
 800e4f6:	781b      	ldrb	r3, [r3, #0]
 800e4f8:	3b30      	subs	r3, #48	@ 0x30
 800e4fa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	2b09      	cmp	r3, #9
 800e500:	d80e      	bhi.n	800e520 <get_ldnumber+0x72>
 800e502:	68fa      	ldr	r2, [r7, #12]
 800e504:	697b      	ldr	r3, [r7, #20]
 800e506:	429a      	cmp	r2, r3
 800e508:	d10a      	bne.n	800e520 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d107      	bne.n	800e520 <get_ldnumber+0x72>
					vol = (int)i;
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e514:	697b      	ldr	r3, [r7, #20]
 800e516:	3301      	adds	r3, #1
 800e518:	617b      	str	r3, [r7, #20]
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	697a      	ldr	r2, [r7, #20]
 800e51e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	e002      	b.n	800e52a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e524:	2300      	movs	r3, #0
 800e526:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e528:	693b      	ldr	r3, [r7, #16]
}
 800e52a:	4618      	mov	r0, r3
 800e52c:	371c      	adds	r7, #28
 800e52e:	46bd      	mov	sp, r7
 800e530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e534:	4770      	bx	lr
	...

0800e538 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
 800e540:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	2200      	movs	r2, #0
 800e546:	70da      	strb	r2, [r3, #3]
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f04f 32ff 	mov.w	r2, #4294967295
 800e54e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e550:	6839      	ldr	r1, [r7, #0]
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f7fe fb16 	bl	800cb84 <move_window>
 800e558:	4603      	mov	r3, r0
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d001      	beq.n	800e562 <check_fs+0x2a>
 800e55e:	2304      	movs	r3, #4
 800e560:	e038      	b.n	800e5d4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	3334      	adds	r3, #52	@ 0x34
 800e566:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7fe f858 	bl	800c620 <ld_word>
 800e570:	4603      	mov	r3, r0
 800e572:	461a      	mov	r2, r3
 800e574:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e578:	429a      	cmp	r2, r3
 800e57a:	d001      	beq.n	800e580 <check_fs+0x48>
 800e57c:	2303      	movs	r3, #3
 800e57e:	e029      	b.n	800e5d4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e586:	2be9      	cmp	r3, #233	@ 0xe9
 800e588:	d009      	beq.n	800e59e <check_fs+0x66>
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e590:	2beb      	cmp	r3, #235	@ 0xeb
 800e592:	d11e      	bne.n	800e5d2 <check_fs+0x9a>
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e59a:	2b90      	cmp	r3, #144	@ 0x90
 800e59c:	d119      	bne.n	800e5d2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	3334      	adds	r3, #52	@ 0x34
 800e5a2:	3336      	adds	r3, #54	@ 0x36
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	f7fe f854 	bl	800c652 <ld_dword>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e5b0:	4a0a      	ldr	r2, [pc, #40]	@ (800e5dc <check_fs+0xa4>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d101      	bne.n	800e5ba <check_fs+0x82>
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	e00c      	b.n	800e5d4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	3334      	adds	r3, #52	@ 0x34
 800e5be:	3352      	adds	r3, #82	@ 0x52
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7fe f846 	bl	800c652 <ld_dword>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	4a05      	ldr	r2, [pc, #20]	@ (800e5e0 <check_fs+0xa8>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d101      	bne.n	800e5d2 <check_fs+0x9a>
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	e000      	b.n	800e5d4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e5d2:	2302      	movs	r3, #2
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3708      	adds	r7, #8
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	00544146 	.word	0x00544146
 800e5e0:	33544146 	.word	0x33544146

0800e5e4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b096      	sub	sp, #88	@ 0x58
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	60f8      	str	r0, [r7, #12]
 800e5ec:	60b9      	str	r1, [r7, #8]
 800e5ee:	4613      	mov	r3, r2
 800e5f0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e5f8:	68f8      	ldr	r0, [r7, #12]
 800e5fa:	f7ff ff58 	bl	800e4ae <get_ldnumber>
 800e5fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e602:	2b00      	cmp	r3, #0
 800e604:	da01      	bge.n	800e60a <find_volume+0x26>
 800e606:	230b      	movs	r3, #11
 800e608:	e230      	b.n	800ea6c <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e60a:	4aa1      	ldr	r2, [pc, #644]	@ (800e890 <find_volume+0x2ac>)
 800e60c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e60e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e612:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e616:	2b00      	cmp	r3, #0
 800e618:	d101      	bne.n	800e61e <find_volume+0x3a>
 800e61a:	230c      	movs	r3, #12
 800e61c:	e226      	b.n	800ea6c <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e61e:	68bb      	ldr	r3, [r7, #8]
 800e620:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e622:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e624:	79fb      	ldrb	r3, [r7, #7]
 800e626:	f023 0301 	bic.w	r3, r3, #1
 800e62a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e62e:	781b      	ldrb	r3, [r3, #0]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d01a      	beq.n	800e66a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e636:	785b      	ldrb	r3, [r3, #1]
 800e638:	4618      	mov	r0, r3
 800e63a:	f7fd ff53 	bl	800c4e4 <disk_status>
 800e63e:	4603      	mov	r3, r0
 800e640:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e644:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e648:	f003 0301 	and.w	r3, r3, #1
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d10c      	bne.n	800e66a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e650:	79fb      	ldrb	r3, [r7, #7]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d007      	beq.n	800e666 <find_volume+0x82>
 800e656:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e65a:	f003 0304 	and.w	r3, r3, #4
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d001      	beq.n	800e666 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e662:	230a      	movs	r3, #10
 800e664:	e202      	b.n	800ea6c <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800e666:	2300      	movs	r3, #0
 800e668:	e200      	b.n	800ea6c <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e66c:	2200      	movs	r2, #0
 800e66e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e672:	b2da      	uxtb	r2, r3
 800e674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e676:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e67a:	785b      	ldrb	r3, [r3, #1]
 800e67c:	4618      	mov	r0, r3
 800e67e:	f7fd ff4b 	bl	800c518 <disk_initialize>
 800e682:	4603      	mov	r3, r0
 800e684:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e688:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e68c:	f003 0301 	and.w	r3, r3, #1
 800e690:	2b00      	cmp	r3, #0
 800e692:	d001      	beq.n	800e698 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e694:	2303      	movs	r3, #3
 800e696:	e1e9      	b.n	800ea6c <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e698:	79fb      	ldrb	r3, [r7, #7]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d007      	beq.n	800e6ae <find_volume+0xca>
 800e69e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e6a2:	f003 0304 	and.w	r3, r3, #4
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d001      	beq.n	800e6ae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e6aa:	230a      	movs	r3, #10
 800e6ac:	e1de      	b.n	800ea6c <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e6b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e6b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e6b6:	f7ff ff3f 	bl	800e538 <check_fs>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e6c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e6c4:	2b02      	cmp	r3, #2
 800e6c6:	d149      	bne.n	800e75c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800e6cc:	e01e      	b.n	800e70c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6d0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e6d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6d6:	011b      	lsls	r3, r3, #4
 800e6d8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e6dc:	4413      	add	r3, r2
 800e6de:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e6e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6e2:	3304      	adds	r3, #4
 800e6e4:	781b      	ldrb	r3, [r3, #0]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d006      	beq.n	800e6f8 <find_volume+0x114>
 800e6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ec:	3308      	adds	r3, #8
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f7fd ffaf 	bl	800c652 <ld_dword>
 800e6f4:	4602      	mov	r2, r0
 800e6f6:	e000      	b.n	800e6fa <find_volume+0x116>
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	3358      	adds	r3, #88	@ 0x58
 800e700:	443b      	add	r3, r7
 800e702:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e708:	3301      	adds	r3, #1
 800e70a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e70c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e70e:	2b03      	cmp	r3, #3
 800e710:	d9dd      	bls.n	800e6ce <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e712:	2300      	movs	r3, #0
 800e714:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d002      	beq.n	800e722 <find_volume+0x13e>
 800e71c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e71e:	3b01      	subs	r3, #1
 800e720:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	3358      	adds	r3, #88	@ 0x58
 800e728:	443b      	add	r3, r7
 800e72a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e72e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e732:	2b00      	cmp	r3, #0
 800e734:	d005      	beq.n	800e742 <find_volume+0x15e>
 800e736:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e738:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e73a:	f7ff fefd 	bl	800e538 <check_fs>
 800e73e:	4603      	mov	r3, r0
 800e740:	e000      	b.n	800e744 <find_volume+0x160>
 800e742:	2303      	movs	r3, #3
 800e744:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e748:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d905      	bls.n	800e75c <find_volume+0x178>
 800e750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e752:	3301      	adds	r3, #1
 800e754:	643b      	str	r3, [r7, #64]	@ 0x40
 800e756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e758:	2b03      	cmp	r3, #3
 800e75a:	d9e2      	bls.n	800e722 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e75c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e760:	2b04      	cmp	r3, #4
 800e762:	d101      	bne.n	800e768 <find_volume+0x184>
 800e764:	2301      	movs	r3, #1
 800e766:	e181      	b.n	800ea6c <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e768:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e76c:	2b01      	cmp	r3, #1
 800e76e:	d901      	bls.n	800e774 <find_volume+0x190>
 800e770:	230d      	movs	r3, #13
 800e772:	e17b      	b.n	800ea6c <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e776:	3334      	adds	r3, #52	@ 0x34
 800e778:	330b      	adds	r3, #11
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7fd ff50 	bl	800c620 <ld_word>
 800e780:	4603      	mov	r3, r0
 800e782:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e786:	d001      	beq.n	800e78c <find_volume+0x1a8>
 800e788:	230d      	movs	r3, #13
 800e78a:	e16f      	b.n	800ea6c <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e78e:	3334      	adds	r3, #52	@ 0x34
 800e790:	3316      	adds	r3, #22
 800e792:	4618      	mov	r0, r3
 800e794:	f7fd ff44 	bl	800c620 <ld_word>
 800e798:	4603      	mov	r3, r0
 800e79a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e79c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d106      	bne.n	800e7b0 <find_volume+0x1cc>
 800e7a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7a4:	3334      	adds	r3, #52	@ 0x34
 800e7a6:	3324      	adds	r3, #36	@ 0x24
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	f7fd ff52 	bl	800c652 <ld_dword>
 800e7ae:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e7b4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7b8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800e7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7be:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7c2:	789b      	ldrb	r3, [r3, #2]
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	d005      	beq.n	800e7d4 <find_volume+0x1f0>
 800e7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ca:	789b      	ldrb	r3, [r3, #2]
 800e7cc:	2b02      	cmp	r3, #2
 800e7ce:	d001      	beq.n	800e7d4 <find_volume+0x1f0>
 800e7d0:	230d      	movs	r3, #13
 800e7d2:	e14b      	b.n	800ea6c <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7d6:	789b      	ldrb	r3, [r3, #2]
 800e7d8:	461a      	mov	r2, r3
 800e7da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7dc:	fb02 f303 	mul.w	r3, r2, r3
 800e7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7e8:	461a      	mov	r2, r3
 800e7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f0:	895b      	ldrh	r3, [r3, #10]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d008      	beq.n	800e808 <find_volume+0x224>
 800e7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f8:	895b      	ldrh	r3, [r3, #10]
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7fe:	895b      	ldrh	r3, [r3, #10]
 800e800:	3b01      	subs	r3, #1
 800e802:	4013      	ands	r3, r2
 800e804:	2b00      	cmp	r3, #0
 800e806:	d001      	beq.n	800e80c <find_volume+0x228>
 800e808:	230d      	movs	r3, #13
 800e80a:	e12f      	b.n	800ea6c <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e80e:	3334      	adds	r3, #52	@ 0x34
 800e810:	3311      	adds	r3, #17
 800e812:	4618      	mov	r0, r3
 800e814:	f7fd ff04 	bl	800c620 <ld_word>
 800e818:	4603      	mov	r3, r0
 800e81a:	461a      	mov	r2, r3
 800e81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e81e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e822:	891b      	ldrh	r3, [r3, #8]
 800e824:	f003 030f 	and.w	r3, r3, #15
 800e828:	b29b      	uxth	r3, r3
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d001      	beq.n	800e832 <find_volume+0x24e>
 800e82e:	230d      	movs	r3, #13
 800e830:	e11c      	b.n	800ea6c <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e834:	3334      	adds	r3, #52	@ 0x34
 800e836:	3313      	adds	r3, #19
 800e838:	4618      	mov	r0, r3
 800e83a:	f7fd fef1 	bl	800c620 <ld_word>
 800e83e:	4603      	mov	r3, r0
 800e840:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e842:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e844:	2b00      	cmp	r3, #0
 800e846:	d106      	bne.n	800e856 <find_volume+0x272>
 800e848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e84a:	3334      	adds	r3, #52	@ 0x34
 800e84c:	3320      	adds	r3, #32
 800e84e:	4618      	mov	r0, r3
 800e850:	f7fd feff 	bl	800c652 <ld_dword>
 800e854:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e858:	3334      	adds	r3, #52	@ 0x34
 800e85a:	330e      	adds	r3, #14
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fd fedf 	bl	800c620 <ld_word>
 800e862:	4603      	mov	r3, r0
 800e864:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e866:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d101      	bne.n	800e870 <find_volume+0x28c>
 800e86c:	230d      	movs	r3, #13
 800e86e:	e0fd      	b.n	800ea6c <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e870:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e874:	4413      	add	r3, r2
 800e876:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e878:	8912      	ldrh	r2, [r2, #8]
 800e87a:	0912      	lsrs	r2, r2, #4
 800e87c:	b292      	uxth	r2, r2
 800e87e:	4413      	add	r3, r2
 800e880:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e886:	429a      	cmp	r2, r3
 800e888:	d204      	bcs.n	800e894 <find_volume+0x2b0>
 800e88a:	230d      	movs	r3, #13
 800e88c:	e0ee      	b.n	800ea6c <find_volume+0x488>
 800e88e:	bf00      	nop
 800e890:	20001c48 	.word	0x20001c48
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e894:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e898:	1ad3      	subs	r3, r2, r3
 800e89a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e89c:	8952      	ldrh	r2, [r2, #10]
 800e89e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8a2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d101      	bne.n	800e8ae <find_volume+0x2ca>
 800e8aa:	230d      	movs	r3, #13
 800e8ac:	e0de      	b.n	800ea6c <find_volume+0x488>
		fmt = FS_FAT32;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8b6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e8ba:	4293      	cmp	r3, r2
 800e8bc:	d802      	bhi.n	800e8c4 <find_volume+0x2e0>
 800e8be:	2302      	movs	r3, #2
 800e8c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e8ca:	4293      	cmp	r3, r2
 800e8cc:	d802      	bhi.n	800e8d4 <find_volume+0x2f0>
 800e8ce:	2301      	movs	r3, #1
 800e8d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8d6:	1c9a      	adds	r2, r3, #2
 800e8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8da:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e8e0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e8e2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e8e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e8e6:	441a      	add	r2, r3
 800e8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8ea:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e8ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f0:	441a      	add	r2, r3
 800e8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8f4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800e8f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e8fa:	2b03      	cmp	r3, #3
 800e8fc:	d11e      	bne.n	800e93c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e900:	3334      	adds	r3, #52	@ 0x34
 800e902:	332a      	adds	r3, #42	@ 0x2a
 800e904:	4618      	mov	r0, r3
 800e906:	f7fd fe8b 	bl	800c620 <ld_word>
 800e90a:	4603      	mov	r3, r0
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d001      	beq.n	800e914 <find_volume+0x330>
 800e910:	230d      	movs	r3, #13
 800e912:	e0ab      	b.n	800ea6c <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e916:	891b      	ldrh	r3, [r3, #8]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d001      	beq.n	800e920 <find_volume+0x33c>
 800e91c:	230d      	movs	r3, #13
 800e91e:	e0a5      	b.n	800ea6c <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e922:	3334      	adds	r3, #52	@ 0x34
 800e924:	332c      	adds	r3, #44	@ 0x2c
 800e926:	4618      	mov	r0, r3
 800e928:	f7fd fe93 	bl	800c652 <ld_dword>
 800e92c:	4602      	mov	r2, r0
 800e92e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e930:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e934:	699b      	ldr	r3, [r3, #24]
 800e936:	009b      	lsls	r3, r3, #2
 800e938:	647b      	str	r3, [r7, #68]	@ 0x44
 800e93a:	e01f      	b.n	800e97c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e93c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e93e:	891b      	ldrh	r3, [r3, #8]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d101      	bne.n	800e948 <find_volume+0x364>
 800e944:	230d      	movs	r3, #13
 800e946:	e091      	b.n	800ea6c <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e94a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e94c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e94e:	441a      	add	r2, r3
 800e950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e952:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e954:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e958:	2b02      	cmp	r3, #2
 800e95a:	d103      	bne.n	800e964 <find_volume+0x380>
 800e95c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e95e:	699b      	ldr	r3, [r3, #24]
 800e960:	005b      	lsls	r3, r3, #1
 800e962:	e00a      	b.n	800e97a <find_volume+0x396>
 800e964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e966:	699a      	ldr	r2, [r3, #24]
 800e968:	4613      	mov	r3, r2
 800e96a:	005b      	lsls	r3, r3, #1
 800e96c:	4413      	add	r3, r2
 800e96e:	085a      	lsrs	r2, r3, #1
 800e970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e972:	699b      	ldr	r3, [r3, #24]
 800e974:	f003 0301 	and.w	r3, r3, #1
 800e978:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e97a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e97e:	69da      	ldr	r2, [r3, #28]
 800e980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e982:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e986:	0a5b      	lsrs	r3, r3, #9
 800e988:	429a      	cmp	r2, r3
 800e98a:	d201      	bcs.n	800e990 <find_volume+0x3ac>
 800e98c:	230d      	movs	r3, #13
 800e98e:	e06d      	b.n	800ea6c <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e992:	f04f 32ff 	mov.w	r2, #4294967295
 800e996:	615a      	str	r2, [r3, #20]
 800e998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e99a:	695a      	ldr	r2, [r3, #20]
 800e99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e99e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9a2:	2280      	movs	r2, #128	@ 0x80
 800e9a4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e9a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e9aa:	2b03      	cmp	r3, #3
 800e9ac:	d149      	bne.n	800ea42 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9b0:	3334      	adds	r3, #52	@ 0x34
 800e9b2:	3330      	adds	r3, #48	@ 0x30
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	f7fd fe33 	bl	800c620 <ld_word>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b01      	cmp	r3, #1
 800e9be:	d140      	bne.n	800ea42 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e9c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9c2:	3301      	adds	r3, #1
 800e9c4:	4619      	mov	r1, r3
 800e9c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e9c8:	f7fe f8dc 	bl	800cb84 <move_window>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d137      	bne.n	800ea42 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9da:	3334      	adds	r3, #52	@ 0x34
 800e9dc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7fd fe1d 	bl	800c620 <ld_word>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d127      	bne.n	800ea42 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9f4:	3334      	adds	r3, #52	@ 0x34
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	f7fd fe2b 	bl	800c652 <ld_dword>
 800e9fc:	4603      	mov	r3, r0
 800e9fe:	4a1d      	ldr	r2, [pc, #116]	@ (800ea74 <find_volume+0x490>)
 800ea00:	4293      	cmp	r3, r2
 800ea02:	d11e      	bne.n	800ea42 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ea04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea06:	3334      	adds	r3, #52	@ 0x34
 800ea08:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f7fd fe20 	bl	800c652 <ld_dword>
 800ea12:	4603      	mov	r3, r0
 800ea14:	4a18      	ldr	r2, [pc, #96]	@ (800ea78 <find_volume+0x494>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d113      	bne.n	800ea42 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ea1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea1c:	3334      	adds	r3, #52	@ 0x34
 800ea1e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ea22:	4618      	mov	r0, r3
 800ea24:	f7fd fe15 	bl	800c652 <ld_dword>
 800ea28:	4602      	mov	r2, r0
 800ea2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea2c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ea2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea30:	3334      	adds	r3, #52	@ 0x34
 800ea32:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ea36:	4618      	mov	r0, r3
 800ea38:	f7fd fe0b 	bl	800c652 <ld_dword>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea40:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ea42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea44:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ea48:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ea4a:	4b0c      	ldr	r3, [pc, #48]	@ (800ea7c <find_volume+0x498>)
 800ea4c:	881b      	ldrh	r3, [r3, #0]
 800ea4e:	3301      	adds	r3, #1
 800ea50:	b29a      	uxth	r2, r3
 800ea52:	4b0a      	ldr	r3, [pc, #40]	@ (800ea7c <find_volume+0x498>)
 800ea54:	801a      	strh	r2, [r3, #0]
 800ea56:	4b09      	ldr	r3, [pc, #36]	@ (800ea7c <find_volume+0x498>)
 800ea58:	881a      	ldrh	r2, [r3, #0]
 800ea5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea5c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800ea5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea60:	4a07      	ldr	r2, [pc, #28]	@ (800ea80 <find_volume+0x49c>)
 800ea62:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ea64:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ea66:	f7fe f825 	bl	800cab4 <clear_lock>
#endif
	return FR_OK;
 800ea6a:	2300      	movs	r3, #0
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	3758      	adds	r7, #88	@ 0x58
 800ea70:	46bd      	mov	sp, r7
 800ea72:	bd80      	pop	{r7, pc}
 800ea74:	41615252 	.word	0x41615252
 800ea78:	61417272 	.word	0x61417272
 800ea7c:	20001c4c 	.word	0x20001c4c
 800ea80:	20001c70 	.word	0x20001c70

0800ea84 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b084      	sub	sp, #16
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
 800ea8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ea8e:	2309      	movs	r3, #9
 800ea90:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d01c      	beq.n	800ead2 <validate+0x4e>
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d018      	beq.n	800ead2 <validate+0x4e>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d013      	beq.n	800ead2 <validate+0x4e>
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	889a      	ldrh	r2, [r3, #4]
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	88db      	ldrh	r3, [r3, #6]
 800eab4:	429a      	cmp	r2, r3
 800eab6:	d10c      	bne.n	800ead2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	785b      	ldrb	r3, [r3, #1]
 800eabe:	4618      	mov	r0, r3
 800eac0:	f7fd fd10 	bl	800c4e4 <disk_status>
 800eac4:	4603      	mov	r3, r0
 800eac6:	f003 0301 	and.w	r3, r3, #1
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d101      	bne.n	800ead2 <validate+0x4e>
			res = FR_OK;
 800eace:	2300      	movs	r3, #0
 800ead0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ead2:	7bfb      	ldrb	r3, [r7, #15]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d102      	bne.n	800eade <validate+0x5a>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	e000      	b.n	800eae0 <validate+0x5c>
 800eade:	2300      	movs	r3, #0
 800eae0:	683a      	ldr	r2, [r7, #0]
 800eae2:	6013      	str	r3, [r2, #0]
	return res;
 800eae4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	3710      	adds	r7, #16
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}
	...

0800eaf0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b088      	sub	sp, #32
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	60f8      	str	r0, [r7, #12]
 800eaf8:	60b9      	str	r1, [r7, #8]
 800eafa:	4613      	mov	r3, r2
 800eafc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800eafe:	68bb      	ldr	r3, [r7, #8]
 800eb00:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800eb02:	f107 0310 	add.w	r3, r7, #16
 800eb06:	4618      	mov	r0, r3
 800eb08:	f7ff fcd1 	bl	800e4ae <get_ldnumber>
 800eb0c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800eb0e:	69fb      	ldr	r3, [r7, #28]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	da01      	bge.n	800eb18 <f_mount+0x28>
 800eb14:	230b      	movs	r3, #11
 800eb16:	e02b      	b.n	800eb70 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800eb18:	4a17      	ldr	r2, [pc, #92]	@ (800eb78 <f_mount+0x88>)
 800eb1a:	69fb      	ldr	r3, [r7, #28]
 800eb1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb20:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800eb22:	69bb      	ldr	r3, [r7, #24]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d005      	beq.n	800eb34 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800eb28:	69b8      	ldr	r0, [r7, #24]
 800eb2a:	f7fd ffc3 	bl	800cab4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800eb2e:	69bb      	ldr	r3, [r7, #24]
 800eb30:	2200      	movs	r2, #0
 800eb32:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d002      	beq.n	800eb40 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800eb40:	68fa      	ldr	r2, [r7, #12]
 800eb42:	490d      	ldr	r1, [pc, #52]	@ (800eb78 <f_mount+0x88>)
 800eb44:	69fb      	ldr	r3, [r7, #28]
 800eb46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d002      	beq.n	800eb56 <f_mount+0x66>
 800eb50:	79fb      	ldrb	r3, [r7, #7]
 800eb52:	2b01      	cmp	r3, #1
 800eb54:	d001      	beq.n	800eb5a <f_mount+0x6a>
 800eb56:	2300      	movs	r3, #0
 800eb58:	e00a      	b.n	800eb70 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800eb5a:	f107 010c 	add.w	r1, r7, #12
 800eb5e:	f107 0308 	add.w	r3, r7, #8
 800eb62:	2200      	movs	r2, #0
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7ff fd3d 	bl	800e5e4 <find_volume>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800eb6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3720      	adds	r7, #32
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}
 800eb78:	20001c48 	.word	0x20001c48

0800eb7c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b09a      	sub	sp, #104	@ 0x68
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	4613      	mov	r3, r2
 800eb88:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d101      	bne.n	800eb94 <f_open+0x18>
 800eb90:	2309      	movs	r3, #9
 800eb92:	e1a9      	b.n	800eee8 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800eb94:	79fb      	ldrb	r3, [r7, #7]
 800eb96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb9a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800eb9c:	79fa      	ldrb	r2, [r7, #7]
 800eb9e:	f107 0114 	add.w	r1, r7, #20
 800eba2:	f107 0308 	add.w	r3, r7, #8
 800eba6:	4618      	mov	r0, r3
 800eba8:	f7ff fd1c 	bl	800e5e4 <find_volume>
 800ebac:	4603      	mov	r3, r0
 800ebae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800ebb2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	f040 818d 	bne.w	800eed6 <f_open+0x35a>
		dj.obj.fs = fs;
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ebc0:	68ba      	ldr	r2, [r7, #8]
 800ebc2:	f107 0318 	add.w	r3, r7, #24
 800ebc6:	4611      	mov	r1, r2
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7ff fbff 	bl	800e3cc <follow_path>
 800ebce:	4603      	mov	r3, r0
 800ebd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ebd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d118      	bne.n	800ec0e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ebdc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ebe0:	b25b      	sxtb	r3, r3
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	da03      	bge.n	800ebee <f_open+0x72>
				res = FR_INVALID_NAME;
 800ebe6:	2306      	movs	r3, #6
 800ebe8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ebec:	e00f      	b.n	800ec0e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ebee:	79fb      	ldrb	r3, [r7, #7]
 800ebf0:	2b01      	cmp	r3, #1
 800ebf2:	bf8c      	ite	hi
 800ebf4:	2301      	movhi	r3, #1
 800ebf6:	2300      	movls	r3, #0
 800ebf8:	b2db      	uxtb	r3, r3
 800ebfa:	461a      	mov	r2, r3
 800ebfc:	f107 0318 	add.w	r3, r7, #24
 800ec00:	4611      	mov	r1, r2
 800ec02:	4618      	mov	r0, r3
 800ec04:	f7fd fe0e 	bl	800c824 <chk_lock>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ec0e:	79fb      	ldrb	r3, [r7, #7]
 800ec10:	f003 031c 	and.w	r3, r3, #28
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d07f      	beq.n	800ed18 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800ec18:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d017      	beq.n	800ec50 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ec20:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ec24:	2b04      	cmp	r3, #4
 800ec26:	d10e      	bne.n	800ec46 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ec28:	f7fd fe58 	bl	800c8dc <enq_lock>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d006      	beq.n	800ec40 <f_open+0xc4>
 800ec32:	f107 0318 	add.w	r3, r7, #24
 800ec36:	4618      	mov	r0, r3
 800ec38:	f7ff f83a 	bl	800dcb0 <dir_register>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	e000      	b.n	800ec42 <f_open+0xc6>
 800ec40:	2312      	movs	r3, #18
 800ec42:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ec46:	79fb      	ldrb	r3, [r7, #7]
 800ec48:	f043 0308 	orr.w	r3, r3, #8
 800ec4c:	71fb      	strb	r3, [r7, #7]
 800ec4e:	e010      	b.n	800ec72 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ec50:	7fbb      	ldrb	r3, [r7, #30]
 800ec52:	f003 0311 	and.w	r3, r3, #17
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d003      	beq.n	800ec62 <f_open+0xe6>
					res = FR_DENIED;
 800ec5a:	2307      	movs	r3, #7
 800ec5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ec60:	e007      	b.n	800ec72 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ec62:	79fb      	ldrb	r3, [r7, #7]
 800ec64:	f003 0304 	and.w	r3, r3, #4
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d002      	beq.n	800ec72 <f_open+0xf6>
 800ec6c:	2308      	movs	r3, #8
 800ec6e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ec72:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d168      	bne.n	800ed4c <f_open+0x1d0>
 800ec7a:	79fb      	ldrb	r3, [r7, #7]
 800ec7c:	f003 0308 	and.w	r3, r3, #8
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d063      	beq.n	800ed4c <f_open+0x1d0>
				dw = GET_FATTIME();
 800ec84:	f7fa fb32 	bl	80092ec <get_fattime>
 800ec88:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ec8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec8c:	330e      	adds	r3, #14
 800ec8e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ec90:	4618      	mov	r0, r3
 800ec92:	f7fd fd1c 	bl	800c6ce <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ec96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec98:	3316      	adds	r3, #22
 800ec9a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7fd fd16 	bl	800c6ce <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800eca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eca4:	330b      	adds	r3, #11
 800eca6:	2220      	movs	r2, #32
 800eca8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecae:	4611      	mov	r1, r2
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f7fe fc6b 	bl	800d58c <ld_clust>
 800ecb6:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	f7fe fc83 	bl	800d5ca <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ecc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecc6:	331c      	adds	r3, #28
 800ecc8:	2100      	movs	r1, #0
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7fd fcff 	bl	800c6ce <st_dword>
					fs->wflag = 1;
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ecd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d037      	beq.n	800ed4c <f_open+0x1d0>
						dw = fs->winsect;
 800ecdc:	697b      	ldr	r3, [r7, #20]
 800ecde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ece0:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800ece2:	f107 0318 	add.w	r3, r7, #24
 800ece6:	2200      	movs	r2, #0
 800ece8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ecea:	4618      	mov	r0, r3
 800ecec:	f7fe f996 	bl	800d01c <remove_chain>
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800ecf6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d126      	bne.n	800ed4c <f_open+0x1d0>
							res = move_window(fs, dw);
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ed02:	4618      	mov	r0, r3
 800ed04:	f7fd ff3e 	bl	800cb84 <move_window>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ed12:	3a01      	subs	r2, #1
 800ed14:	611a      	str	r2, [r3, #16]
 800ed16:	e019      	b.n	800ed4c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ed18:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d115      	bne.n	800ed4c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ed20:	7fbb      	ldrb	r3, [r7, #30]
 800ed22:	f003 0310 	and.w	r3, r3, #16
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d003      	beq.n	800ed32 <f_open+0x1b6>
					res = FR_NO_FILE;
 800ed2a:	2304      	movs	r3, #4
 800ed2c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ed30:	e00c      	b.n	800ed4c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ed32:	79fb      	ldrb	r3, [r7, #7]
 800ed34:	f003 0302 	and.w	r3, r3, #2
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d007      	beq.n	800ed4c <f_open+0x1d0>
 800ed3c:	7fbb      	ldrb	r3, [r7, #30]
 800ed3e:	f003 0301 	and.w	r3, r3, #1
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d002      	beq.n	800ed4c <f_open+0x1d0>
						res = FR_DENIED;
 800ed46:	2307      	movs	r3, #7
 800ed48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800ed4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d126      	bne.n	800eda2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ed54:	79fb      	ldrb	r3, [r7, #7]
 800ed56:	f003 0308 	and.w	r3, r3, #8
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d003      	beq.n	800ed66 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800ed5e:	79fb      	ldrb	r3, [r7, #7]
 800ed60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed64:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ed6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ed74:	79fb      	ldrb	r3, [r7, #7]
 800ed76:	2b01      	cmp	r3, #1
 800ed78:	bf8c      	ite	hi
 800ed7a:	2301      	movhi	r3, #1
 800ed7c:	2300      	movls	r3, #0
 800ed7e:	b2db      	uxtb	r3, r3
 800ed80:	461a      	mov	r2, r3
 800ed82:	f107 0318 	add.w	r3, r7, #24
 800ed86:	4611      	mov	r1, r2
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f7fd fdc9 	bl	800c920 <inc_lock>
 800ed8e:	4602      	mov	r2, r0
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	691b      	ldr	r3, [r3, #16]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d102      	bne.n	800eda2 <f_open+0x226>
 800ed9c:	2302      	movs	r3, #2
 800ed9e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800eda2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	f040 8095 	bne.w	800eed6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800edb0:	4611      	mov	r1, r2
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7fe fbea 	bl	800d58c <ld_clust>
 800edb8:	4602      	mov	r2, r0
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800edbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edc0:	331c      	adds	r3, #28
 800edc2:	4618      	mov	r0, r3
 800edc4:	f7fd fc45 	bl	800c652 <ld_dword>
 800edc8:	4602      	mov	r2, r0
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2200      	movs	r2, #0
 800edd2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800edd4:	697a      	ldr	r2, [r7, #20]
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800edda:	697b      	ldr	r3, [r7, #20]
 800eddc:	88da      	ldrh	r2, [r3, #6]
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	79fa      	ldrb	r2, [r7, #7]
 800ede6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	2200      	movs	r2, #0
 800edec:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	2200      	movs	r2, #0
 800edf2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	2200      	movs	r2, #0
 800edf8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	3330      	adds	r3, #48	@ 0x30
 800edfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee02:	2100      	movs	r1, #0
 800ee04:	4618      	mov	r0, r3
 800ee06:	f7fd fcaf 	bl	800c768 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ee0a:	79fb      	ldrb	r3, [r7, #7]
 800ee0c:	f003 0320 	and.w	r3, r3, #32
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d060      	beq.n	800eed6 <f_open+0x35a>
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	68db      	ldr	r3, [r3, #12]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d05c      	beq.n	800eed6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	68da      	ldr	r2, [r3, #12]
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ee24:	697b      	ldr	r3, [r7, #20]
 800ee26:	895b      	ldrh	r3, [r3, #10]
 800ee28:	025b      	lsls	r3, r3, #9
 800ee2a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	689b      	ldr	r3, [r3, #8]
 800ee30:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	68db      	ldr	r3, [r3, #12]
 800ee36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee38:	e016      	b.n	800ee68 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f7fd ff5b 	bl	800ccfa <get_fat>
 800ee44:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ee46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ee48:	2b01      	cmp	r3, #1
 800ee4a:	d802      	bhi.n	800ee52 <f_open+0x2d6>
 800ee4c:	2302      	movs	r3, #2
 800ee4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ee52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ee54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee58:	d102      	bne.n	800ee60 <f_open+0x2e4>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ee60:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ee62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee64:	1ad3      	subs	r3, r2, r3
 800ee66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee68:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d103      	bne.n	800ee78 <f_open+0x2fc>
 800ee70:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ee72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d8e0      	bhi.n	800ee3a <f_open+0x2be>
				}
				fp->clust = clst;
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ee7c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ee7e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d127      	bne.n	800eed6 <f_open+0x35a>
 800ee86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d022      	beq.n	800eed6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ee90:	697b      	ldr	r3, [r7, #20]
 800ee92:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ee94:	4618      	mov	r0, r3
 800ee96:	f7fd ff11 	bl	800ccbc <clust2sect>
 800ee9a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800ee9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d103      	bne.n	800eeaa <f_open+0x32e>
						res = FR_INT_ERR;
 800eea2:	2302      	movs	r3, #2
 800eea4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800eea8:	e015      	b.n	800eed6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800eeaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eeac:	0a5a      	lsrs	r2, r3, #9
 800eeae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eeb0:	441a      	add	r2, r3
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800eeb6:	697b      	ldr	r3, [r7, #20]
 800eeb8:	7858      	ldrb	r0, [r3, #1]
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	6a1a      	ldr	r2, [r3, #32]
 800eec4:	2301      	movs	r3, #1
 800eec6:	f7fd fb4d 	bl	800c564 <disk_read>
 800eeca:	4603      	mov	r3, r0
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d002      	beq.n	800eed6 <f_open+0x35a>
 800eed0:	2301      	movs	r3, #1
 800eed2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800eed6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d002      	beq.n	800eee4 <f_open+0x368>
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2200      	movs	r2, #0
 800eee2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800eee4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800eee8:	4618      	mov	r0, r3
 800eeea:	3768      	adds	r7, #104	@ 0x68
 800eeec:	46bd      	mov	sp, r7
 800eeee:	bd80      	pop	{r7, pc}

0800eef0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800eef0:	b580      	push	{r7, lr}
 800eef2:	b08e      	sub	sp, #56	@ 0x38
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	60f8      	str	r0, [r7, #12]
 800eef8:	60b9      	str	r1, [r7, #8]
 800eefa:	607a      	str	r2, [r7, #4]
 800eefc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	2200      	movs	r2, #0
 800ef06:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f107 0214 	add.w	r2, r7, #20
 800ef0e:	4611      	mov	r1, r2
 800ef10:	4618      	mov	r0, r3
 800ef12:	f7ff fdb7 	bl	800ea84 <validate>
 800ef16:	4603      	mov	r3, r0
 800ef18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ef1c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d107      	bne.n	800ef34 <f_read+0x44>
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	7d5b      	ldrb	r3, [r3, #21]
 800ef28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ef2c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d002      	beq.n	800ef3a <f_read+0x4a>
 800ef34:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ef38:	e115      	b.n	800f166 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	7d1b      	ldrb	r3, [r3, #20]
 800ef3e:	f003 0301 	and.w	r3, r3, #1
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d101      	bne.n	800ef4a <f_read+0x5a>
 800ef46:	2307      	movs	r3, #7
 800ef48:	e10d      	b.n	800f166 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	68da      	ldr	r2, [r3, #12]
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	699b      	ldr	r3, [r3, #24]
 800ef52:	1ad3      	subs	r3, r2, r3
 800ef54:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ef56:	687a      	ldr	r2, [r7, #4]
 800ef58:	6a3b      	ldr	r3, [r7, #32]
 800ef5a:	429a      	cmp	r2, r3
 800ef5c:	f240 80fe 	bls.w	800f15c <f_read+0x26c>
 800ef60:	6a3b      	ldr	r3, [r7, #32]
 800ef62:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800ef64:	e0fa      	b.n	800f15c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	699b      	ldr	r3, [r3, #24]
 800ef6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	f040 80c6 	bne.w	800f100 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	699b      	ldr	r3, [r3, #24]
 800ef78:	0a5b      	lsrs	r3, r3, #9
 800ef7a:	697a      	ldr	r2, [r7, #20]
 800ef7c:	8952      	ldrh	r2, [r2, #10]
 800ef7e:	3a01      	subs	r2, #1
 800ef80:	4013      	ands	r3, r2
 800ef82:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ef84:	69fb      	ldr	r3, [r7, #28]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d12f      	bne.n	800efea <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	699b      	ldr	r3, [r3, #24]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d103      	bne.n	800ef9a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	689b      	ldr	r3, [r3, #8]
 800ef96:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef98:	e013      	b.n	800efc2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d007      	beq.n	800efb2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	699b      	ldr	r3, [r3, #24]
 800efa6:	4619      	mov	r1, r3
 800efa8:	68f8      	ldr	r0, [r7, #12]
 800efaa:	f7fe f934 	bl	800d216 <clmt_clust>
 800efae:	6338      	str	r0, [r7, #48]	@ 0x30
 800efb0:	e007      	b.n	800efc2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800efb2:	68fa      	ldr	r2, [r7, #12]
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	69db      	ldr	r3, [r3, #28]
 800efb8:	4619      	mov	r1, r3
 800efba:	4610      	mov	r0, r2
 800efbc:	f7fd fe9d 	bl	800ccfa <get_fat>
 800efc0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800efc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc4:	2b01      	cmp	r3, #1
 800efc6:	d804      	bhi.n	800efd2 <f_read+0xe2>
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	2202      	movs	r2, #2
 800efcc:	755a      	strb	r2, [r3, #21]
 800efce:	2302      	movs	r3, #2
 800efd0:	e0c9      	b.n	800f166 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800efd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efd8:	d104      	bne.n	800efe4 <f_read+0xf4>
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	2201      	movs	r2, #1
 800efde:	755a      	strb	r2, [r3, #21]
 800efe0:	2301      	movs	r3, #1
 800efe2:	e0c0      	b.n	800f166 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efe8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800efea:	697a      	ldr	r2, [r7, #20]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	69db      	ldr	r3, [r3, #28]
 800eff0:	4619      	mov	r1, r3
 800eff2:	4610      	mov	r0, r2
 800eff4:	f7fd fe62 	bl	800ccbc <clust2sect>
 800eff8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800effa:	69bb      	ldr	r3, [r7, #24]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d104      	bne.n	800f00a <f_read+0x11a>
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	2202      	movs	r2, #2
 800f004:	755a      	strb	r2, [r3, #21]
 800f006:	2302      	movs	r3, #2
 800f008:	e0ad      	b.n	800f166 <f_read+0x276>
			sect += csect;
 800f00a:	69ba      	ldr	r2, [r7, #24]
 800f00c:	69fb      	ldr	r3, [r7, #28]
 800f00e:	4413      	add	r3, r2
 800f010:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	0a5b      	lsrs	r3, r3, #9
 800f016:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d039      	beq.n	800f092 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f01e:	69fa      	ldr	r2, [r7, #28]
 800f020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f022:	4413      	add	r3, r2
 800f024:	697a      	ldr	r2, [r7, #20]
 800f026:	8952      	ldrh	r2, [r2, #10]
 800f028:	4293      	cmp	r3, r2
 800f02a:	d905      	bls.n	800f038 <f_read+0x148>
					cc = fs->csize - csect;
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	895b      	ldrh	r3, [r3, #10]
 800f030:	461a      	mov	r2, r3
 800f032:	69fb      	ldr	r3, [r7, #28]
 800f034:	1ad3      	subs	r3, r2, r3
 800f036:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f038:	697b      	ldr	r3, [r7, #20]
 800f03a:	7858      	ldrb	r0, [r3, #1]
 800f03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f03e:	69ba      	ldr	r2, [r7, #24]
 800f040:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f042:	f7fd fa8f 	bl	800c564 <disk_read>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d004      	beq.n	800f056 <f_read+0x166>
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	2201      	movs	r2, #1
 800f050:	755a      	strb	r2, [r3, #21]
 800f052:	2301      	movs	r3, #1
 800f054:	e087      	b.n	800f166 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	7d1b      	ldrb	r3, [r3, #20]
 800f05a:	b25b      	sxtb	r3, r3
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	da14      	bge.n	800f08a <f_read+0x19a>
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	6a1a      	ldr	r2, [r3, #32]
 800f064:	69bb      	ldr	r3, [r7, #24]
 800f066:	1ad3      	subs	r3, r2, r3
 800f068:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d90d      	bls.n	800f08a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	6a1a      	ldr	r2, [r3, #32]
 800f072:	69bb      	ldr	r3, [r7, #24]
 800f074:	1ad3      	subs	r3, r2, r3
 800f076:	025b      	lsls	r3, r3, #9
 800f078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f07a:	18d0      	adds	r0, r2, r3
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	3330      	adds	r3, #48	@ 0x30
 800f080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f084:	4619      	mov	r1, r3
 800f086:	f7fd fb4e 	bl	800c726 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f08c:	025b      	lsls	r3, r3, #9
 800f08e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800f090:	e050      	b.n	800f134 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	6a1b      	ldr	r3, [r3, #32]
 800f096:	69ba      	ldr	r2, [r7, #24]
 800f098:	429a      	cmp	r2, r3
 800f09a:	d02e      	beq.n	800f0fa <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	7d1b      	ldrb	r3, [r3, #20]
 800f0a0:	b25b      	sxtb	r3, r3
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	da18      	bge.n	800f0d8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f0a6:	697b      	ldr	r3, [r7, #20]
 800f0a8:	7858      	ldrb	r0, [r3, #1]
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	6a1a      	ldr	r2, [r3, #32]
 800f0b4:	2301      	movs	r3, #1
 800f0b6:	f7fd fa75 	bl	800c5a4 <disk_write>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d004      	beq.n	800f0ca <f_read+0x1da>
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	2201      	movs	r2, #1
 800f0c4:	755a      	strb	r2, [r3, #21]
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	e04d      	b.n	800f166 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	7d1b      	ldrb	r3, [r3, #20]
 800f0ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f0d2:	b2da      	uxtb	r2, r3
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f0d8:	697b      	ldr	r3, [r7, #20]
 800f0da:	7858      	ldrb	r0, [r3, #1]
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	69ba      	ldr	r2, [r7, #24]
 800f0e6:	f7fd fa3d 	bl	800c564 <disk_read>
 800f0ea:	4603      	mov	r3, r0
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d004      	beq.n	800f0fa <f_read+0x20a>
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	2201      	movs	r2, #1
 800f0f4:	755a      	strb	r2, [r3, #21]
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	e035      	b.n	800f166 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	69ba      	ldr	r2, [r7, #24]
 800f0fe:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	699b      	ldr	r3, [r3, #24]
 800f104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f108:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800f10c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f10e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	429a      	cmp	r2, r3
 800f114:	d901      	bls.n	800f11a <f_read+0x22a>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	699b      	ldr	r3, [r3, #24]
 800f124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f128:	4413      	add	r3, r2
 800f12a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f12c:	4619      	mov	r1, r3
 800f12e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f130:	f7fd faf9 	bl	800c726 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f138:	4413      	add	r3, r2
 800f13a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	699a      	ldr	r2, [r3, #24]
 800f140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f142:	441a      	add	r2, r3
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	619a      	str	r2, [r3, #24]
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	681a      	ldr	r2, [r3, #0]
 800f14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f14e:	441a      	add	r2, r3
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	601a      	str	r2, [r3, #0]
 800f154:	687a      	ldr	r2, [r7, #4]
 800f156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f158:	1ad3      	subs	r3, r2, r3
 800f15a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	f47f af01 	bne.w	800ef66 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3738      	adds	r7, #56	@ 0x38
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b086      	sub	sp, #24
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	f107 0208 	add.w	r2, r7, #8
 800f17c:	4611      	mov	r1, r2
 800f17e:	4618      	mov	r0, r3
 800f180:	f7ff fc80 	bl	800ea84 <validate>
 800f184:	4603      	mov	r3, r0
 800f186:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f188:	7dfb      	ldrb	r3, [r7, #23]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d168      	bne.n	800f260 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	7d1b      	ldrb	r3, [r3, #20]
 800f192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f196:	2b00      	cmp	r3, #0
 800f198:	d062      	beq.n	800f260 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	7d1b      	ldrb	r3, [r3, #20]
 800f19e:	b25b      	sxtb	r3, r3
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	da15      	bge.n	800f1d0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f1a4:	68bb      	ldr	r3, [r7, #8]
 800f1a6:	7858      	ldrb	r0, [r3, #1]
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	6a1a      	ldr	r2, [r3, #32]
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	f7fd f9f6 	bl	800c5a4 <disk_write>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d001      	beq.n	800f1c2 <f_sync+0x54>
 800f1be:	2301      	movs	r3, #1
 800f1c0:	e04f      	b.n	800f262 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	7d1b      	ldrb	r3, [r3, #20]
 800f1c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f1ca:	b2da      	uxtb	r2, r3
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f1d0:	f7fa f88c 	bl	80092ec <get_fattime>
 800f1d4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f1d6:	68ba      	ldr	r2, [r7, #8]
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1dc:	4619      	mov	r1, r3
 800f1de:	4610      	mov	r0, r2
 800f1e0:	f7fd fcd0 	bl	800cb84 <move_window>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f1e8:	7dfb      	ldrb	r3, [r7, #23]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d138      	bne.n	800f260 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1f2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	330b      	adds	r3, #11
 800f1f8:	781a      	ldrb	r2, [r3, #0]
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	330b      	adds	r3, #11
 800f1fe:	f042 0220 	orr.w	r2, r2, #32
 800f202:	b2d2      	uxtb	r2, r2
 800f204:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	6818      	ldr	r0, [r3, #0]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	689b      	ldr	r3, [r3, #8]
 800f20e:	461a      	mov	r2, r3
 800f210:	68f9      	ldr	r1, [r7, #12]
 800f212:	f7fe f9da 	bl	800d5ca <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	f103 021c 	add.w	r2, r3, #28
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	4619      	mov	r1, r3
 800f222:	4610      	mov	r0, r2
 800f224:	f7fd fa53 	bl	800c6ce <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	3316      	adds	r3, #22
 800f22c:	6939      	ldr	r1, [r7, #16]
 800f22e:	4618      	mov	r0, r3
 800f230:	f7fd fa4d 	bl	800c6ce <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	3312      	adds	r3, #18
 800f238:	2100      	movs	r1, #0
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7fd fa2c 	bl	800c698 <st_word>
					fs->wflag = 1;
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	2201      	movs	r2, #1
 800f244:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	4618      	mov	r0, r3
 800f24a:	f7fd fcc9 	bl	800cbe0 <sync_fs>
 800f24e:	4603      	mov	r3, r0
 800f250:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	7d1b      	ldrb	r3, [r3, #20]
 800f256:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f25a:	b2da      	uxtb	r2, r3
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f260:	7dfb      	ldrb	r3, [r7, #23]
}
 800f262:	4618      	mov	r0, r3
 800f264:	3718      	adds	r7, #24
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}

0800f26a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f26a:	b580      	push	{r7, lr}
 800f26c:	b084      	sub	sp, #16
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	f7ff ff7b 	bl	800f16e <f_sync>
 800f278:	4603      	mov	r3, r0
 800f27a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f27c:	7bfb      	ldrb	r3, [r7, #15]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d118      	bne.n	800f2b4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f107 0208 	add.w	r2, r7, #8
 800f288:	4611      	mov	r1, r2
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7ff fbfa 	bl	800ea84 <validate>
 800f290:	4603      	mov	r3, r0
 800f292:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f294:	7bfb      	ldrb	r3, [r7, #15]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d10c      	bne.n	800f2b4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	691b      	ldr	r3, [r3, #16]
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f7fd fbcc 	bl	800ca3c <dec_lock>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f2a8:	7bfb      	ldrb	r3, [r7, #15]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d102      	bne.n	800f2b4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	3710      	adds	r7, #16
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}

0800f2be <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f2be:	b580      	push	{r7, lr}
 800f2c0:	b090      	sub	sp, #64	@ 0x40
 800f2c2:	af00      	add	r7, sp, #0
 800f2c4:	6078      	str	r0, [r7, #4]
 800f2c6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f107 0208 	add.w	r2, r7, #8
 800f2ce:	4611      	mov	r1, r2
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f7ff fbd7 	bl	800ea84 <validate>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f2dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d103      	bne.n	800f2ec <f_lseek+0x2e>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	7d5b      	ldrb	r3, [r3, #21]
 800f2e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f2ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d002      	beq.n	800f2fa <f_lseek+0x3c>
 800f2f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f2f8:	e1e6      	b.n	800f6c8 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 80d1 	beq.w	800f4a6 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f30a:	d15a      	bne.n	800f3c2 <f_lseek+0x104>
			tbl = fp->cltbl;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f310:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f314:	1d1a      	adds	r2, r3, #4
 800f316:	627a      	str	r2, [r7, #36]	@ 0x24
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	617b      	str	r3, [r7, #20]
 800f31c:	2302      	movs	r3, #2
 800f31e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	689b      	ldr	r3, [r3, #8]
 800f324:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800f326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d03a      	beq.n	800f3a2 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f32e:	613b      	str	r3, [r7, #16]
 800f330:	2300      	movs	r3, #0
 800f332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f336:	3302      	adds	r3, #2
 800f338:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800f33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f33c:	60fb      	str	r3, [r7, #12]
 800f33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f340:	3301      	adds	r3, #1
 800f342:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f348:	4618      	mov	r0, r3
 800f34a:	f7fd fcd6 	bl	800ccfa <get_fat>
 800f34e:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f352:	2b01      	cmp	r3, #1
 800f354:	d804      	bhi.n	800f360 <f_lseek+0xa2>
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2202      	movs	r2, #2
 800f35a:	755a      	strb	r2, [r3, #21]
 800f35c:	2302      	movs	r3, #2
 800f35e:	e1b3      	b.n	800f6c8 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f362:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f366:	d104      	bne.n	800f372 <f_lseek+0xb4>
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2201      	movs	r2, #1
 800f36c:	755a      	strb	r2, [r3, #21]
 800f36e:	2301      	movs	r3, #1
 800f370:	e1aa      	b.n	800f6c8 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	3301      	adds	r3, #1
 800f376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f378:	429a      	cmp	r2, r3
 800f37a:	d0de      	beq.n	800f33a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f37c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f37e:	697b      	ldr	r3, [r7, #20]
 800f380:	429a      	cmp	r2, r3
 800f382:	d809      	bhi.n	800f398 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800f384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f386:	1d1a      	adds	r2, r3, #4
 800f388:	627a      	str	r2, [r7, #36]	@ 0x24
 800f38a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f38c:	601a      	str	r2, [r3, #0]
 800f38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f390:	1d1a      	adds	r2, r3, #4
 800f392:	627a      	str	r2, [r7, #36]	@ 0x24
 800f394:	693a      	ldr	r2, [r7, #16]
 800f396:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	699b      	ldr	r3, [r3, #24]
 800f39c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d3c4      	bcc.n	800f32c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3a8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f3aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	429a      	cmp	r2, r3
 800f3b0:	d803      	bhi.n	800f3ba <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800f3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	601a      	str	r2, [r3, #0]
 800f3b8:	e184      	b.n	800f6c4 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f3ba:	2311      	movs	r3, #17
 800f3bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f3c0:	e180      	b.n	800f6c4 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	68db      	ldr	r3, [r3, #12]
 800f3c6:	683a      	ldr	r2, [r7, #0]
 800f3c8:	429a      	cmp	r2, r3
 800f3ca:	d902      	bls.n	800f3d2 <f_lseek+0x114>
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	68db      	ldr	r3, [r3, #12]
 800f3d0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	683a      	ldr	r2, [r7, #0]
 800f3d6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	f000 8172 	beq.w	800f6c4 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	4619      	mov	r1, r3
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f7fd ff15 	bl	800d216 <clmt_clust>
 800f3ec:	4602      	mov	r2, r0
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f3f2:	68ba      	ldr	r2, [r7, #8]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	69db      	ldr	r3, [r3, #28]
 800f3f8:	4619      	mov	r1, r3
 800f3fa:	4610      	mov	r0, r2
 800f3fc:	f7fd fc5e 	bl	800ccbc <clust2sect>
 800f400:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f402:	69bb      	ldr	r3, [r7, #24]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d104      	bne.n	800f412 <f_lseek+0x154>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2202      	movs	r2, #2
 800f40c:	755a      	strb	r2, [r3, #21]
 800f40e:	2302      	movs	r3, #2
 800f410:	e15a      	b.n	800f6c8 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	3b01      	subs	r3, #1
 800f416:	0a5b      	lsrs	r3, r3, #9
 800f418:	68ba      	ldr	r2, [r7, #8]
 800f41a:	8952      	ldrh	r2, [r2, #10]
 800f41c:	3a01      	subs	r2, #1
 800f41e:	4013      	ands	r3, r2
 800f420:	69ba      	ldr	r2, [r7, #24]
 800f422:	4413      	add	r3, r2
 800f424:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	699b      	ldr	r3, [r3, #24]
 800f42a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f42e:	2b00      	cmp	r3, #0
 800f430:	f000 8148 	beq.w	800f6c4 <f_lseek+0x406>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6a1b      	ldr	r3, [r3, #32]
 800f438:	69ba      	ldr	r2, [r7, #24]
 800f43a:	429a      	cmp	r2, r3
 800f43c:	f000 8142 	beq.w	800f6c4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	7d1b      	ldrb	r3, [r3, #20]
 800f444:	b25b      	sxtb	r3, r3
 800f446:	2b00      	cmp	r3, #0
 800f448:	da18      	bge.n	800f47c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	7858      	ldrb	r0, [r3, #1]
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	6a1a      	ldr	r2, [r3, #32]
 800f458:	2301      	movs	r3, #1
 800f45a:	f7fd f8a3 	bl	800c5a4 <disk_write>
 800f45e:	4603      	mov	r3, r0
 800f460:	2b00      	cmp	r3, #0
 800f462:	d004      	beq.n	800f46e <f_lseek+0x1b0>
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2201      	movs	r2, #1
 800f468:	755a      	strb	r2, [r3, #21]
 800f46a:	2301      	movs	r3, #1
 800f46c:	e12c      	b.n	800f6c8 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	7d1b      	ldrb	r3, [r3, #20]
 800f472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f476:	b2da      	uxtb	r2, r3
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f47c:	68bb      	ldr	r3, [r7, #8]
 800f47e:	7858      	ldrb	r0, [r3, #1]
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f486:	2301      	movs	r3, #1
 800f488:	69ba      	ldr	r2, [r7, #24]
 800f48a:	f7fd f86b 	bl	800c564 <disk_read>
 800f48e:	4603      	mov	r3, r0
 800f490:	2b00      	cmp	r3, #0
 800f492:	d004      	beq.n	800f49e <f_lseek+0x1e0>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2201      	movs	r2, #1
 800f498:	755a      	strb	r2, [r3, #21]
 800f49a:	2301      	movs	r3, #1
 800f49c:	e114      	b.n	800f6c8 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	69ba      	ldr	r2, [r7, #24]
 800f4a2:	621a      	str	r2, [r3, #32]
 800f4a4:	e10e      	b.n	800f6c4 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	68db      	ldr	r3, [r3, #12]
 800f4aa:	683a      	ldr	r2, [r7, #0]
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d908      	bls.n	800f4c2 <f_lseek+0x204>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	7d1b      	ldrb	r3, [r3, #20]
 800f4b4:	f003 0302 	and.w	r3, r3, #2
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d102      	bne.n	800f4c2 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	68db      	ldr	r3, [r3, #12]
 800f4c0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	699b      	ldr	r3, [r3, #24]
 800f4c6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4d0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	f000 80a7 	beq.w	800f628 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	895b      	ldrh	r3, [r3, #10]
 800f4de:	025b      	lsls	r3, r3, #9
 800f4e0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f4e2:	6a3b      	ldr	r3, [r7, #32]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d01b      	beq.n	800f520 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	1e5a      	subs	r2, r3, #1
 800f4ec:	69fb      	ldr	r3, [r7, #28]
 800f4ee:	fbb2 f2f3 	udiv	r2, r2, r3
 800f4f2:	6a3b      	ldr	r3, [r7, #32]
 800f4f4:	1e59      	subs	r1, r3, #1
 800f4f6:	69fb      	ldr	r3, [r7, #28]
 800f4f8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f4fc:	429a      	cmp	r2, r3
 800f4fe:	d30f      	bcc.n	800f520 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f500:	6a3b      	ldr	r3, [r7, #32]
 800f502:	1e5a      	subs	r2, r3, #1
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	425b      	negs	r3, r3
 800f508:	401a      	ands	r2, r3
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	699b      	ldr	r3, [r3, #24]
 800f512:	683a      	ldr	r2, [r7, #0]
 800f514:	1ad3      	subs	r3, r2, r3
 800f516:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	69db      	ldr	r3, [r3, #28]
 800f51c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f51e:	e022      	b.n	800f566 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	689b      	ldr	r3, [r3, #8]
 800f524:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d119      	bne.n	800f560 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2100      	movs	r1, #0
 800f530:	4618      	mov	r0, r3
 800f532:	f7fd fdd8 	bl	800d0e6 <create_chain>
 800f536:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f53a:	2b01      	cmp	r3, #1
 800f53c:	d104      	bne.n	800f548 <f_lseek+0x28a>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2202      	movs	r2, #2
 800f542:	755a      	strb	r2, [r3, #21]
 800f544:	2302      	movs	r3, #2
 800f546:	e0bf      	b.n	800f6c8 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f54a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f54e:	d104      	bne.n	800f55a <f_lseek+0x29c>
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2201      	movs	r2, #1
 800f554:	755a      	strb	r2, [r3, #21]
 800f556:	2301      	movs	r3, #1
 800f558:	e0b6      	b.n	800f6c8 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f55e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f564:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d05d      	beq.n	800f628 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800f56c:	e03a      	b.n	800f5e4 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800f56e:	683a      	ldr	r2, [r7, #0]
 800f570:	69fb      	ldr	r3, [r7, #28]
 800f572:	1ad3      	subs	r3, r2, r3
 800f574:	603b      	str	r3, [r7, #0]
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	699a      	ldr	r2, [r3, #24]
 800f57a:	69fb      	ldr	r3, [r7, #28]
 800f57c:	441a      	add	r2, r3
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	7d1b      	ldrb	r3, [r3, #20]
 800f586:	f003 0302 	and.w	r3, r3, #2
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d00b      	beq.n	800f5a6 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f592:	4618      	mov	r0, r3
 800f594:	f7fd fda7 	bl	800d0e6 <create_chain>
 800f598:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d108      	bne.n	800f5b2 <f_lseek+0x2f4>
							ofs = 0; break;
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	603b      	str	r3, [r7, #0]
 800f5a4:	e022      	b.n	800f5ec <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	f7fd fba5 	bl	800ccfa <get_fat>
 800f5b0:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b8:	d104      	bne.n	800f5c4 <f_lseek+0x306>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2201      	movs	r2, #1
 800f5be:	755a      	strb	r2, [r3, #21]
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	e081      	b.n	800f6c8 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5c6:	2b01      	cmp	r3, #1
 800f5c8:	d904      	bls.n	800f5d4 <f_lseek+0x316>
 800f5ca:	68bb      	ldr	r3, [r7, #8]
 800f5cc:	699b      	ldr	r3, [r3, #24]
 800f5ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f5d0:	429a      	cmp	r2, r3
 800f5d2:	d304      	bcc.n	800f5de <f_lseek+0x320>
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2202      	movs	r2, #2
 800f5d8:	755a      	strb	r2, [r3, #21]
 800f5da:	2302      	movs	r3, #2
 800f5dc:	e074      	b.n	800f6c8 <f_lseek+0x40a>
					fp->clust = clst;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f5e2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f5e4:	683a      	ldr	r2, [r7, #0]
 800f5e6:	69fb      	ldr	r3, [r7, #28]
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	d8c0      	bhi.n	800f56e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	699a      	ldr	r2, [r3, #24]
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	441a      	add	r2, r3
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d012      	beq.n	800f628 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f602:	68bb      	ldr	r3, [r7, #8]
 800f604:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f606:	4618      	mov	r0, r3
 800f608:	f7fd fb58 	bl	800ccbc <clust2sect>
 800f60c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f60e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f610:	2b00      	cmp	r3, #0
 800f612:	d104      	bne.n	800f61e <f_lseek+0x360>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2202      	movs	r2, #2
 800f618:	755a      	strb	r2, [r3, #21]
 800f61a:	2302      	movs	r3, #2
 800f61c:	e054      	b.n	800f6c8 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	0a5b      	lsrs	r3, r3, #9
 800f622:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f624:	4413      	add	r3, r2
 800f626:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	699a      	ldr	r2, [r3, #24]
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	68db      	ldr	r3, [r3, #12]
 800f630:	429a      	cmp	r2, r3
 800f632:	d90a      	bls.n	800f64a <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	699a      	ldr	r2, [r3, #24]
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	7d1b      	ldrb	r3, [r3, #20]
 800f640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f644:	b2da      	uxtb	r2, r3
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	699b      	ldr	r3, [r3, #24]
 800f64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f652:	2b00      	cmp	r3, #0
 800f654:	d036      	beq.n	800f6c4 <f_lseek+0x406>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	6a1b      	ldr	r3, [r3, #32]
 800f65a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f65c:	429a      	cmp	r2, r3
 800f65e:	d031      	beq.n	800f6c4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	7d1b      	ldrb	r3, [r3, #20]
 800f664:	b25b      	sxtb	r3, r3
 800f666:	2b00      	cmp	r3, #0
 800f668:	da18      	bge.n	800f69c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f66a:	68bb      	ldr	r3, [r7, #8]
 800f66c:	7858      	ldrb	r0, [r3, #1]
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	6a1a      	ldr	r2, [r3, #32]
 800f678:	2301      	movs	r3, #1
 800f67a:	f7fc ff93 	bl	800c5a4 <disk_write>
 800f67e:	4603      	mov	r3, r0
 800f680:	2b00      	cmp	r3, #0
 800f682:	d004      	beq.n	800f68e <f_lseek+0x3d0>
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	2201      	movs	r2, #1
 800f688:	755a      	strb	r2, [r3, #21]
 800f68a:	2301      	movs	r3, #1
 800f68c:	e01c      	b.n	800f6c8 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	7d1b      	ldrb	r3, [r3, #20]
 800f692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f696:	b2da      	uxtb	r2, r3
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	7858      	ldrb	r0, [r3, #1]
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f6aa:	f7fc ff5b 	bl	800c564 <disk_read>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d004      	beq.n	800f6be <f_lseek+0x400>
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2201      	movs	r2, #1
 800f6b8:	755a      	strb	r2, [r3, #21]
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	e004      	b.n	800f6c8 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f6c2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f6c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3740      	adds	r7, #64	@ 0x40
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b086      	sub	sp, #24
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
 800f6d8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d101      	bne.n	800f6e4 <f_opendir+0x14>
 800f6e0:	2309      	movs	r3, #9
 800f6e2:	e064      	b.n	800f7ae <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800f6e8:	f107 010c 	add.w	r1, r7, #12
 800f6ec:	463b      	mov	r3, r7
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7fe ff77 	bl	800e5e4 <find_volume>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f6fa:	7dfb      	ldrb	r3, [r7, #23]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d14f      	bne.n	800f7a0 <f_opendir+0xd0>
		obj->fs = fs;
 800f700:	68fa      	ldr	r2, [r7, #12]
 800f702:	693b      	ldr	r3, [r7, #16]
 800f704:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	4619      	mov	r1, r3
 800f70a:	6878      	ldr	r0, [r7, #4]
 800f70c:	f7fe fe5e 	bl	800e3cc <follow_path>
 800f710:	4603      	mov	r3, r0
 800f712:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800f714:	7dfb      	ldrb	r3, [r7, #23]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d13d      	bne.n	800f796 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f720:	b25b      	sxtb	r3, r3
 800f722:	2b00      	cmp	r3, #0
 800f724:	db12      	blt.n	800f74c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800f726:	693b      	ldr	r3, [r7, #16]
 800f728:	799b      	ldrb	r3, [r3, #6]
 800f72a:	f003 0310 	and.w	r3, r3, #16
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d00a      	beq.n	800f748 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800f732:	68fa      	ldr	r2, [r7, #12]
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6a1b      	ldr	r3, [r3, #32]
 800f738:	4619      	mov	r1, r3
 800f73a:	4610      	mov	r0, r2
 800f73c:	f7fd ff26 	bl	800d58c <ld_clust>
 800f740:	4602      	mov	r2, r0
 800f742:	693b      	ldr	r3, [r7, #16]
 800f744:	609a      	str	r2, [r3, #8]
 800f746:	e001      	b.n	800f74c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800f748:	2305      	movs	r3, #5
 800f74a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800f74c:	7dfb      	ldrb	r3, [r7, #23]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d121      	bne.n	800f796 <f_opendir+0xc6>
				obj->id = fs->id;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	88da      	ldrh	r2, [r3, #6]
 800f756:	693b      	ldr	r3, [r7, #16]
 800f758:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f75a:	2100      	movs	r1, #0
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f7fd fd8e 	bl	800d27e <dir_sdi>
 800f762:	4603      	mov	r3, r0
 800f764:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800f766:	7dfb      	ldrb	r3, [r7, #23]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d114      	bne.n	800f796 <f_opendir+0xc6>
					if (obj->sclust) {
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	689b      	ldr	r3, [r3, #8]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d00d      	beq.n	800f790 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800f774:	2100      	movs	r1, #0
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f7fd f8d2 	bl	800c920 <inc_lock>
 800f77c:	4602      	mov	r2, r0
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f782:	693b      	ldr	r3, [r7, #16]
 800f784:	691b      	ldr	r3, [r3, #16]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d105      	bne.n	800f796 <f_opendir+0xc6>
 800f78a:	2312      	movs	r3, #18
 800f78c:	75fb      	strb	r3, [r7, #23]
 800f78e:	e002      	b.n	800f796 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800f790:	693b      	ldr	r3, [r7, #16]
 800f792:	2200      	movs	r2, #0
 800f794:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800f796:	7dfb      	ldrb	r3, [r7, #23]
 800f798:	2b04      	cmp	r3, #4
 800f79a:	d101      	bne.n	800f7a0 <f_opendir+0xd0>
 800f79c:	2305      	movs	r3, #5
 800f79e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800f7a0:	7dfb      	ldrb	r3, [r7, #23]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d002      	beq.n	800f7ac <f_opendir+0xdc>
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f7ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3718      	adds	r7, #24
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}

0800f7b6 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b084      	sub	sp, #16
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f107 0208 	add.w	r2, r7, #8
 800f7c4:	4611      	mov	r1, r2
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	f7ff f95c 	bl	800ea84 <validate>
 800f7cc:	4603      	mov	r3, r0
 800f7ce:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f7d0:	7bfb      	ldrb	r3, [r7, #15]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d110      	bne.n	800f7f8 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	691b      	ldr	r3, [r3, #16]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d006      	beq.n	800f7ec <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	691b      	ldr	r3, [r3, #16]
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f7fd f92a 	bl	800ca3c <dec_lock>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800f7ec:	7bfb      	ldrb	r3, [r7, #15]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d102      	bne.n	800f7f8 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800f7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	3710      	adds	r7, #16
 800f7fe:	46bd      	mov	sp, r7
 800f800:	bd80      	pop	{r7, pc}

0800f802 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f802:	b580      	push	{r7, lr}
 800f804:	b084      	sub	sp, #16
 800f806:	af00      	add	r7, sp, #0
 800f808:	6078      	str	r0, [r7, #4]
 800f80a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	f107 0208 	add.w	r2, r7, #8
 800f812:	4611      	mov	r1, r2
 800f814:	4618      	mov	r0, r3
 800f816:	f7ff f935 	bl	800ea84 <validate>
 800f81a:	4603      	mov	r3, r0
 800f81c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f81e:	7bfb      	ldrb	r3, [r7, #15]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d126      	bne.n	800f872 <f_readdir+0x70>
		if (!fno) {
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d106      	bne.n	800f838 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800f82a:	2100      	movs	r1, #0
 800f82c:	6878      	ldr	r0, [r7, #4]
 800f82e:	f7fd fd26 	bl	800d27e <dir_sdi>
 800f832:	4603      	mov	r3, r0
 800f834:	73fb      	strb	r3, [r7, #15]
 800f836:	e01c      	b.n	800f872 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800f838:	2100      	movs	r1, #0
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f7fe f8d1 	bl	800d9e2 <dir_read>
 800f840:	4603      	mov	r3, r0
 800f842:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800f844:	7bfb      	ldrb	r3, [r7, #15]
 800f846:	2b04      	cmp	r3, #4
 800f848:	d101      	bne.n	800f84e <f_readdir+0x4c>
 800f84a:	2300      	movs	r3, #0
 800f84c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800f84e:	7bfb      	ldrb	r3, [r7, #15]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d10e      	bne.n	800f872 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800f854:	6839      	ldr	r1, [r7, #0]
 800f856:	6878      	ldr	r0, [r7, #4]
 800f858:	f7fe fb22 	bl	800dea0 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800f85c:	2100      	movs	r1, #0
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	f7fd fd88 	bl	800d374 <dir_next>
 800f864:	4603      	mov	r3, r0
 800f866:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800f868:	7bfb      	ldrb	r3, [r7, #15]
 800f86a:	2b04      	cmp	r3, #4
 800f86c:	d101      	bne.n	800f872 <f_readdir+0x70>
 800f86e:	2300      	movs	r3, #0
 800f870:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800f872:	7bfb      	ldrb	r3, [r7, #15]
}
 800f874:	4618      	mov	r0, r3
 800f876:	3710      	adds	r7, #16
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f87c:	b480      	push	{r7}
 800f87e:	b087      	sub	sp, #28
 800f880:	af00      	add	r7, sp, #0
 800f882:	60f8      	str	r0, [r7, #12]
 800f884:	60b9      	str	r1, [r7, #8]
 800f886:	4613      	mov	r3, r2
 800f888:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f88a:	2301      	movs	r3, #1
 800f88c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f88e:	2300      	movs	r3, #0
 800f890:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f892:	4b1f      	ldr	r3, [pc, #124]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f894:	7a5b      	ldrb	r3, [r3, #9]
 800f896:	b2db      	uxtb	r3, r3
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d131      	bne.n	800f900 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f89c:	4b1c      	ldr	r3, [pc, #112]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f89e:	7a5b      	ldrb	r3, [r3, #9]
 800f8a0:	b2db      	uxtb	r3, r3
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	4b1a      	ldr	r3, [pc, #104]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8a6:	2100      	movs	r1, #0
 800f8a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f8aa:	4b19      	ldr	r3, [pc, #100]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8ac:	7a5b      	ldrb	r3, [r3, #9]
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	4a17      	ldr	r2, [pc, #92]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8b2:	009b      	lsls	r3, r3, #2
 800f8b4:	4413      	add	r3, r2
 800f8b6:	68fa      	ldr	r2, [r7, #12]
 800f8b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f8ba:	4b15      	ldr	r3, [pc, #84]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8bc:	7a5b      	ldrb	r3, [r3, #9]
 800f8be:	b2db      	uxtb	r3, r3
 800f8c0:	461a      	mov	r2, r3
 800f8c2:	4b13      	ldr	r3, [pc, #76]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8c4:	4413      	add	r3, r2
 800f8c6:	79fa      	ldrb	r2, [r7, #7]
 800f8c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f8ca:	4b11      	ldr	r3, [pc, #68]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8cc:	7a5b      	ldrb	r3, [r3, #9]
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	1c5a      	adds	r2, r3, #1
 800f8d2:	b2d1      	uxtb	r1, r2
 800f8d4:	4a0e      	ldr	r2, [pc, #56]	@ (800f910 <FATFS_LinkDriverEx+0x94>)
 800f8d6:	7251      	strb	r1, [r2, #9]
 800f8d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f8da:	7dbb      	ldrb	r3, [r7, #22]
 800f8dc:	3330      	adds	r3, #48	@ 0x30
 800f8de:	b2da      	uxtb	r2, r3
 800f8e0:	68bb      	ldr	r3, [r7, #8]
 800f8e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f8e4:	68bb      	ldr	r3, [r7, #8]
 800f8e6:	3301      	adds	r3, #1
 800f8e8:	223a      	movs	r2, #58	@ 0x3a
 800f8ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	3302      	adds	r3, #2
 800f8f0:	222f      	movs	r2, #47	@ 0x2f
 800f8f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	3303      	adds	r3, #3
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f900:	7dfb      	ldrb	r3, [r7, #23]
}
 800f902:	4618      	mov	r0, r3
 800f904:	371c      	adds	r7, #28
 800f906:	46bd      	mov	sp, r7
 800f908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90c:	4770      	bx	lr
 800f90e:	bf00      	nop
 800f910:	20001e70 	.word	0x20001e70

0800f914 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b082      	sub	sp, #8
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
 800f91c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f91e:	2200      	movs	r2, #0
 800f920:	6839      	ldr	r1, [r7, #0]
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f7ff ffaa 	bl	800f87c <FATFS_LinkDriverEx>
 800f928:	4603      	mov	r3, r0
}
 800f92a:	4618      	mov	r0, r3
 800f92c:	3708      	adds	r7, #8
 800f92e:	46bd      	mov	sp, r7
 800f930:	bd80      	pop	{r7, pc}
	...

0800f934 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f934:	b480      	push	{r7}
 800f936:	b085      	sub	sp, #20
 800f938:	af00      	add	r7, sp, #0
 800f93a:	4603      	mov	r3, r0
 800f93c:	6039      	str	r1, [r7, #0]
 800f93e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f940:	88fb      	ldrh	r3, [r7, #6]
 800f942:	2b7f      	cmp	r3, #127	@ 0x7f
 800f944:	d802      	bhi.n	800f94c <ff_convert+0x18>
		c = chr;
 800f946:	88fb      	ldrh	r3, [r7, #6]
 800f948:	81fb      	strh	r3, [r7, #14]
 800f94a:	e025      	b.n	800f998 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d00b      	beq.n	800f96a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f952:	88fb      	ldrh	r3, [r7, #6]
 800f954:	2bff      	cmp	r3, #255	@ 0xff
 800f956:	d805      	bhi.n	800f964 <ff_convert+0x30>
 800f958:	88fb      	ldrh	r3, [r7, #6]
 800f95a:	3b80      	subs	r3, #128	@ 0x80
 800f95c:	4a12      	ldr	r2, [pc, #72]	@ (800f9a8 <ff_convert+0x74>)
 800f95e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f962:	e000      	b.n	800f966 <ff_convert+0x32>
 800f964:	2300      	movs	r3, #0
 800f966:	81fb      	strh	r3, [r7, #14]
 800f968:	e016      	b.n	800f998 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f96a:	2300      	movs	r3, #0
 800f96c:	81fb      	strh	r3, [r7, #14]
 800f96e:	e009      	b.n	800f984 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f970:	89fb      	ldrh	r3, [r7, #14]
 800f972:	4a0d      	ldr	r2, [pc, #52]	@ (800f9a8 <ff_convert+0x74>)
 800f974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f978:	88fa      	ldrh	r2, [r7, #6]
 800f97a:	429a      	cmp	r2, r3
 800f97c:	d006      	beq.n	800f98c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f97e:	89fb      	ldrh	r3, [r7, #14]
 800f980:	3301      	adds	r3, #1
 800f982:	81fb      	strh	r3, [r7, #14]
 800f984:	89fb      	ldrh	r3, [r7, #14]
 800f986:	2b7f      	cmp	r3, #127	@ 0x7f
 800f988:	d9f2      	bls.n	800f970 <ff_convert+0x3c>
 800f98a:	e000      	b.n	800f98e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f98c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f98e:	89fb      	ldrh	r3, [r7, #14]
 800f990:	3380      	adds	r3, #128	@ 0x80
 800f992:	b29b      	uxth	r3, r3
 800f994:	b2db      	uxtb	r3, r3
 800f996:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f998:	89fb      	ldrh	r3, [r7, #14]
}
 800f99a:	4618      	mov	r0, r3
 800f99c:	3714      	adds	r7, #20
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a4:	4770      	bx	lr
 800f9a6:	bf00      	nop
 800f9a8:	080105c8 	.word	0x080105c8

0800f9ac <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b087      	sub	sp, #28
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f9b6:	88fb      	ldrh	r3, [r7, #6]
 800f9b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f9bc:	d201      	bcs.n	800f9c2 <ff_wtoupper+0x16>
 800f9be:	4b3e      	ldr	r3, [pc, #248]	@ (800fab8 <ff_wtoupper+0x10c>)
 800f9c0:	e000      	b.n	800f9c4 <ff_wtoupper+0x18>
 800f9c2:	4b3e      	ldr	r3, [pc, #248]	@ (800fabc <ff_wtoupper+0x110>)
 800f9c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f9c6:	697b      	ldr	r3, [r7, #20]
 800f9c8:	1c9a      	adds	r2, r3, #2
 800f9ca:	617a      	str	r2, [r7, #20]
 800f9cc:	881b      	ldrh	r3, [r3, #0]
 800f9ce:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f9d0:	8a7b      	ldrh	r3, [r7, #18]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d068      	beq.n	800faa8 <ff_wtoupper+0xfc>
 800f9d6:	88fa      	ldrh	r2, [r7, #6]
 800f9d8:	8a7b      	ldrh	r3, [r7, #18]
 800f9da:	429a      	cmp	r2, r3
 800f9dc:	d364      	bcc.n	800faa8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	1c9a      	adds	r2, r3, #2
 800f9e2:	617a      	str	r2, [r7, #20]
 800f9e4:	881b      	ldrh	r3, [r3, #0]
 800f9e6:	823b      	strh	r3, [r7, #16]
 800f9e8:	8a3b      	ldrh	r3, [r7, #16]
 800f9ea:	0a1b      	lsrs	r3, r3, #8
 800f9ec:	81fb      	strh	r3, [r7, #14]
 800f9ee:	8a3b      	ldrh	r3, [r7, #16]
 800f9f0:	b2db      	uxtb	r3, r3
 800f9f2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f9f4:	88fa      	ldrh	r2, [r7, #6]
 800f9f6:	8a79      	ldrh	r1, [r7, #18]
 800f9f8:	8a3b      	ldrh	r3, [r7, #16]
 800f9fa:	440b      	add	r3, r1
 800f9fc:	429a      	cmp	r2, r3
 800f9fe:	da49      	bge.n	800fa94 <ff_wtoupper+0xe8>
			switch (cmd) {
 800fa00:	89fb      	ldrh	r3, [r7, #14]
 800fa02:	2b08      	cmp	r3, #8
 800fa04:	d84f      	bhi.n	800faa6 <ff_wtoupper+0xfa>
 800fa06:	a201      	add	r2, pc, #4	@ (adr r2, 800fa0c <ff_wtoupper+0x60>)
 800fa08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa0c:	0800fa31 	.word	0x0800fa31
 800fa10:	0800fa43 	.word	0x0800fa43
 800fa14:	0800fa59 	.word	0x0800fa59
 800fa18:	0800fa61 	.word	0x0800fa61
 800fa1c:	0800fa69 	.word	0x0800fa69
 800fa20:	0800fa71 	.word	0x0800fa71
 800fa24:	0800fa79 	.word	0x0800fa79
 800fa28:	0800fa81 	.word	0x0800fa81
 800fa2c:	0800fa89 	.word	0x0800fa89
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800fa30:	88fa      	ldrh	r2, [r7, #6]
 800fa32:	8a7b      	ldrh	r3, [r7, #18]
 800fa34:	1ad3      	subs	r3, r2, r3
 800fa36:	005b      	lsls	r3, r3, #1
 800fa38:	697a      	ldr	r2, [r7, #20]
 800fa3a:	4413      	add	r3, r2
 800fa3c:	881b      	ldrh	r3, [r3, #0]
 800fa3e:	80fb      	strh	r3, [r7, #6]
 800fa40:	e027      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800fa42:	88fa      	ldrh	r2, [r7, #6]
 800fa44:	8a7b      	ldrh	r3, [r7, #18]
 800fa46:	1ad3      	subs	r3, r2, r3
 800fa48:	b29b      	uxth	r3, r3
 800fa4a:	f003 0301 	and.w	r3, r3, #1
 800fa4e:	b29b      	uxth	r3, r3
 800fa50:	88fa      	ldrh	r2, [r7, #6]
 800fa52:	1ad3      	subs	r3, r2, r3
 800fa54:	80fb      	strh	r3, [r7, #6]
 800fa56:	e01c      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800fa58:	88fb      	ldrh	r3, [r7, #6]
 800fa5a:	3b10      	subs	r3, #16
 800fa5c:	80fb      	strh	r3, [r7, #6]
 800fa5e:	e018      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800fa60:	88fb      	ldrh	r3, [r7, #6]
 800fa62:	3b20      	subs	r3, #32
 800fa64:	80fb      	strh	r3, [r7, #6]
 800fa66:	e014      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800fa68:	88fb      	ldrh	r3, [r7, #6]
 800fa6a:	3b30      	subs	r3, #48	@ 0x30
 800fa6c:	80fb      	strh	r3, [r7, #6]
 800fa6e:	e010      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800fa70:	88fb      	ldrh	r3, [r7, #6]
 800fa72:	3b1a      	subs	r3, #26
 800fa74:	80fb      	strh	r3, [r7, #6]
 800fa76:	e00c      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800fa78:	88fb      	ldrh	r3, [r7, #6]
 800fa7a:	3308      	adds	r3, #8
 800fa7c:	80fb      	strh	r3, [r7, #6]
 800fa7e:	e008      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800fa80:	88fb      	ldrh	r3, [r7, #6]
 800fa82:	3b50      	subs	r3, #80	@ 0x50
 800fa84:	80fb      	strh	r3, [r7, #6]
 800fa86:	e004      	b.n	800fa92 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800fa88:	88fb      	ldrh	r3, [r7, #6]
 800fa8a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800fa8e:	80fb      	strh	r3, [r7, #6]
 800fa90:	bf00      	nop
			}
			break;
 800fa92:	e008      	b.n	800faa6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800fa94:	89fb      	ldrh	r3, [r7, #14]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d195      	bne.n	800f9c6 <ff_wtoupper+0x1a>
 800fa9a:	8a3b      	ldrh	r3, [r7, #16]
 800fa9c:	005b      	lsls	r3, r3, #1
 800fa9e:	697a      	ldr	r2, [r7, #20]
 800faa0:	4413      	add	r3, r2
 800faa2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800faa4:	e78f      	b.n	800f9c6 <ff_wtoupper+0x1a>
			break;
 800faa6:	bf00      	nop
	}

	return chr;
 800faa8:	88fb      	ldrh	r3, [r7, #6]
}
 800faaa:	4618      	mov	r0, r3
 800faac:	371c      	adds	r7, #28
 800faae:	46bd      	mov	sp, r7
 800fab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab4:	4770      	bx	lr
 800fab6:	bf00      	nop
 800fab8:	080106c8 	.word	0x080106c8
 800fabc:	080108bc 	.word	0x080108bc

0800fac0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800fac4:	2201      	movs	r2, #1
 800fac6:	490e      	ldr	r1, [pc, #56]	@ (800fb00 <MX_USB_HOST_Init+0x40>)
 800fac8:	480e      	ldr	r0, [pc, #56]	@ (800fb04 <MX_USB_HOST_Init+0x44>)
 800faca:	f7fb f8c8 	bl	800ac5e <USBH_Init>
 800face:	4603      	mov	r3, r0
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d001      	beq.n	800fad8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800fad4:	f7f2 f8e2 	bl	8001c9c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800fad8:	490b      	ldr	r1, [pc, #44]	@ (800fb08 <MX_USB_HOST_Init+0x48>)
 800fada:	480a      	ldr	r0, [pc, #40]	@ (800fb04 <MX_USB_HOST_Init+0x44>)
 800fadc:	f7fb f94d 	bl	800ad7a <USBH_RegisterClass>
 800fae0:	4603      	mov	r3, r0
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d001      	beq.n	800faea <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800fae6:	f7f2 f8d9 	bl	8001c9c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800faea:	4806      	ldr	r0, [pc, #24]	@ (800fb04 <MX_USB_HOST_Init+0x44>)
 800faec:	f7fb f9d1 	bl	800ae92 <USBH_Start>
 800faf0:	4603      	mov	r3, r0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d001      	beq.n	800fafa <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800faf6:	f7f2 f8d1 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800fafa:	bf00      	nop
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	0800fb21 	.word	0x0800fb21
 800fb04:	20001e7c 	.word	0x20001e7c
 800fb08:	20000078 	.word	0x20000078

0800fb0c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800fb10:	4802      	ldr	r0, [pc, #8]	@ (800fb1c <MX_USB_HOST_Process+0x10>)
 800fb12:	f7fb f9cf 	bl	800aeb4 <USBH_Process>
}
 800fb16:	bf00      	nop
 800fb18:	bd80      	pop	{r7, pc}
 800fb1a:	bf00      	nop
 800fb1c:	20001e7c 	.word	0x20001e7c

0800fb20 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800fb20:	b480      	push	{r7}
 800fb22:	b083      	sub	sp, #12
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
 800fb28:	460b      	mov	r3, r1
 800fb2a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800fb2c:	78fb      	ldrb	r3, [r7, #3]
 800fb2e:	3b01      	subs	r3, #1
 800fb30:	2b04      	cmp	r3, #4
 800fb32:	d819      	bhi.n	800fb68 <USBH_UserProcess+0x48>
 800fb34:	a201      	add	r2, pc, #4	@ (adr r2, 800fb3c <USBH_UserProcess+0x1c>)
 800fb36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb3a:	bf00      	nop
 800fb3c:	0800fb69 	.word	0x0800fb69
 800fb40:	0800fb59 	.word	0x0800fb59
 800fb44:	0800fb69 	.word	0x0800fb69
 800fb48:	0800fb61 	.word	0x0800fb61
 800fb4c:	0800fb51 	.word	0x0800fb51
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800fb50:	4b09      	ldr	r3, [pc, #36]	@ (800fb78 <USBH_UserProcess+0x58>)
 800fb52:	2203      	movs	r2, #3
 800fb54:	701a      	strb	r2, [r3, #0]
  break;
 800fb56:	e008      	b.n	800fb6a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800fb58:	4b07      	ldr	r3, [pc, #28]	@ (800fb78 <USBH_UserProcess+0x58>)
 800fb5a:	2202      	movs	r2, #2
 800fb5c:	701a      	strb	r2, [r3, #0]
  break;
 800fb5e:	e004      	b.n	800fb6a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800fb60:	4b05      	ldr	r3, [pc, #20]	@ (800fb78 <USBH_UserProcess+0x58>)
 800fb62:	2201      	movs	r2, #1
 800fb64:	701a      	strb	r2, [r3, #0]
  break;
 800fb66:	e000      	b.n	800fb6a <USBH_UserProcess+0x4a>

  default:
  break;
 800fb68:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800fb6a:	bf00      	nop
 800fb6c:	370c      	adds	r7, #12
 800fb6e:	46bd      	mov	sp, r7
 800fb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb74:	4770      	bx	lr
 800fb76:	bf00      	nop
 800fb78:	20002254 	.word	0x20002254

0800fb7c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b08a      	sub	sp, #40	@ 0x28
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fb84:	f107 0314 	add.w	r3, r7, #20
 800fb88:	2200      	movs	r2, #0
 800fb8a:	601a      	str	r2, [r3, #0]
 800fb8c:	605a      	str	r2, [r3, #4]
 800fb8e:	609a      	str	r2, [r3, #8]
 800fb90:	60da      	str	r2, [r3, #12]
 800fb92:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb9c:	d147      	bne.n	800fc2e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb9e:	2300      	movs	r3, #0
 800fba0:	613b      	str	r3, [r7, #16]
 800fba2:	4b25      	ldr	r3, [pc, #148]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fba6:	4a24      	ldr	r2, [pc, #144]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fba8:	f043 0301 	orr.w	r3, r3, #1
 800fbac:	6313      	str	r3, [r2, #48]	@ 0x30
 800fbae:	4b22      	ldr	r3, [pc, #136]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fbb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbb2:	f003 0301 	and.w	r3, r3, #1
 800fbb6:	613b      	str	r3, [r7, #16]
 800fbb8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800fbba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fbbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fbc8:	f107 0314 	add.w	r3, r7, #20
 800fbcc:	4619      	mov	r1, r3
 800fbce:	481b      	ldr	r0, [pc, #108]	@ (800fc3c <HAL_HCD_MspInit+0xc0>)
 800fbd0:	f7f3 f986 	bl	8002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800fbd4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800fbd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fbda:	2302      	movs	r3, #2
 800fbdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbde:	2300      	movs	r3, #0
 800fbe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fbe2:	2303      	movs	r3, #3
 800fbe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800fbe6:	230a      	movs	r3, #10
 800fbe8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fbea:	f107 0314 	add.w	r3, r7, #20
 800fbee:	4619      	mov	r1, r3
 800fbf0:	4812      	ldr	r0, [pc, #72]	@ (800fc3c <HAL_HCD_MspInit+0xc0>)
 800fbf2:	f7f3 f975 	bl	8002ee0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800fbf6:	4b10      	ldr	r3, [pc, #64]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fbf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbfa:	4a0f      	ldr	r2, [pc, #60]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fbfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc00:	6353      	str	r3, [r2, #52]	@ 0x34
 800fc02:	2300      	movs	r3, #0
 800fc04:	60fb      	str	r3, [r7, #12]
 800fc06:	4b0c      	ldr	r3, [pc, #48]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fc08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc0a:	4a0b      	ldr	r2, [pc, #44]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fc0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fc10:	6453      	str	r3, [r2, #68]	@ 0x44
 800fc12:	4b09      	ldr	r3, [pc, #36]	@ (800fc38 <HAL_HCD_MspInit+0xbc>)
 800fc14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fc1a:	60fb      	str	r3, [r7, #12]
 800fc1c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800fc1e:	2200      	movs	r2, #0
 800fc20:	2100      	movs	r1, #0
 800fc22:	2043      	movs	r0, #67	@ 0x43
 800fc24:	f7f2 fcc5 	bl	80025b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800fc28:	2043      	movs	r0, #67	@ 0x43
 800fc2a:	f7f2 fcde 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800fc2e:	bf00      	nop
 800fc30:	3728      	adds	r7, #40	@ 0x28
 800fc32:	46bd      	mov	sp, r7
 800fc34:	bd80      	pop	{r7, pc}
 800fc36:	bf00      	nop
 800fc38:	40023800 	.word	0x40023800
 800fc3c:	40020000 	.word	0x40020000

0800fc40 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b082      	sub	sp, #8
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f7fb fd07 	bl	800b662 <USBH_LL_IncTimer>
}
 800fc54:	bf00      	nop
 800fc56:	3708      	adds	r7, #8
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	bd80      	pop	{r7, pc}

0800fc5c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b082      	sub	sp, #8
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7fb fd3f 	bl	800b6ee <USBH_LL_Connect>
}
 800fc70:	bf00      	nop
 800fc72:	3708      	adds	r7, #8
 800fc74:	46bd      	mov	sp, r7
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b082      	sub	sp, #8
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800fc86:	4618      	mov	r0, r3
 800fc88:	f7fb fd48 	bl	800b71c <USBH_LL_Disconnect>
}
 800fc8c:	bf00      	nop
 800fc8e:	3708      	adds	r7, #8
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b083      	sub	sp, #12
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
 800fc9c:	460b      	mov	r3, r1
 800fc9e:	70fb      	strb	r3, [r7, #3]
 800fca0:	4613      	mov	r3, r2
 800fca2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800fca4:	bf00      	nop
 800fca6:	370c      	adds	r7, #12
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr

0800fcb0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b082      	sub	sp, #8
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f7fb fcf9 	bl	800b6b6 <USBH_LL_PortEnabled>
}
 800fcc4:	bf00      	nop
 800fcc6:	3708      	adds	r7, #8
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b082      	sub	sp, #8
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800fcda:	4618      	mov	r0, r3
 800fcdc:	f7fb fcf9 	bl	800b6d2 <USBH_LL_PortDisabled>
}
 800fce0:	bf00      	nop
 800fce2:	3708      	adds	r7, #8
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}

0800fce8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800fce8:	b580      	push	{r7, lr}
 800fcea:	b082      	sub	sp, #8
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800fcf6:	2b01      	cmp	r3, #1
 800fcf8:	d12a      	bne.n	800fd50 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800fcfa:	4a18      	ldr	r2, [pc, #96]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	4a15      	ldr	r2, [pc, #84]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd06:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fd0a:	4b14      	ldr	r3, [pc, #80]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd0c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800fd10:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800fd12:	4b12      	ldr	r3, [pc, #72]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd14:	2208      	movs	r2, #8
 800fd16:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800fd18:	4b10      	ldr	r3, [pc, #64]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd1a:	2201      	movs	r2, #1
 800fd1c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fd1e:	4b0f      	ldr	r3, [pc, #60]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd20:	2200      	movs	r2, #0
 800fd22:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800fd24:	4b0d      	ldr	r3, [pc, #52]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd26:	2202      	movs	r2, #2
 800fd28:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fd2a:	4b0c      	ldr	r3, [pc, #48]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800fd30:	480a      	ldr	r0, [pc, #40]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd32:	f7f3 fb6f 	bl	8003414 <HAL_HCD_Init>
 800fd36:	4603      	mov	r3, r0
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d001      	beq.n	800fd40 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800fd3c:	f7f1 ffae 	bl	8001c9c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800fd40:	4806      	ldr	r0, [pc, #24]	@ (800fd5c <USBH_LL_Init+0x74>)
 800fd42:	f7f3 ff52 	bl	8003bea <HAL_HCD_GetCurrentFrame>
 800fd46:	4603      	mov	r3, r0
 800fd48:	4619      	mov	r1, r3
 800fd4a:	6878      	ldr	r0, [r7, #4]
 800fd4c:	f7fb fc7a 	bl	800b644 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800fd50:	2300      	movs	r3, #0
}
 800fd52:	4618      	mov	r0, r3
 800fd54:	3708      	adds	r7, #8
 800fd56:	46bd      	mov	sp, r7
 800fd58:	bd80      	pop	{r7, pc}
 800fd5a:	bf00      	nop
 800fd5c:	20002258 	.word	0x20002258

0800fd60 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd68:	2300      	movs	r3, #0
 800fd6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7f3 fec1 	bl	8003afe <HAL_HCD_Start>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fd80:	7bfb      	ldrb	r3, [r7, #15]
 800fd82:	4618      	mov	r0, r3
 800fd84:	f000 f98c 	bl	80100a0 <USBH_Get_USB_Status>
 800fd88:	4603      	mov	r3, r0
 800fd8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd8e:	4618      	mov	r0, r3
 800fd90:	3710      	adds	r7, #16
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bd80      	pop	{r7, pc}

0800fd96 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800fd96:	b580      	push	{r7, lr}
 800fd98:	b084      	sub	sp, #16
 800fd9a:	af00      	add	r7, sp, #0
 800fd9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd9e:	2300      	movs	r3, #0
 800fda0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fda2:	2300      	movs	r3, #0
 800fda4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fdac:	4618      	mov	r0, r3
 800fdae:	f7f3 fec9 	bl	8003b44 <HAL_HCD_Stop>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fdb6:	7bfb      	ldrb	r3, [r7, #15]
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f000 f971 	bl	80100a0 <USBH_Get_USB_Status>
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fdc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3710      	adds	r7, #16
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	bd80      	pop	{r7, pc}

0800fdcc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fdde:	4618      	mov	r0, r3
 800fde0:	f7f3 ff11 	bl	8003c06 <HAL_HCD_GetCurrentSpeed>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b02      	cmp	r3, #2
 800fde8:	d00c      	beq.n	800fe04 <USBH_LL_GetSpeed+0x38>
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	d80d      	bhi.n	800fe0a <USBH_LL_GetSpeed+0x3e>
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d002      	beq.n	800fdf8 <USBH_LL_GetSpeed+0x2c>
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d003      	beq.n	800fdfe <USBH_LL_GetSpeed+0x32>
 800fdf6:	e008      	b.n	800fe0a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	73fb      	strb	r3, [r7, #15]
    break;
 800fdfc:	e008      	b.n	800fe10 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800fdfe:	2301      	movs	r3, #1
 800fe00:	73fb      	strb	r3, [r7, #15]
    break;
 800fe02:	e005      	b.n	800fe10 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800fe04:	2302      	movs	r3, #2
 800fe06:	73fb      	strb	r3, [r7, #15]
    break;
 800fe08:	e002      	b.n	800fe10 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	73fb      	strb	r3, [r7, #15]
    break;
 800fe0e:	bf00      	nop
  }
  return  speed;
 800fe10:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe12:	4618      	mov	r0, r3
 800fe14:	3710      	adds	r7, #16
 800fe16:	46bd      	mov	sp, r7
 800fe18:	bd80      	pop	{r7, pc}

0800fe1a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800fe1a:	b580      	push	{r7, lr}
 800fe1c:	b084      	sub	sp, #16
 800fe1e:	af00      	add	r7, sp, #0
 800fe20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe22:	2300      	movs	r3, #0
 800fe24:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fe26:	2300      	movs	r3, #0
 800fe28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fe30:	4618      	mov	r0, r3
 800fe32:	f7f3 fea4 	bl	8003b7e <HAL_HCD_ResetPort>
 800fe36:	4603      	mov	r3, r0
 800fe38:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fe3a:	7bfb      	ldrb	r3, [r7, #15]
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	f000 f92f 	bl	80100a0 <USBH_Get_USB_Status>
 800fe42:	4603      	mov	r3, r0
 800fe44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe46:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3710      	adds	r7, #16
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b082      	sub	sp, #8
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
 800fe58:	460b      	mov	r3, r1
 800fe5a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fe62:	78fa      	ldrb	r2, [r7, #3]
 800fe64:	4611      	mov	r1, r2
 800fe66:	4618      	mov	r0, r3
 800fe68:	f7f3 feab 	bl	8003bc2 <HAL_HCD_HC_GetXferCount>
 800fe6c:	4603      	mov	r3, r0
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}

0800fe76 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800fe76:	b590      	push	{r4, r7, lr}
 800fe78:	b089      	sub	sp, #36	@ 0x24
 800fe7a:	af04      	add	r7, sp, #16
 800fe7c:	6078      	str	r0, [r7, #4]
 800fe7e:	4608      	mov	r0, r1
 800fe80:	4611      	mov	r1, r2
 800fe82:	461a      	mov	r2, r3
 800fe84:	4603      	mov	r3, r0
 800fe86:	70fb      	strb	r3, [r7, #3]
 800fe88:	460b      	mov	r3, r1
 800fe8a:	70bb      	strb	r3, [r7, #2]
 800fe8c:	4613      	mov	r3, r2
 800fe8e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe90:	2300      	movs	r3, #0
 800fe92:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fe94:	2300      	movs	r3, #0
 800fe96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800fe9e:	787c      	ldrb	r4, [r7, #1]
 800fea0:	78ba      	ldrb	r2, [r7, #2]
 800fea2:	78f9      	ldrb	r1, [r7, #3]
 800fea4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fea6:	9302      	str	r3, [sp, #8]
 800fea8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800feac:	9301      	str	r3, [sp, #4]
 800feae:	f897 3020 	ldrb.w	r3, [r7, #32]
 800feb2:	9300      	str	r3, [sp, #0]
 800feb4:	4623      	mov	r3, r4
 800feb6:	f7f3 fb0f 	bl	80034d8 <HAL_HCD_HC_Init>
 800feba:	4603      	mov	r3, r0
 800febc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800febe:	7bfb      	ldrb	r3, [r7, #15]
 800fec0:	4618      	mov	r0, r3
 800fec2:	f000 f8ed 	bl	80100a0 <USBH_Get_USB_Status>
 800fec6:	4603      	mov	r3, r0
 800fec8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800feca:	7bbb      	ldrb	r3, [r7, #14]
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3714      	adds	r7, #20
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd90      	pop	{r4, r7, pc}

0800fed4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b084      	sub	sp, #16
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	460b      	mov	r3, r1
 800fede:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fee0:	2300      	movs	r3, #0
 800fee2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fee4:	2300      	movs	r3, #0
 800fee6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800feee:	78fa      	ldrb	r2, [r7, #3]
 800fef0:	4611      	mov	r1, r2
 800fef2:	4618      	mov	r0, r3
 800fef4:	f7f3 fb7f 	bl	80035f6 <HAL_HCD_HC_Halt>
 800fef8:	4603      	mov	r3, r0
 800fefa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fefc:	7bfb      	ldrb	r3, [r7, #15]
 800fefe:	4618      	mov	r0, r3
 800ff00:	f000 f8ce 	bl	80100a0 <USBH_Get_USB_Status>
 800ff04:	4603      	mov	r3, r0
 800ff06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	3710      	adds	r7, #16
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	bd80      	pop	{r7, pc}

0800ff12 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ff12:	b590      	push	{r4, r7, lr}
 800ff14:	b089      	sub	sp, #36	@ 0x24
 800ff16:	af04      	add	r7, sp, #16
 800ff18:	6078      	str	r0, [r7, #4]
 800ff1a:	4608      	mov	r0, r1
 800ff1c:	4611      	mov	r1, r2
 800ff1e:	461a      	mov	r2, r3
 800ff20:	4603      	mov	r3, r0
 800ff22:	70fb      	strb	r3, [r7, #3]
 800ff24:	460b      	mov	r3, r1
 800ff26:	70bb      	strb	r3, [r7, #2]
 800ff28:	4613      	mov	r3, r2
 800ff2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ff30:	2300      	movs	r3, #0
 800ff32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ff3a:	787c      	ldrb	r4, [r7, #1]
 800ff3c:	78ba      	ldrb	r2, [r7, #2]
 800ff3e:	78f9      	ldrb	r1, [r7, #3]
 800ff40:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ff44:	9303      	str	r3, [sp, #12]
 800ff46:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ff48:	9302      	str	r3, [sp, #8]
 800ff4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff4c:	9301      	str	r3, [sp, #4]
 800ff4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ff52:	9300      	str	r3, [sp, #0]
 800ff54:	4623      	mov	r3, r4
 800ff56:	f7f3 fb71 	bl	800363c <HAL_HCD_HC_SubmitRequest>
 800ff5a:	4603      	mov	r3, r0
 800ff5c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ff5e:	7bfb      	ldrb	r3, [r7, #15]
 800ff60:	4618      	mov	r0, r3
 800ff62:	f000 f89d 	bl	80100a0 <USBH_Get_USB_Status>
 800ff66:	4603      	mov	r3, r0
 800ff68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff6a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	3714      	adds	r7, #20
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd90      	pop	{r4, r7, pc}

0800ff74 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b082      	sub	sp, #8
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
 800ff7c:	460b      	mov	r3, r1
 800ff7e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ff86:	78fa      	ldrb	r2, [r7, #3]
 800ff88:	4611      	mov	r1, r2
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f7f3 fe05 	bl	8003b9a <HAL_HCD_HC_GetURBState>
 800ff90:	4603      	mov	r3, r0
}
 800ff92:	4618      	mov	r0, r3
 800ff94:	3708      	adds	r7, #8
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}

0800ff9a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ff9a:	b580      	push	{r7, lr}
 800ff9c:	b082      	sub	sp, #8
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
 800ffa2:	460b      	mov	r3, r1
 800ffa4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ffac:	2b01      	cmp	r3, #1
 800ffae:	d103      	bne.n	800ffb8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ffb0:	78fb      	ldrb	r3, [r7, #3]
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	f000 f8a0 	bl	80100f8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ffb8:	20c8      	movs	r0, #200	@ 0xc8
 800ffba:	f7f2 f9fb 	bl	80023b4 <HAL_Delay>
  return USBH_OK;
 800ffbe:	2300      	movs	r3, #0
}
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	3708      	adds	r7, #8
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	bd80      	pop	{r7, pc}

0800ffc8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ffc8:	b480      	push	{r7}
 800ffca:	b085      	sub	sp, #20
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
 800ffd0:	460b      	mov	r3, r1
 800ffd2:	70fb      	strb	r3, [r7, #3]
 800ffd4:	4613      	mov	r3, r2
 800ffd6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ffde:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ffe0:	78fb      	ldrb	r3, [r7, #3]
 800ffe2:	68fa      	ldr	r2, [r7, #12]
 800ffe4:	212c      	movs	r1, #44	@ 0x2c
 800ffe6:	fb01 f303 	mul.w	r3, r1, r3
 800ffea:	4413      	add	r3, r2
 800ffec:	333b      	adds	r3, #59	@ 0x3b
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d009      	beq.n	8010008 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800fff4:	78fb      	ldrb	r3, [r7, #3]
 800fff6:	68fa      	ldr	r2, [r7, #12]
 800fff8:	212c      	movs	r1, #44	@ 0x2c
 800fffa:	fb01 f303 	mul.w	r3, r1, r3
 800fffe:	4413      	add	r3, r2
 8010000:	3354      	adds	r3, #84	@ 0x54
 8010002:	78ba      	ldrb	r2, [r7, #2]
 8010004:	701a      	strb	r2, [r3, #0]
 8010006:	e008      	b.n	801001a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8010008:	78fb      	ldrb	r3, [r7, #3]
 801000a:	68fa      	ldr	r2, [r7, #12]
 801000c:	212c      	movs	r1, #44	@ 0x2c
 801000e:	fb01 f303 	mul.w	r3, r1, r3
 8010012:	4413      	add	r3, r2
 8010014:	3355      	adds	r3, #85	@ 0x55
 8010016:	78ba      	ldrb	r2, [r7, #2]
 8010018:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801001a:	2300      	movs	r3, #0
}
 801001c:	4618      	mov	r0, r3
 801001e:	3714      	adds	r7, #20
 8010020:	46bd      	mov	sp, r7
 8010022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010026:	4770      	bx	lr

08010028 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010028:	b480      	push	{r7}
 801002a:	b085      	sub	sp, #20
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
 8010030:	460b      	mov	r3, r1
 8010032:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8010034:	2300      	movs	r3, #0
 8010036:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801003e:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8010040:	78fb      	ldrb	r3, [r7, #3]
 8010042:	68ba      	ldr	r2, [r7, #8]
 8010044:	212c      	movs	r1, #44	@ 0x2c
 8010046:	fb01 f303 	mul.w	r3, r1, r3
 801004a:	4413      	add	r3, r2
 801004c:	333b      	adds	r3, #59	@ 0x3b
 801004e:	781b      	ldrb	r3, [r3, #0]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d009      	beq.n	8010068 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8010054:	78fb      	ldrb	r3, [r7, #3]
 8010056:	68ba      	ldr	r2, [r7, #8]
 8010058:	212c      	movs	r1, #44	@ 0x2c
 801005a:	fb01 f303 	mul.w	r3, r1, r3
 801005e:	4413      	add	r3, r2
 8010060:	3354      	adds	r3, #84	@ 0x54
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	73fb      	strb	r3, [r7, #15]
 8010066:	e008      	b.n	801007a <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8010068:	78fb      	ldrb	r3, [r7, #3]
 801006a:	68ba      	ldr	r2, [r7, #8]
 801006c:	212c      	movs	r1, #44	@ 0x2c
 801006e:	fb01 f303 	mul.w	r3, r1, r3
 8010072:	4413      	add	r3, r2
 8010074:	3355      	adds	r3, #85	@ 0x55
 8010076:	781b      	ldrb	r3, [r3, #0]
 8010078:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 801007a:	7bfb      	ldrb	r3, [r7, #15]
}
 801007c:	4618      	mov	r0, r3
 801007e:	3714      	adds	r7, #20
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr

08010088 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8010088:	b580      	push	{r7, lr}
 801008a:	b082      	sub	sp, #8
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8010090:	6878      	ldr	r0, [r7, #4]
 8010092:	f7f2 f98f 	bl	80023b4 <HAL_Delay>
}
 8010096:	bf00      	nop
 8010098:	3708      	adds	r7, #8
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
	...

080100a0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b085      	sub	sp, #20
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	4603      	mov	r3, r0
 80100a8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80100aa:	2300      	movs	r3, #0
 80100ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80100ae:	79fb      	ldrb	r3, [r7, #7]
 80100b0:	2b03      	cmp	r3, #3
 80100b2:	d817      	bhi.n	80100e4 <USBH_Get_USB_Status+0x44>
 80100b4:	a201      	add	r2, pc, #4	@ (adr r2, 80100bc <USBH_Get_USB_Status+0x1c>)
 80100b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100ba:	bf00      	nop
 80100bc:	080100cd 	.word	0x080100cd
 80100c0:	080100d3 	.word	0x080100d3
 80100c4:	080100d9 	.word	0x080100d9
 80100c8:	080100df 	.word	0x080100df
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80100cc:	2300      	movs	r3, #0
 80100ce:	73fb      	strb	r3, [r7, #15]
    break;
 80100d0:	e00b      	b.n	80100ea <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80100d2:	2302      	movs	r3, #2
 80100d4:	73fb      	strb	r3, [r7, #15]
    break;
 80100d6:	e008      	b.n	80100ea <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80100d8:	2301      	movs	r3, #1
 80100da:	73fb      	strb	r3, [r7, #15]
    break;
 80100dc:	e005      	b.n	80100ea <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80100de:	2302      	movs	r3, #2
 80100e0:	73fb      	strb	r3, [r7, #15]
    break;
 80100e2:	e002      	b.n	80100ea <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80100e4:	2302      	movs	r3, #2
 80100e6:	73fb      	strb	r3, [r7, #15]
    break;
 80100e8:	bf00      	nop
  }
  return usb_status;
 80100ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80100ec:	4618      	mov	r0, r3
 80100ee:	3714      	adds	r7, #20
 80100f0:	46bd      	mov	sp, r7
 80100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f6:	4770      	bx	lr

080100f8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b084      	sub	sp, #16
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	4603      	mov	r3, r0
 8010100:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8010102:	79fb      	ldrb	r3, [r7, #7]
 8010104:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8010106:	79fb      	ldrb	r3, [r7, #7]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d102      	bne.n	8010112 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 801010c:	2301      	movs	r3, #1
 801010e:	73fb      	strb	r3, [r7, #15]
 8010110:	e001      	b.n	8010116 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8010112:	2300      	movs	r3, #0
 8010114:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8010116:	7bfb      	ldrb	r3, [r7, #15]
 8010118:	461a      	mov	r2, r3
 801011a:	2101      	movs	r1, #1
 801011c:	4803      	ldr	r0, [pc, #12]	@ (801012c <MX_DriverVbusFS+0x34>)
 801011e:	f7f3 f947 	bl	80033b0 <HAL_GPIO_WritePin>
}
 8010122:	bf00      	nop
 8010124:	3710      	adds	r7, #16
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}
 801012a:	bf00      	nop
 801012c:	40020800 	.word	0x40020800

08010130 <malloc>:
 8010130:	4b02      	ldr	r3, [pc, #8]	@ (801013c <malloc+0xc>)
 8010132:	4601      	mov	r1, r0
 8010134:	6818      	ldr	r0, [r3, #0]
 8010136:	f000 b82d 	b.w	8010194 <_malloc_r>
 801013a:	bf00      	nop
 801013c:	20000098 	.word	0x20000098

08010140 <free>:
 8010140:	4b02      	ldr	r3, [pc, #8]	@ (801014c <free+0xc>)
 8010142:	4601      	mov	r1, r0
 8010144:	6818      	ldr	r0, [r3, #0]
 8010146:	f000 b92d 	b.w	80103a4 <_free_r>
 801014a:	bf00      	nop
 801014c:	20000098 	.word	0x20000098

08010150 <sbrk_aligned>:
 8010150:	b570      	push	{r4, r5, r6, lr}
 8010152:	4e0f      	ldr	r6, [pc, #60]	@ (8010190 <sbrk_aligned+0x40>)
 8010154:	460c      	mov	r4, r1
 8010156:	6831      	ldr	r1, [r6, #0]
 8010158:	4605      	mov	r5, r0
 801015a:	b911      	cbnz	r1, 8010162 <sbrk_aligned+0x12>
 801015c:	f000 f8d8 	bl	8010310 <_sbrk_r>
 8010160:	6030      	str	r0, [r6, #0]
 8010162:	4621      	mov	r1, r4
 8010164:	4628      	mov	r0, r5
 8010166:	f000 f8d3 	bl	8010310 <_sbrk_r>
 801016a:	1c43      	adds	r3, r0, #1
 801016c:	d103      	bne.n	8010176 <sbrk_aligned+0x26>
 801016e:	f04f 34ff 	mov.w	r4, #4294967295
 8010172:	4620      	mov	r0, r4
 8010174:	bd70      	pop	{r4, r5, r6, pc}
 8010176:	1cc4      	adds	r4, r0, #3
 8010178:	f024 0403 	bic.w	r4, r4, #3
 801017c:	42a0      	cmp	r0, r4
 801017e:	d0f8      	beq.n	8010172 <sbrk_aligned+0x22>
 8010180:	1a21      	subs	r1, r4, r0
 8010182:	4628      	mov	r0, r5
 8010184:	f000 f8c4 	bl	8010310 <_sbrk_r>
 8010188:	3001      	adds	r0, #1
 801018a:	d1f2      	bne.n	8010172 <sbrk_aligned+0x22>
 801018c:	e7ef      	b.n	801016e <sbrk_aligned+0x1e>
 801018e:	bf00      	nop
 8010190:	2000255c 	.word	0x2000255c

08010194 <_malloc_r>:
 8010194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010198:	1ccd      	adds	r5, r1, #3
 801019a:	f025 0503 	bic.w	r5, r5, #3
 801019e:	3508      	adds	r5, #8
 80101a0:	2d0c      	cmp	r5, #12
 80101a2:	bf38      	it	cc
 80101a4:	250c      	movcc	r5, #12
 80101a6:	2d00      	cmp	r5, #0
 80101a8:	4606      	mov	r6, r0
 80101aa:	db01      	blt.n	80101b0 <_malloc_r+0x1c>
 80101ac:	42a9      	cmp	r1, r5
 80101ae:	d904      	bls.n	80101ba <_malloc_r+0x26>
 80101b0:	230c      	movs	r3, #12
 80101b2:	6033      	str	r3, [r6, #0]
 80101b4:	2000      	movs	r0, #0
 80101b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010290 <_malloc_r+0xfc>
 80101be:	f000 f869 	bl	8010294 <__malloc_lock>
 80101c2:	f8d8 3000 	ldr.w	r3, [r8]
 80101c6:	461c      	mov	r4, r3
 80101c8:	bb44      	cbnz	r4, 801021c <_malloc_r+0x88>
 80101ca:	4629      	mov	r1, r5
 80101cc:	4630      	mov	r0, r6
 80101ce:	f7ff ffbf 	bl	8010150 <sbrk_aligned>
 80101d2:	1c43      	adds	r3, r0, #1
 80101d4:	4604      	mov	r4, r0
 80101d6:	d158      	bne.n	801028a <_malloc_r+0xf6>
 80101d8:	f8d8 4000 	ldr.w	r4, [r8]
 80101dc:	4627      	mov	r7, r4
 80101de:	2f00      	cmp	r7, #0
 80101e0:	d143      	bne.n	801026a <_malloc_r+0xd6>
 80101e2:	2c00      	cmp	r4, #0
 80101e4:	d04b      	beq.n	801027e <_malloc_r+0xea>
 80101e6:	6823      	ldr	r3, [r4, #0]
 80101e8:	4639      	mov	r1, r7
 80101ea:	4630      	mov	r0, r6
 80101ec:	eb04 0903 	add.w	r9, r4, r3
 80101f0:	f000 f88e 	bl	8010310 <_sbrk_r>
 80101f4:	4581      	cmp	r9, r0
 80101f6:	d142      	bne.n	801027e <_malloc_r+0xea>
 80101f8:	6821      	ldr	r1, [r4, #0]
 80101fa:	1a6d      	subs	r5, r5, r1
 80101fc:	4629      	mov	r1, r5
 80101fe:	4630      	mov	r0, r6
 8010200:	f7ff ffa6 	bl	8010150 <sbrk_aligned>
 8010204:	3001      	adds	r0, #1
 8010206:	d03a      	beq.n	801027e <_malloc_r+0xea>
 8010208:	6823      	ldr	r3, [r4, #0]
 801020a:	442b      	add	r3, r5
 801020c:	6023      	str	r3, [r4, #0]
 801020e:	f8d8 3000 	ldr.w	r3, [r8]
 8010212:	685a      	ldr	r2, [r3, #4]
 8010214:	bb62      	cbnz	r2, 8010270 <_malloc_r+0xdc>
 8010216:	f8c8 7000 	str.w	r7, [r8]
 801021a:	e00f      	b.n	801023c <_malloc_r+0xa8>
 801021c:	6822      	ldr	r2, [r4, #0]
 801021e:	1b52      	subs	r2, r2, r5
 8010220:	d420      	bmi.n	8010264 <_malloc_r+0xd0>
 8010222:	2a0b      	cmp	r2, #11
 8010224:	d917      	bls.n	8010256 <_malloc_r+0xc2>
 8010226:	1961      	adds	r1, r4, r5
 8010228:	42a3      	cmp	r3, r4
 801022a:	6025      	str	r5, [r4, #0]
 801022c:	bf18      	it	ne
 801022e:	6059      	strne	r1, [r3, #4]
 8010230:	6863      	ldr	r3, [r4, #4]
 8010232:	bf08      	it	eq
 8010234:	f8c8 1000 	streq.w	r1, [r8]
 8010238:	5162      	str	r2, [r4, r5]
 801023a:	604b      	str	r3, [r1, #4]
 801023c:	4630      	mov	r0, r6
 801023e:	f000 f82f 	bl	80102a0 <__malloc_unlock>
 8010242:	f104 000b 	add.w	r0, r4, #11
 8010246:	1d23      	adds	r3, r4, #4
 8010248:	f020 0007 	bic.w	r0, r0, #7
 801024c:	1ac2      	subs	r2, r0, r3
 801024e:	bf1c      	itt	ne
 8010250:	1a1b      	subne	r3, r3, r0
 8010252:	50a3      	strne	r3, [r4, r2]
 8010254:	e7af      	b.n	80101b6 <_malloc_r+0x22>
 8010256:	6862      	ldr	r2, [r4, #4]
 8010258:	42a3      	cmp	r3, r4
 801025a:	bf0c      	ite	eq
 801025c:	f8c8 2000 	streq.w	r2, [r8]
 8010260:	605a      	strne	r2, [r3, #4]
 8010262:	e7eb      	b.n	801023c <_malloc_r+0xa8>
 8010264:	4623      	mov	r3, r4
 8010266:	6864      	ldr	r4, [r4, #4]
 8010268:	e7ae      	b.n	80101c8 <_malloc_r+0x34>
 801026a:	463c      	mov	r4, r7
 801026c:	687f      	ldr	r7, [r7, #4]
 801026e:	e7b6      	b.n	80101de <_malloc_r+0x4a>
 8010270:	461a      	mov	r2, r3
 8010272:	685b      	ldr	r3, [r3, #4]
 8010274:	42a3      	cmp	r3, r4
 8010276:	d1fb      	bne.n	8010270 <_malloc_r+0xdc>
 8010278:	2300      	movs	r3, #0
 801027a:	6053      	str	r3, [r2, #4]
 801027c:	e7de      	b.n	801023c <_malloc_r+0xa8>
 801027e:	230c      	movs	r3, #12
 8010280:	6033      	str	r3, [r6, #0]
 8010282:	4630      	mov	r0, r6
 8010284:	f000 f80c 	bl	80102a0 <__malloc_unlock>
 8010288:	e794      	b.n	80101b4 <_malloc_r+0x20>
 801028a:	6005      	str	r5, [r0, #0]
 801028c:	e7d6      	b.n	801023c <_malloc_r+0xa8>
 801028e:	bf00      	nop
 8010290:	20002560 	.word	0x20002560

08010294 <__malloc_lock>:
 8010294:	4801      	ldr	r0, [pc, #4]	@ (801029c <__malloc_lock+0x8>)
 8010296:	f000 b875 	b.w	8010384 <__retarget_lock_acquire_recursive>
 801029a:	bf00      	nop
 801029c:	200026a0 	.word	0x200026a0

080102a0 <__malloc_unlock>:
 80102a0:	4801      	ldr	r0, [pc, #4]	@ (80102a8 <__malloc_unlock+0x8>)
 80102a2:	f000 b870 	b.w	8010386 <__retarget_lock_release_recursive>
 80102a6:	bf00      	nop
 80102a8:	200026a0 	.word	0x200026a0

080102ac <memset>:
 80102ac:	4402      	add	r2, r0
 80102ae:	4603      	mov	r3, r0
 80102b0:	4293      	cmp	r3, r2
 80102b2:	d100      	bne.n	80102b6 <memset+0xa>
 80102b4:	4770      	bx	lr
 80102b6:	f803 1b01 	strb.w	r1, [r3], #1
 80102ba:	e7f9      	b.n	80102b0 <memset+0x4>

080102bc <strncpy>:
 80102bc:	b510      	push	{r4, lr}
 80102be:	3901      	subs	r1, #1
 80102c0:	4603      	mov	r3, r0
 80102c2:	b132      	cbz	r2, 80102d2 <strncpy+0x16>
 80102c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80102c8:	f803 4b01 	strb.w	r4, [r3], #1
 80102cc:	3a01      	subs	r2, #1
 80102ce:	2c00      	cmp	r4, #0
 80102d0:	d1f7      	bne.n	80102c2 <strncpy+0x6>
 80102d2:	441a      	add	r2, r3
 80102d4:	2100      	movs	r1, #0
 80102d6:	4293      	cmp	r3, r2
 80102d8:	d100      	bne.n	80102dc <strncpy+0x20>
 80102da:	bd10      	pop	{r4, pc}
 80102dc:	f803 1b01 	strb.w	r1, [r3], #1
 80102e0:	e7f9      	b.n	80102d6 <strncpy+0x1a>

080102e2 <strstr>:
 80102e2:	780a      	ldrb	r2, [r1, #0]
 80102e4:	b570      	push	{r4, r5, r6, lr}
 80102e6:	b96a      	cbnz	r2, 8010304 <strstr+0x22>
 80102e8:	bd70      	pop	{r4, r5, r6, pc}
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d109      	bne.n	8010302 <strstr+0x20>
 80102ee:	460c      	mov	r4, r1
 80102f0:	4605      	mov	r5, r0
 80102f2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d0f6      	beq.n	80102e8 <strstr+0x6>
 80102fa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80102fe:	429e      	cmp	r6, r3
 8010300:	d0f7      	beq.n	80102f2 <strstr+0x10>
 8010302:	3001      	adds	r0, #1
 8010304:	7803      	ldrb	r3, [r0, #0]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d1ef      	bne.n	80102ea <strstr+0x8>
 801030a:	4618      	mov	r0, r3
 801030c:	e7ec      	b.n	80102e8 <strstr+0x6>
	...

08010310 <_sbrk_r>:
 8010310:	b538      	push	{r3, r4, r5, lr}
 8010312:	4d06      	ldr	r5, [pc, #24]	@ (801032c <_sbrk_r+0x1c>)
 8010314:	2300      	movs	r3, #0
 8010316:	4604      	mov	r4, r0
 8010318:	4608      	mov	r0, r1
 801031a:	602b      	str	r3, [r5, #0]
 801031c:	f7f1 fda0 	bl	8001e60 <_sbrk>
 8010320:	1c43      	adds	r3, r0, #1
 8010322:	d102      	bne.n	801032a <_sbrk_r+0x1a>
 8010324:	682b      	ldr	r3, [r5, #0]
 8010326:	b103      	cbz	r3, 801032a <_sbrk_r+0x1a>
 8010328:	6023      	str	r3, [r4, #0]
 801032a:	bd38      	pop	{r3, r4, r5, pc}
 801032c:	2000269c 	.word	0x2000269c

08010330 <__errno>:
 8010330:	4b01      	ldr	r3, [pc, #4]	@ (8010338 <__errno+0x8>)
 8010332:	6818      	ldr	r0, [r3, #0]
 8010334:	4770      	bx	lr
 8010336:	bf00      	nop
 8010338:	20000098 	.word	0x20000098

0801033c <__libc_init_array>:
 801033c:	b570      	push	{r4, r5, r6, lr}
 801033e:	4d0d      	ldr	r5, [pc, #52]	@ (8010374 <__libc_init_array+0x38>)
 8010340:	4c0d      	ldr	r4, [pc, #52]	@ (8010378 <__libc_init_array+0x3c>)
 8010342:	1b64      	subs	r4, r4, r5
 8010344:	10a4      	asrs	r4, r4, #2
 8010346:	2600      	movs	r6, #0
 8010348:	42a6      	cmp	r6, r4
 801034a:	d109      	bne.n	8010360 <__libc_init_array+0x24>
 801034c:	4d0b      	ldr	r5, [pc, #44]	@ (801037c <__libc_init_array+0x40>)
 801034e:	4c0c      	ldr	r4, [pc, #48]	@ (8010380 <__libc_init_array+0x44>)
 8010350:	f000 f872 	bl	8010438 <_init>
 8010354:	1b64      	subs	r4, r4, r5
 8010356:	10a4      	asrs	r4, r4, #2
 8010358:	2600      	movs	r6, #0
 801035a:	42a6      	cmp	r6, r4
 801035c:	d105      	bne.n	801036a <__libc_init_array+0x2e>
 801035e:	bd70      	pop	{r4, r5, r6, pc}
 8010360:	f855 3b04 	ldr.w	r3, [r5], #4
 8010364:	4798      	blx	r3
 8010366:	3601      	adds	r6, #1
 8010368:	e7ee      	b.n	8010348 <__libc_init_array+0xc>
 801036a:	f855 3b04 	ldr.w	r3, [r5], #4
 801036e:	4798      	blx	r3
 8010370:	3601      	adds	r6, #1
 8010372:	e7f2      	b.n	801035a <__libc_init_array+0x1e>
 8010374:	08010980 	.word	0x08010980
 8010378:	08010980 	.word	0x08010980
 801037c:	08010980 	.word	0x08010980
 8010380:	08010984 	.word	0x08010984

08010384 <__retarget_lock_acquire_recursive>:
 8010384:	4770      	bx	lr

08010386 <__retarget_lock_release_recursive>:
 8010386:	4770      	bx	lr

08010388 <memcpy>:
 8010388:	440a      	add	r2, r1
 801038a:	4291      	cmp	r1, r2
 801038c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010390:	d100      	bne.n	8010394 <memcpy+0xc>
 8010392:	4770      	bx	lr
 8010394:	b510      	push	{r4, lr}
 8010396:	f811 4b01 	ldrb.w	r4, [r1], #1
 801039a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801039e:	4291      	cmp	r1, r2
 80103a0:	d1f9      	bne.n	8010396 <memcpy+0xe>
 80103a2:	bd10      	pop	{r4, pc}

080103a4 <_free_r>:
 80103a4:	b538      	push	{r3, r4, r5, lr}
 80103a6:	4605      	mov	r5, r0
 80103a8:	2900      	cmp	r1, #0
 80103aa:	d041      	beq.n	8010430 <_free_r+0x8c>
 80103ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80103b0:	1f0c      	subs	r4, r1, #4
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	bfb8      	it	lt
 80103b6:	18e4      	addlt	r4, r4, r3
 80103b8:	f7ff ff6c 	bl	8010294 <__malloc_lock>
 80103bc:	4a1d      	ldr	r2, [pc, #116]	@ (8010434 <_free_r+0x90>)
 80103be:	6813      	ldr	r3, [r2, #0]
 80103c0:	b933      	cbnz	r3, 80103d0 <_free_r+0x2c>
 80103c2:	6063      	str	r3, [r4, #4]
 80103c4:	6014      	str	r4, [r2, #0]
 80103c6:	4628      	mov	r0, r5
 80103c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80103cc:	f7ff bf68 	b.w	80102a0 <__malloc_unlock>
 80103d0:	42a3      	cmp	r3, r4
 80103d2:	d908      	bls.n	80103e6 <_free_r+0x42>
 80103d4:	6820      	ldr	r0, [r4, #0]
 80103d6:	1821      	adds	r1, r4, r0
 80103d8:	428b      	cmp	r3, r1
 80103da:	bf01      	itttt	eq
 80103dc:	6819      	ldreq	r1, [r3, #0]
 80103de:	685b      	ldreq	r3, [r3, #4]
 80103e0:	1809      	addeq	r1, r1, r0
 80103e2:	6021      	streq	r1, [r4, #0]
 80103e4:	e7ed      	b.n	80103c2 <_free_r+0x1e>
 80103e6:	461a      	mov	r2, r3
 80103e8:	685b      	ldr	r3, [r3, #4]
 80103ea:	b10b      	cbz	r3, 80103f0 <_free_r+0x4c>
 80103ec:	42a3      	cmp	r3, r4
 80103ee:	d9fa      	bls.n	80103e6 <_free_r+0x42>
 80103f0:	6811      	ldr	r1, [r2, #0]
 80103f2:	1850      	adds	r0, r2, r1
 80103f4:	42a0      	cmp	r0, r4
 80103f6:	d10b      	bne.n	8010410 <_free_r+0x6c>
 80103f8:	6820      	ldr	r0, [r4, #0]
 80103fa:	4401      	add	r1, r0
 80103fc:	1850      	adds	r0, r2, r1
 80103fe:	4283      	cmp	r3, r0
 8010400:	6011      	str	r1, [r2, #0]
 8010402:	d1e0      	bne.n	80103c6 <_free_r+0x22>
 8010404:	6818      	ldr	r0, [r3, #0]
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	6053      	str	r3, [r2, #4]
 801040a:	4408      	add	r0, r1
 801040c:	6010      	str	r0, [r2, #0]
 801040e:	e7da      	b.n	80103c6 <_free_r+0x22>
 8010410:	d902      	bls.n	8010418 <_free_r+0x74>
 8010412:	230c      	movs	r3, #12
 8010414:	602b      	str	r3, [r5, #0]
 8010416:	e7d6      	b.n	80103c6 <_free_r+0x22>
 8010418:	6820      	ldr	r0, [r4, #0]
 801041a:	1821      	adds	r1, r4, r0
 801041c:	428b      	cmp	r3, r1
 801041e:	bf04      	itt	eq
 8010420:	6819      	ldreq	r1, [r3, #0]
 8010422:	685b      	ldreq	r3, [r3, #4]
 8010424:	6063      	str	r3, [r4, #4]
 8010426:	bf04      	itt	eq
 8010428:	1809      	addeq	r1, r1, r0
 801042a:	6021      	streq	r1, [r4, #0]
 801042c:	6054      	str	r4, [r2, #4]
 801042e:	e7ca      	b.n	80103c6 <_free_r+0x22>
 8010430:	bd38      	pop	{r3, r4, r5, pc}
 8010432:	bf00      	nop
 8010434:	20002560 	.word	0x20002560

08010438 <_init>:
 8010438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801043a:	bf00      	nop
 801043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801043e:	bc08      	pop	{r3}
 8010440:	469e      	mov	lr, r3
 8010442:	4770      	bx	lr

08010444 <_fini>:
 8010444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010446:	bf00      	nop
 8010448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801044a:	bc08      	pop	{r3}
 801044c:	469e      	mov	lr, r3
 801044e:	4770      	bx	lr
