 
****************************************
Report : qor
Design : floating_point_adder
Version: U-2022.12-SP7
Date   : Fri Dec 29 00:55:26 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             304.00
  Critical Path Length:         15.99
  Critical Path Slack:           8.98
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        484
  Leaf Cell Count:               1890
  Buf/Inv Cell Count:             411
  Buf Cell Count:                  20
  Inv Cell Count:                 391
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1790
  Sequential Cell Count:          100
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2326.968000
  Noncombinational Area:   452.199984
  Buf/Inv Area:            223.972002
  Total Buffer Area:            15.96
  Total Inverter Area:         208.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2779.167984
  Design Area:            2779.167984


  Design Rules
  -----------------------------------
  Total Number of Nets:          2063
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.27
  Logic Optimization:                  0.62
  Mapping Optimization:                0.94
  -----------------------------------------
  Overall Compile Time:                3.46
  Overall Compile Wall Clock Time:     3.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
