Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Program Files\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Valery Garibay\Documents\6_semestre\arqui\topshiftRL00\topshiftRL00.vhdl":7:7:7:18|Top entity is set to topshiftRL00.
@E: CD547 :"C:/Users/Valery Garibay/Documents/6_semestre/arqui/topshiftRL00/shiftRL00.vhdl":58:4:58:11|Expecting architecture name shiftrl0
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topshiftRL00/shiftRL00.vhdl
@END
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/div00.vhdl
@END
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/osc00.vhdl
@END
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/packagediv00.vhdl
@END
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/topdv00.vhdl
@END
1 error parsing file C:/Users/Valery Garibay/Documents/6_semestre/arqui/topshiftRL00/topshiftRL00.vhdl
@END
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 25 12:07:55 2019

###########################################################]
