============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:23:05 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4756 ps) Late External Delay Assertion at pin out_index[8]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out_index[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    3194                  
             Slack:=    4756                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_353_1 

#--------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                   (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  indices_idx_reg[3]/CK -       -     R     (arrival)            9     0     0       0 
  indices_idx_reg[3]/Q  -       CK->Q R     DFFRPQ_X1M_A9TL      5   236   395     395 
  g1926__2398/Y         -       B->Y  F     NOR2_X2B_A9TL        8   293   267     662 
  g1887__9945/Y         -       A->Y  F     AND2_X2M_A9TL        9   127   255     917 
  g1734__1705/Y         -       A1->Y R     AOI22_X1M_A9TL       1   166   172    1089 
  g1715__2346/Y         -       C->Y  F     NAND4_X1M_A9TL       1   162   150    1239 
  g1695__3680/Y         -       C0->Y R     AOI211_X1M_A9TL      1   230   190    1429 
  g1686__6417/Y         -       B->Y  F     NAND4_X1M_A9TL       1   163   159    1588 
  g1677__7482/Y         -       C0->Y R     AOI221_X1M_A9TL      1   249   204    1792 
  g1667__3680/Y         -       B->Y  F     NAND4_X1M_A9TL       1   165   164    1956 
  g1659__5477/Y         -       C0->Y R     AOI221_X1M_A9TL      1   254   207    2163 
  g1648__5115/Y         -       D->Y  R     AND4_X0P5M_A9TL      3   230   300    2463 
  g1639__3680/Y         -       A->Y  R     AND2_X1M_A9TL        3   143   210    2673 
  g1635__8428/Y         -       D->Y  R     AND4_X0P5M_A9TL      1   155   231    2903 
  g1630__2398/S         -       B->S  F     ADDH_X1M_A9TL        1    68   213    3116 
  g1629/Y               -       A->Y  R     INV_X1M_A9TL         1    82    77    3194 
  out_index[8]          -       -     R     (port)               -     -     0    3194 
#--------------------------------------------------------------------------------------

