project:
  title: "Tiny Logic-Based Inference Classifier"
  author: "Umar"
  discord: ""
  description: "A logic-based binary classifier using combinational gates to mimic simple AI decision-making."
  language: "Verilog"
  clock_hz: 0
  tiles: "1x1"
  top_module: "tt_um_umar316798"
  source_files:
    - "project.v"
    - "hvsync_generator.v"

pinout:
  ui[0]: "armed"
  ui[1]: "door"
  ui[2]: "window"
  ui[3]: "reset"
  ui[4]: "motion"
  ui[5]: "temperature"
  ui[6]: ""
  ui[7]: ""

  uo[0]: "R1"
  uo[1]: "G1"
  uo[2]: "B1"
  uo[3]: "Vsync"
  uo[4]: "R0"
  uo[5]: "G0"
  uo[6]: "B0"
  uo[7]: "Hsync"

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
