m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/modelsim_ase/win32aloem
vbitty_riscv
Z0 !s110 1587495323
!i10b 1
!s100 _1SMG8n^Ul?i6<2BczUKl1
IhC@UOcLZ5Co9;LYGF_>zU2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/work/GitHub/bittyCore_RISC-V/rtl/sim
w1587492196
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
Z3 L0 28
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1587495323.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbitty_riscv_sopc
R0
!i10b 1
!s100 17?QQ=2el]Ic=M<XI<;Pc1
IX>i<XG:Dz2aY05NaPbTLl2
R1
R2
w1587480606
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!i113 1
R6
R7
vbitty_riscv_sopc_tb
!s110 1587495322
!i10b 1
!s100 4gK?C?Gc1QB9O]8[gTR5B0
Ia>MP5i?^MzCMldjSJ:[E50
R1
R2
w1587492907
8E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
R3
R4
r1
!s85 0
31
!s108 1587495322.000000
!s107 E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!i113 1
R6
R7
vex
R0
!i10b 1
!s100 dblQE>:La0dRAGL0h9e4e3
I3EliNbcXRgSbR5g>b7I6l3
R1
R2
w1587479310
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!i113 1
R6
R7
vex_mem
R0
!i10b 1
!s100 THM;LFh>b;L5n_B^W1hi30
I][B>VL`]=gAfd;AWCA1]G0
R1
R2
w1587479488
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!i113 1
R6
R7
vid
R0
!i10b 1
!s100 deog:i9WH>^6l4ZdMVa0L0
I6PRjCBDJM3iSWY3F4eiOJ0
R1
R2
w1587495313
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!i113 1
R6
R7
vid_ex
R0
!i10b 1
!s100 Mc;Tn@]RCGInX;]Y9NDYW1
IVAZU5B2Y@?I]e;?Ckf9>n0
R1
R2
w1587479262
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!i113 1
R6
R7
vif_id
R0
!i10b 1
!s100 hhd3A6oKhDTc5VO`e4YQ13
IMTVdXB;cco[;6[?Ion9971
R1
R2
w1587471300
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!i113 1
R6
R7
vinst_rom
R0
!i10b 1
!s100 O1[nGZGSmPnGJ`>I=Q]oU0
I1Jn35NhnC8JDQOQh9MUA>1
R1
R2
w1587494900
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!i113 1
R6
R7
vmem
Z8 !s110 1587495324
!i10b 1
!s100 K[zlJUe4T[NM;NJPIMDfK0
I1BWiVM=O2G`14RMfAGNHz1
R1
R2
w1587479547
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
R3
R4
r1
!s85 0
31
Z9 !s108 1587495324.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!i113 1
R6
R7
vmem_wb
R8
!i10b 1
!s100 I^hcgNEH>m:U9MYA^GSK>0
I;1Ci<:T@_L4@^GA9SF@fC2
R1
R2
w1587480203
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!i113 1
R6
R7
vpc_reg
R8
!i10b 1
!s100 kEQ2iRz]DMKPJh5zb^l2[2
I<SV3OFGZ>P@KUPKP1nEoz0
R1
R2
w1587492790
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
R3
R4
r1
!s85 0
31
R9
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!i113 1
R6
R7
vregsfile
R0
!i10b 1
!s100 k81@3Q?ZPza4jRgB:h8FK0
IjBm@>WhJ^`HL?kno09`XF0
R1
R2
w1587471665
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!i113 1
R6
R7
