Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct 26 00:44:24 2022
| Host         : DESKTOP-I5HHF0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (224)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_reg[10]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: clk_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (224)
--------------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  235          inf        0.000                      0                  235           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIN_20
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 3.320ns (53.249%)  route 2.915ns (46.751%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  FSM_sequential_cathode_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_sequential_cathode_reg[1]/Q
                         net (fo=15, routed)          0.946     1.464    cathode[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     1.588 r  PIN_20_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.968     3.557    PIN_20_OBUF
    W11                  OBUF (Prop_obuf_I_O)         2.678     6.234 r  PIN_20_OBUF_inst/O
                         net (fo=0)                   0.000     6.234    PIN_20
    W11                                                               r  PIN_20 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIN_16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 3.573ns (57.883%)  route 2.600ns (42.117%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  FSM_sequential_cathode_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_sequential_cathode_reg[1]/Q
                         net (fo=15, routed)          0.927     1.445    cathode[1]
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.153     1.598 r  PIN_16_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     3.271    PIN_16_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         2.902     6.173 r  PIN_16_OBUF_inst/O
                         net (fo=0)                   0.000     6.173    PIN_16
    Y12                                                               r  PIN_16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 1.781ns (29.293%)  route 4.299ns (70.707%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.342 r  cpu0/mem_reg_0_15_4_4_i_2/O[3]
                         net (fo=3, routed)           0.660     4.002    cpu0/mem_reg_0_15_4_4_i_2_n_4
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.307     4.309 r  cpu0/ir[7]_i_2/O
                         net (fo=1, routed)           0.823     5.132    cpu0/bus1[7]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     5.256 r  cpu0/ir[7]_i_1/O
                         net (fo=4, routed)           0.824     6.080    cpu0/ir[7]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  cpu0/a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_cathode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIN_17
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.248ns (54.555%)  route 2.705ns (45.445%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  FSM_sequential_cathode_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_sequential_cathode_reg[0]/Q
                         net (fo=15, routed)          1.035     1.553    cathode[0]
    SLICE_X1Y11          LUT1 (Prop_lut1_I0_O)        0.124     1.677 r  PIN_17_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.347    PIN_17_OBUF
    U5                   OBUF (Prop_obuf_I_O)         2.606     5.953 r  PIN_17_OBUF_inst/O
                         net (fo=0)                   0.000     5.953    PIN_17
    U5                                                                r  PIN_17 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/b_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 1.781ns (31.017%)  route 3.961ns (68.983%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.342 r  cpu0/mem_reg_0_15_4_4_i_2/O[3]
                         net (fo=3, routed)           0.660     4.002    cpu0/mem_reg_0_15_4_4_i_2_n_4
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.307     4.309 r  cpu0/ir[7]_i_2/O
                         net (fo=1, routed)           0.823     5.132    cpu0/bus1[7]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     5.256 r  cpu0/ir[7]_i_1/O
                         net (fo=4, routed)           0.486     5.742    cpu0/ir[7]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  cpu0/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/ir_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.710ns (30.004%)  route 3.989ns (69.996%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.277 r  cpu0/mem_reg_0_15_4_4_i_2/O[2]
                         net (fo=3, routed)           0.745     4.022    cpu0/mem_reg_0_15_4_4_i_2_n_5
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.301     4.323 r  cpu0/ir[6]_i_2/O
                         net (fo=1, routed)           0.466     4.789    cpu0/bus1[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I0_O)        0.124     4.913 r  cpu0/ir[6]_i_1/O
                         net (fo=4, routed)           0.787     5.699    cpu0/ir[6]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  cpu0/ir_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.367ns (24.015%)  route 4.325ns (75.985%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.929 r  cpu0/mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.747     3.676    cpu0/mem_reg_0_15_4_4_i_2_n_6
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.306     3.982 r  cpu0/ir[5]_i_2/O
                         net (fo=1, routed)           0.774     4.756    cpu0/bus1[5]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.880 r  cpu0/ir[5]_i_1/O
                         net (fo=4, routed)           0.812     5.692    cpu0/ir[5]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  cpu0/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIN_12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.295ns (57.942%)  route 2.391ns (42.058%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  FSM_sequential_cathode_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_cathode_reg[1]/Q
                         net (fo=15, routed)          0.717     1.235    cathode[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     1.359 r  PIN_12_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.033    PIN_12_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.653     5.686 r  PIN_12_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    PIN_12
    V10                                                               r  PIN_12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.599ns  (logic 1.781ns (31.809%)  route 3.818ns (68.191%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.342 r  cpu0/mem_reg_0_15_4_4_i_2/O[3]
                         net (fo=3, routed)           0.660     4.002    cpu0/mem_reg_0_15_4_4_i_2_n_4
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.307     4.309 r  cpu0/ir[7]_i_2/O
                         net (fo=1, routed)           0.823     5.132    cpu0/bus1[7]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     5.256 r  cpu0/ir[7]_i_1/O
                         net (fo=4, routed)           0.343     5.599    cpu0/ir[7]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  cpu0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_su_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.528ns  (logic 1.367ns (24.731%)  route 4.161ns (75.269%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_su_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  cpu0/ctrl_su_reg/Q
                         net (fo=9, routed)           1.188     1.647    cpu0/ctrl_su
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.771 r  cpu0/mem_reg_0_15_4_4_i_7/O
                         net (fo=3, routed)           0.804     2.575    cpu0/mem_reg_0_15_4_4_i_7_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.699 r  cpu0/mem_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.000     2.699    cpu0/mem_reg_0_15_4_4_i_5_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.929 r  cpu0/mem_reg_0_15_4_4_i_2/O[1]
                         net (fo=3, routed)           0.747     3.676    cpu0/mem_reg_0_15_4_4_i_2_n_6
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.306     3.982 r  cpu0/ir[5]_i_2/O
                         net (fo=1, routed)           0.774     4.756    cpu0/bus1[5]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.880 r  cpu0/ir[5]_i_1/O
                         net (fo=4, routed)           0.648     5.528    cpu0/ir[5]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  cpu0/a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.116     0.283    cpu0/ctrl_mi
    SLICE_X5Y7           FDCE                                         r  cpu0/mar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.116     0.283    cpu0/ctrl_mi
    SLICE_X5Y7           FDCE                                         r  cpu0/mar_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.116     0.283    cpu0/ctrl_mi
    SLICE_X5Y7           FDCE                                         r  cpu0/mar_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.116     0.283    cpu0/ctrl_mi
    SLICE_X5Y7           FDCE                                         r  cpu0/mar_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/ir_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.146ns (49.919%)  route 0.146ns (50.081%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_ii_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_ii_reg/Q
                         net (fo=13, routed)          0.146     0.292    cpu0/ctrl_ii
    SLICE_X3Y6           FDCE                                         r  cpu0/ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ir_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/ctrl_su_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.209ns (67.936%)  route 0.099ns (32.064%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE                         0.000     0.000 r  cpu0/ir_reg[5]/C
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu0/ir_reg[5]/Q
                         net (fo=10, routed)          0.099     0.263    cpu0/p_0_in[1]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  cpu0/ctrl_su_i_1/O
                         net (fo=1, routed)           0.000     0.308    cpu0/ctrl_ai0
    SLICE_X3Y7           FDRE                                         r  cpu0/ctrl_su_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_cathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIN_14_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  FSM_sequential_cathode_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_cathode_reg[1]/Q
                         net (fo=15, routed)          0.105     0.269    cpu0/Q[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.314 r  cpu0/PIN_14_i_1/O
                         net (fo=1, routed)           0.000     0.314    cpu0_n_0
    SLICE_X1Y9           FDRE                                         r  PIN_14_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.146ns (46.347%)  route 0.169ns (53.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  cpu0/ctrl_ai_reg/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_ai_reg/Q
                         net (fo=8, routed)           0.169     0.315    cpu0/ctrl_ai
    SLICE_X0Y7           FDCE                                         r  cpu0/a_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.146ns (46.347%)  route 0.169ns (53.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  cpu0/ctrl_ai_reg/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_ai_reg/Q
                         net (fo=8, routed)           0.169     0.315    cpu0/ctrl_ai
    SLICE_X0Y7           FDCE                                         r  cpu0/a_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_bi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/b_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.146ns (45.051%)  route 0.178ns (54.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  cpu0/ctrl_bi_reg/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_bi_reg/Q
                         net (fo=8, routed)           0.178     0.324    cpu0/ctrl_bi
    SLICE_X2Y5           FDCE                                         r  cpu0/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





