#Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Jan 10 14:49:07 2024

add_design "D:/admin/desktop/voice_loop_2l50/source/ES7243E_reg_config.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/ES8156_reg_config.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/i2c_com.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/i2s_loop.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_rx.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/pgr_i2s_tx.v"
add_design "D:/admin/desktop/voice_loop_2l50/source/voice_loop.v"
add_design D:/admin/desktop/voice_loop_2l50/ipcore/PLL/PLL.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
add_constraint "D:/admin/desktop/voice_loop_2l50/voice.fdc"
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/TOP.v"
add_design "D:/PDS_FPGA/Audio_test/source/pcie_dma.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/pcie_test/pcie_test.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
add_design "D:/PDS_FPGA/Audio_test/source/PCIE.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/PCIE_FIFO/PCIE_FIFO.idf
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/DDR3_interface_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/arbiter.v"
add_design "D:/PDS_FPGA/Audio_test/source/simplified_AXI.v"
add_design "D:/PDS_FPGA/Audio_test/source/AXI_rw_FIFO.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/ddr3_interface.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_video/axi_fifo_video.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_o/axi_fifo_o.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
pnr 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
add_simulation "D:/PDS_FPGA/Audio_test/source/sim_tb.v"
pnr -fix_hold_violation 
add_simulation "D:/PDS_FPGA/Audio_test/source/pcie_dma.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/ipsxb_fft_demo_pp_1024.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/ipsxe_fft_exp_rom.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_frame_chk.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_frame_gen.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_onboard_top.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_sync_arstn.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/ipsxe_fft_distram_sreg.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
add_design "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module ipsxe_fft_onboard_top
synthesize -ads -selected_syn_tool_opt 2 
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/iic_dri.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms72xx_init.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms7200_lut.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms7210_lut.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/video_display.v"
add_design "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/video_driver.v"
remove_design -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/video_display.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module ipsxe_fft_onboard_top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/iic_dri.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms72xx_ctl.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms7200_ctl.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms7210_ctl.v"
remove_design -force -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/iic_dri.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms72xx_ctl.v"
remove_design -force -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms7200_lut.v"
remove_design -force -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/iic_dri.v"
remove_design -force -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms7210_lut.v"
remove_design -force -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/iic_dri.v"
remove_design -force -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/ms72xx_init.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/iic_dri.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms72xx_ctl.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/pll_hdmi/pll_hdmi.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/pattern_vg.v"
add_design "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/sync_vg.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_sync_arstn.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_frame_gen.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/ipsxb_fft_demo_pp_1024.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_frame_chk.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/example_design/rtl/ipsxe_fft_onboard_top.v"
remove_design -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top/video_driver.v"
add_design "D:/PDS_FPGA/Audio_test/source/released/ipsxb_fft_demo_pp_1024.v"
add_design "D:/PDS_FPGA/Audio_test/source/released/ipsxe_fft_exp_rom.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_frame_chk.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_frame_gen.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_onboard_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_sync_arstn.v"
add_design "D:/PDS_FPGA/Audio_test/source/distram_sdpram/ipsxe_fft_distram_sdpram.v"
add_design "D:/PDS_FPGA/Audio_test/source/distram_sreg/ipsxe_fft_distram_sreg.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "D:/PDS_FPGA/Audio_test/source/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module ipsxe_fft_onboard_top
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_sync_arstn.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_frame_gen.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_onboard_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/released/ipsxe_fft_exp_rom.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/distram_sdpram/ipsxe_fft_distram_sdpram.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/distram_sreg/ipsxe_fft_distram_sreg.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/released/ipsxb_fft_demo_pp_1024.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/ipsxe_fft_frame_chk.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/ipsxe_fft_exp_rom.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/ipsxe_fft_distram_sreg.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/logos_fft1024_demo/pp-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "D:/PDS_FPGA/Audio_test/source/pp-1024/released/ipsxb_fft_demo_pp_1024.v"
add_design "D:/PDS_FPGA/Audio_test/source/pp-1024/released/ipsxe_fft_exp_rom.v"
add_design "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_frame_chk.v"
add_design "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_frame_gen.v"
add_design "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_onboard_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_sync_arstn.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/distram_sreg/ipsxe_fft_distram_sreg.v"
add_design "D:/PDS_FPGA/Audio_test/source/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
add_design "D:/PDS_FPGA/Audio_test/source/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
add_design "D:/PDS_FPGA/Audio_test/source/source/sin.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/top.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/fft_ram_1024/fft_ram_1024.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_sync_arstn.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_frame_gen.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_onboard_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/example_design/rtl/ipsxe_fft_frame_chk.v"
add_design "D:/PDS_FPGA/Audio_test/source/fft_ifft.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/source/top.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/source/fft_hami.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/fft_ip.v"
add_design "D:/PDS_FPGA/Audio_test/source/example_design/source/sin.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/example_design/source/sin.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/fft_ifft.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/source/rtl/HDMI_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/iic_dri.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/ms72xx_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/ms7200_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/ms7210_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/pattern_vg.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/sync_vg.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms72xx_ctl.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/sync_vg.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/pattern_vg.v"
remove_design -verilog "D:/PDS_FPGA/video_stitching_test_renyisuofang/rtl/HDMI_top.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms7200_ctl.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/ms7210_ctl.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/iic_dri.v"
remove_design -verilog "D:/PDS_FPGA/MES50HP_v2/2_Demo/05_hdmi_test/src/iic_dri.v"
add_design "D:/PDS_FPGA/Audio_test/source/HDMI_top/video_driver.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design D:/PDS_FPGA/Audio_test/ipcore/PLL2/PLL2.idf
add_design "D:/PDS_FPGA/Audio_test/source/FIR.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/asfifo_1024x16/asfifo_1024x16.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/Voice_change.v"
add_design "D:/PDS_FPGA/Audio_test/source/pre_add.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/Voice_change.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/Voice_change_ram/Voice_change_ram.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/Voice_change_Ascend_descend_ram/Voice_change_Ascend_descend_ram.idf
add_design "D:/PDS_FPGA/Audio_test/source/Framing.v"
add_design "D:/PDS_FPGA/Audio_test/source/Frame_capture.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/Frame_capture_ram/Frame_capture_ram.idf
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/Voice_change_Ascend_descend_ram/Voice_change_Ascend_descend_ram.idf
add_design "D:/PDS_FPGA/Audio_test/source/Linear_interpolation.v"
add_design "D:/PDS_FPGA/Audio_test/source/sin_Amplitude_modulation.v"
add_design "D:/PDS_FPGA/Audio_test/source/Filter_modulation.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module Voice_change
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module Voice_change
synthesize -ads -selected_syn_tool_opt 2 
add_design D:/PDS_FPGA/Audio_test/ipcore/vocie_change_fifo/vocie_change_fifo.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module Voice_change
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/Echo_cancellation_LMS.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/Echo_cancellation_LMS_ram/Echo_cancellation_LMS_ram.idf
add_design "D:/PDS_FPGA/Audio_test/source/u_Adaptive_filtering_move.v"
add_design "D:/PDS_FPGA/Audio_test/source/dot.v"
add_design "D:/PDS_FPGA/Audio_test/source/w_update.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/LMS_FIFO/LMS_FIFO.idf
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/LMS_FIFO/LMS_FIFO.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LMS_FIFO/LMS_FIFO.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module Echo_cancellation_LMS
add_design "D:/PDS_FPGA/Audio_test/source/LMS.v"
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/vocie_change_fifo/vocie_change_fifo.idf
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/LMS_FIFO/LMS_FIFO.idf
remove_design -force -verilog "D:/PDS_FPGA/Audio_test/source/LMS.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/LMS_FIFO/LMS_FIFO.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/vocie_change_fifo/vocie_change_fifo.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/vocie_change_fifo1/vocie_change_fifo1.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design D:/PDS_FPGA/Audio_test/ipcore/w_lmw_ram/w_lmw_ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/w_lmw_ram2/w_lmw_ram2.idf
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/w_lmw_ram2/w_lmw_ram2.idf
remove_design -force D:/PDS_FPGA/Audio_test/ipcore/w_lmw_ram/w_lmw_ram.idf
remove_design D:/PDS_FPGA/Audio_test/ipcore/w_lmw_ram/w_lmw_ram.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/w_lms_ram/w_lms_ram.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/w_update.v"
add_design "D:/PDS_FPGA/Audio_test/source/w_updata.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/source/display/ad_fft_fifo_ctrl.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/char_display.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/color_bar.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/data_modulus.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/display_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/ES7243E_sample.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/fft_display.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/fft_display_ap.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/fft_ram_ctrl.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/fft_top.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/grid_display.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/iic_dri.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/ms72xx_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/ms7200_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/ms7210_ctl.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/sqrt.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/timing_gen_xy.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/video_define.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/display/wave_display.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/ram_1024x9/ram_1024x9.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/fifo_2048x16/fifo_2048x16.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design D:/PDS_FPGA/Audio_test/ipcore/dpram1024x16/dpram1024x16.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module fft_ip
synthesize -ads -selected_syn_tool_opt 2 
add_design "D:/PDS_FPGA/Audio_test/source/radix2/ipsxb_fft_demo_r2_1024.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/sqrt.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/distram_sdpram/ipsxe_fft_distram_sdpram.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/distram_sreg/ipsxe_fft_distram_sreg.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/radix2/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
add_design "D:/PDS_FPGA/Audio_test/source/synplify/ipsxe_fft_output_ctrl_v1_0.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/source/FIR/denosising.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/FIR/FIR.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/source/key/btn_deb_fix.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/key/key.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module voice_loop_test
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/HPSS.v"
add_design "D:/PDS_FPGA/Audio_test/source/source/HPSS.v"
add_design "D:/PDS_FPGA/Audio_test/source/Framing_hpss_512.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/Framing_512/Framing_512.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/Framing_1024/Framing_1024.idf
add_design "D:/PDS_FPGA/Audio_test/source/hanning.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/Median/Median.idf
add_design "D:/PDS_FPGA/Audio_test/source/Median_filtering.v"
add_design "D:/PDS_FPGA/Audio_test/source/S_H.v"
add_design "D:/PDS_FPGA/Audio_test/source/midian.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/S_P.v"
add_design "D:/PDS_FPGA/Audio_test/source/tiaozhi.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/sram_1024x16/sram_1024x16.idf
add_design "D:/PDS_FPGA/Audio_test/ipcore/x_h_7_rom/x_h_7_rom.idf"
add_design "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom.v"
add_design "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom_tb.v"
add_design "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom_tmpl.v"
add_design "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom_tmpl.vhdl"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipml_rom_v1_5_x_h_7_rom.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/ipml_spram_v1_5_x_h_7_rom.v"
add_design "D:/PDS_FPGA/Audio_test/source/rtl/x_h_7_rom_init_param.v"
add_design "D:/PDS_FPGA/Audio_test/source/x_7.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
add_design "D:/PDS_FPGA/Audio_test/source/min_mid_max_3.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
add_design D:/PDS_FPGA/Audio_test/ipcore/Median_ram/Median_ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
add_design "D:/PDS_FPGA/Audio_test/source/iFFT_hpss.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -nworst 3 -min_controlset_size 9 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 9 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
add_design D:/PDS_FPGA/Audio_test/ipcore/Median_fifo/Median_fifo.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/divide32.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -nworst 3 -min_controlset_size 5 -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -nworst 3 -min_controlset_size 3 -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/Div_cell.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/fir_hpss.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design "D:/PDS_FPGA/Audio_test/source/hpss_fir.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/fir_hpss.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/MFCC_VQ.v"
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
add_design "D:/PDS_FPGA/Audio_test/source/source/pre_add.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_VQ_FIFO/MFCC_VQ_FIFO.idf
add_design "D:/PDS_FPGA/Audio_test/source/PA_init.v"
add_design "D:/PDS_FPGA/Audio_test/source/MFCC_DCT.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank/MFCC_melbank.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom/MFCC_melbank_rom.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module MFCC_VQ
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module MFCC_VQ
synthesize -ads -selected_syn_tool_opt 2 
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom2/MFCC_melbank_rom2.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom3/MFCC_melbank_rom3.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom4/MFCC_melbank_rom4.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom5/MFCC_melbank_rom5.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom6/MFCC_melbank_rom6.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom7/MFCC_melbank_rom7.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom8/MFCC_melbank_rom8.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom9/MFCC_melbank_rom9.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom10/MFCC_melbank_rom10.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom11/MFCC_melbank_rom11.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom12/MFCC_melbank_rom12.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom13/MFCC_melbank_rom13.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom14/MFCC_melbank_rom14.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom15/MFCC_melbank_rom15.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom16/MFCC_melbank_rom16.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom17/MFCC_melbank_rom17.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom18/MFCC_melbank_rom18.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom19/MFCC_melbank_rom19.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom20/MFCC_melbank_rom20.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom21/MFCC_melbank_rom21.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom22/MFCC_melbank_rom22.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom23/MFCC_melbank_rom23.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_melbank_rom24/MFCC_melbank_rom24.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/DCT.v"
add_design "D:/PDS_FPGA/Audio_test/source/LOG10.v"
add_design "D:/PDS_FPGA/Audio_test/source/MFCC.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/DCT_COS/DCT_COS.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCCS13_RAM/MFCCS13_RAM.idf
add_design "D:/PDS_FPGA/Audio_test/source/VQ_LBG.v"
add_design "D:/PDS_FPGA/Audio_test/source/LBG_mean.v"
add_design D:/PDS_FPGA/Audio_test/ipcore/VQ_LBG_16X13/VQ_LBG_16X13.idf
add_design "D:/PDS_FPGA/Audio_test/source/VQ_classify.v"
add_design "D:/PDS_FPGA/Audio_test/source/SPLIT.v"
add_design "D:/PDS_FPGA/Audio_test/source/distance.v"
add_design "D:/PDS_FPGA/Audio_test/source/MIN.v"
add_design "D:/PDS_FPGA/Audio_test/source/VQ_classify_ram.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCC_LOG_RAM18X24/MFCC_LOG_RAM18X24.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -system_verilog -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/MFCCS13_RAM14X12/MFCCS13_RAM14X12.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/vblg14x12/vblg14x12.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
add_design "D:/PDS_FPGA/Audio_test/source/VQ_LBG_XUNLIAN.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/LBG_mean2.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
add_design D:/PDS_FPGA/Audio_test/ipcore/vblg14x12_2/vblg14x12_2.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/LBG_mean_class.v"
add_design "D:/PDS_FPGA/Audio_test/source/D_update.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
add_design D:/PDS_FPGA/Audio_test/ipcore/VQ_classify_ram/VQ_classify_ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/VQ_classify_ram1/VQ_classify_ram1.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13/LBG_16X13.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "D:/PDS_FPGA/Audio_test/source/VQ_identifys.v"
add_design "D:/PDS_FPGA/Audio_test/source/VQ_identifys_MIN_D.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_1/melbank_1.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_2/melbank_2.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_3/melbank_3.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_4/melbank_4.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_5/melbank_5.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/melbank_6/melbank_6.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_2/LBG_16X13_2.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_3/LBG_16X13_3.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_4/LBG_16X13_4.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_rom_1/LBG_16X13_rom_1.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_rom_2/LBG_16X13_rom_2.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_rom1_1/LBG_16X13_rom1_1.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_rom1_3/LBG_16X13_rom1_3.idf
add_design D:/PDS_FPGA/Audio_test/ipcore/LBG_16X13_rom1_4/LBG_16X13_rom1_4.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/MIN_TWO.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/source/display/video_define.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom_tmpl.v"
remove_design -vhdl "D:/PDS_FPGA/Audio_test/source/x_h_7_rom/x_h_7_rom_tmpl.vhdl"
remove_design -verilog "D:/PDS_FPGA/Audio_test/source/rtl/x_h_7_rom_init_param.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/VQ.v"
add_design "D:/PDS_FPGA/Audio_test/source/MFCC_frame_13.v"
add_design "D:/PDS_FPGA/Audio_test/source/LBG_frame_13.v"
add_design "D:/PDS_FPGA/Audio_test/source/distance_16.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
add_design "D:/PDS_FPGA/Audio_test/source/VQ_classify_buffer.v"
add_design "D:/PDS_FPGA/Audio_test/source/panduan_genxing.v"
add_design "D:/PDS_FPGA/Audio_test/source/MIN4.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module TOP
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr -fix_hold_violation 
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/VQ_identifys_MIN_D.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/arbiter.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/display_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/fft_hami.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/fft_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/hpss_fir.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/pp-1024/released/ipsxb_fft_demo_pp_1024.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/pp-1024/released/ipsxe_fft_exp_rom.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/pattern_vg.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/pre_add.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/simplified_AXI.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/sin.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/sync_vg.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/voice_loop.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/x_h_7_rom/x_h_7_rom.v"
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LBG_16X13_rom1_1/LBG_16X13_rom1_1.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LBG_16X13_rom1_4/LBG_16X13_rom1_4.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LBG_16X13_rom1_3/LBG_16X13_rom1_3.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LBG_16X13_rom_2/LBG_16X13_rom_2.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/Median/Median.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LBG_16X13_rom_1/LBG_16X13_rom_1.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/Median_fifo/Median_fifo.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/MFCC_melbank/MFCC_melbank.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_2/melbank_2.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/VQ_classify_ram1/VQ_classify_ram1.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_3/melbank_3.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_4/melbank_4.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_5/melbank_5.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_6/melbank_6.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/melbank_1/melbank_1.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/x_h_7_rom/x_h_7_rom.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/vblg14x12_2/vblg14x12_2.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/AXI_rw_FIFO.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/u_Adaptive_filtering_move.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/DDR3_interface_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/D_update.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/Echo_cancellation_LMS.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/rtl/HDMI_top.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/HPSS.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/LBG_mean2.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/ad_fft_fifo_ctrl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/char_display.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/color_bar.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/data_modulus.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/dot.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/fft_display.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/fft_display_ap.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/grid_display.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/iFFT_hpss.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/rtl/ipml_rom_v1_5_x_h_7_rom.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/ms72xx_ctl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/tiaozhi.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/video_driver.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/w_updata.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/wave_display.v"
remove_design D:/PDS_FPGA/Audio_test2/ipcore/axi_fifo_video/axi_fifo_video.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/ddr3_interface/ddr3_interface.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/LMS_FIFO/LMS_FIFO.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/axi_fifo_o/axi_fifo_o.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/ES7243E_sample.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/Median_filtering.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/S_H.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/fft_ram_ctrl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/rtl/ipml_spram_v1_5_x_h_7_rom.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/midian.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/ms72xx_ctl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/sqrt.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/timing_gen_xy.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/x_7.v"
remove_design D:/PDS_FPGA/Audio_test2/ipcore/Echo_cancellation_LMS_ram/Echo_cancellation_LMS_ram.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/fifo_2048x16/fifo_2048x16.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/w_lms_ram/w_lms_ram.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/dpram1024x16/dpram1024x16.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/sram_1024x16/sram_1024x16.idf
remove_design D:/PDS_FPGA/Audio_test2/ipcore/Median_ram/Median_ram.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/iic_dri.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/min_mid_max_3.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/ms7200_ctl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/HDMI_top/ms7210_ctl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/sqrt.v"
remove_design D:/PDS_FPGA/Audio_test2/ipcore/ram_1024x9/ram_1024x9.idf
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/iic_dri.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/ms7200_ctl.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/display/ms7210_ctl.v"
remove_simulation "D:/PDS_FPGA/Audio_test2/source/sim_tb.v"
remove_simulation "D:/PDS_FPGA/Audio_test2/source/pcie_dma.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/S_P.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/VQ_LBG.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/VQ_classify_ram.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/LBG_mean_class.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/distram_sdpram/ipsxe_fft_distram_sdpram.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/distram_sreg/ipsxe_fft_distram_sreg.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/radix2/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/synplify/ipsxe_fft_output_ctrl_v1_0.vp"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/source/FIR/FIR.v"
remove_design -verilog "D:/PDS_FPGA/Audio_test2/source/x_h_7_rom/x_h_7_rom_tb.v"
