// Seed: 479948197
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3, id_4;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply1 id_1,
    output uwire   id_2,
    input  supply1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_5;
endmodule
module module_2 #(
    parameter id_4 = 32'd93,
    parameter id_7 = 32'd59
) (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input wand _id_4,
    output tri0 id_5,
    output supply0 id_6[-1 'd0 : id_7],
    input tri _id_7
);
  wire [id_4 : -1] id_9, id_10, id_11;
  nor primCall (id_5, id_0, id_2);
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
