================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Nov 22 21:21:22 +0800 2023
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         fde_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              3103
FF:               2729
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.127       |
| Post-Route     | 8.768       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                 | 3103 | 2729 |     | 128  |      |     |        |      |         |          |        |
|   (inst)             |      | 1098 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U    | 865  | 168  |     | 128  |      |     |        |      |         |          |        |
|   grp_decode_fu_217  | 603  | 40   |     |      |      |     |        |      |         |          |        |
|   grp_execute_fu_223 | 1587 | 1421 |     |      |      |     |        |      |         |          |        |
|   grp_fetch_fu_210   | 56   | 2    |     |      |      |     |        |      |         |          |        |
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.83%  | OK     |
| FD                                                        | 50%       | 2.56%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.96%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.37   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                             | ENDPOINT PIN                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                            |                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.232 | pc_0_fu_64_reg[7]/C                        | control_s_axi_U/int_code_ram/mem_reg_3_1_3/ADDRBWRADDR[7]  |            0 |         22 |          8.118 |          0.518 |        7.600 |
| Path2 | 1.345 | control_s_axi_U/FSM_onehot_wstate_reg[2]/C | control_s_axi_U/int_code_ram/mem_reg_3_1_7/WEA[0]          |            1 |         66 |          8.039 |          0.580 |        7.459 |
| Path3 | 1.570 | pc_0_fu_64_reg[7]/C                        | control_s_axi_U/int_code_ram/mem_reg_3_0_3/ADDRBWRADDR[7]  |            0 |         22 |          7.780 |          0.518 |        7.262 |
| Path4 | 1.664 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/int_code_ram/mem_reg_2_1_6/ADDRARDADDR[15] |            1 |       1185 |          7.737 |          0.580 |        7.157 |
| Path5 | 1.693 | control_s_axi_U/int_ap_start_reg/C         | reg_file_17_0_fu_136_reg[0]/R                              |            1 |        992 |          7.699 |          0.642 |        7.057 |
+-------+-------+--------------------------------------------+------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------+----------------------+
    | Path1 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | pc_0_fu_64_reg[7]                          | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3 | BMEM.bram.RAMB36E1   |
    +--------------------------------------------+----------------------+

    +-------------------------------------------------+----------------------+
    | Path2 Cells                                     | Primitive Type       |
    +-------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_wstate_reg[2]        | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_7_i_19 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_7      | BMEM.bram.RAMB36E1   |
    +-------------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path3 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | pc_0_fu_64_reg[7]                          | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3 | BMEM.bram.RAMB36E1   |
    +--------------------------------------------+----------------------+

    +------------------------------------------------+----------------------+
    | Path4 Cells                                    | Primitive Type       |
    +------------------------------------------------+----------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1]       | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_2_1_6_i_3 | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/mem_reg_2_1_6     | BMEM.bram.RAMB36E1   |
    +------------------------------------------------+----------------------+

    +--------------------------------------------+----------------------+
    | Path5 Cells                                | Primitive Type       |
    +--------------------------------------------+----------------------+
    | control_s_axi_U/int_ap_start_reg           | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/reg_file_1_0_fu_72[31]_i_1 | LUT.others.LUT2      |
    | reg_file_17_0_fu_136_reg[0]                | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fde_ip_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fde_ip_failfast_routed.rpt                 |
| status                   | impl/verilog/report/fde_ip_status_routed.rpt                   |
| timing                   | impl/verilog/report/fde_ip_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fde_ip_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fde_ip_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fde_ip_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------+


