// Seed: 2970971740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_5 || (id_5);
  id_9 :
  assert property (@(1) 1) begin
    id_9 = id_5;
    begin
      begin
        id_4 = id_1;
        id_6[1] <= 1;
      end
    end
  end
  module_0(
      id_1, id_2, id_2, id_9
  );
  wire id_10;
endmodule
