--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml rt21_top.twx rt21_top.ncd -o rt21_top.twr rt21_top.pcf

Design file:              rt21_top.ncd
Physical constraint file: rt21_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_Path_A_B = MAXDELAY FROM TIMEGRP 
   "GRP_A" TO TIMEGRP "GRP_B" 12 ns        DATAPATHONLY; ignored during timing 
   analysis.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y42.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.608ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      8.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        4.699   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X18Y42.AX      net (fanout=2)        3.056   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y42.CLK     Tdick                 0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (0.818ns logic, 7.755ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.466ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      8.431ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        4.699   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X0Y60.D2       net (fanout=2)        0.762   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X0Y60.CMUX     Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X4Y58.B3       net (fanout=1)        1.055   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X4Y58.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X4Y58.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (1.719ns logic, 6.712ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y60.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.581ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        4.699   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (0.847ns logic, 4.699ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y60.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.945ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        2.553   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.CLK      Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.427ns logic, 2.553ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.476ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.511ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        2.553   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.B        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X0Y60.D2       net (fanout=2)        0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X0Y60.CMUX     Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X4Y58.B3       net (fanout=1)        0.585   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X4Y58.B        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X4Y58.A5       net (fanout=1)        0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.CLK      Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.948ns logic, 3.563ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y42.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.724ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      4.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y60.B6       net (fanout=1)        2.553   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y60.B        Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X18Y42.AX      net (fanout=2)        1.786   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y42.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (0.420ns logic, 4.339ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.759ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      12.759ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y55.B3       net (fanout=10)       2.099   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y7.CLK       net (fanout=4)        5.213   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                     12.759ns (1.043ns logic, 11.716ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.026ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      10.026ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y51.B2      net (fanout=4)        1.487   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y51.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y55.B5       net (fanout=10)       2.378   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y7.CLK       net (fanout=4)        5.213   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                     10.026ns (0.948ns logic, 9.078ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.317ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      9.317ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y54.C1      net (fanout=8)        1.459   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y54.C       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y55.B1       net (fanout=1)        1.697   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X0Y7.CLK       net (fanout=4)        5.213   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      9.317ns (0.948ns logic, 8.369ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     -1.552ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.015ns (Levels of Logic = 0)
  Clock Path Skew:      4.904ns (4.641 - -0.263)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.208ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.CQ      Tcko                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X0Y7.SR        net (fanout=9)        2.673   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X0Y7.CLK       Trck                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.342ns logic, 2.673ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y7.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -8.557ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.833ns (Levels of Logic = 0)
  Clock Path Skew:      13.053ns (12.759 - -0.294)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.208ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.CQ      Tcko                  0.449   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X0Y7.SR        net (fanout=9)        4.218   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X0Y7.CLK       Tremck      (-Th)    -0.166   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.615ns logic, 4.218ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1798 paths analyzed, 310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.655ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X6Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X23Y29.A3      net (fanout=10)       2.526   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     12.620ns (1.356ns logic, 11.264ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y59.A5       net (fanout=3)        1.910   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.733ns (1.349ns logic, 10.384ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.428ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.BMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y59.A6       net (fanout=3)        1.605   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.428ns (1.349ns logic, 10.079ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X6Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X23Y29.A3      net (fanout=10)       2.526   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (1.312ns logic, 11.264ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.689ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y59.A5       net (fanout=3)        1.910   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.689ns (1.305ns logic, 10.384ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.384ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.BMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y59.A6       net (fanout=3)        1.605   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (1.305ns logic, 10.079ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X6Y7.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.573ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X23Y29.A3      net (fanout=10)       2.526   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     12.573ns (1.309ns logic, 11.264ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.686ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.AMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y59.A5       net (fanout=3)        1.910   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (1.302ns logic, 10.384ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.381ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.BMUX    Tshcko                0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y59.A6       net (fanout=3)        1.605   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y59.A        Tilo                  0.259   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y29.A4      net (fanout=9)        4.140   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y29.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X6Y7.CE        net (fanout=15)       4.334   icon_control0<9>
    SLICE_X6Y7.CLK       Tceck                 0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                     11.381ns (1.302ns logic, 10.079ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X11Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X11Y25.DX      net (fanout=2)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X6Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.CQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X6Y22.DX       net (fanout=1)        0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X6Y22.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X6Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.CQ        Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X6Y7.DX        net (fanout=1)        0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X6Y7.CLK       Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.334ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 28.601ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X26Y49.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.615ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X14Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y49.A3      net (fanout=3)        1.178   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X19Y49.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X14Y12.SR      net (fanout=2)        3.285   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X14Y12.CLK     Tsrck                 0.428   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.117ns logic, 4.463ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X11Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y49.A3      net (fanout=3)        1.178   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X19Y49.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X11Y50.SR      net (fanout=2)        1.145   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X11Y50.CLK     Tsrck                 0.468   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.157ns logic, 2.323ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X11Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X19Y49.A3      net (fanout=3)        1.178   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X19Y49.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X11Y50.SR      net (fanout=2)        1.145   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X11Y50.CLK     Tsrck                 0.443   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.132ns logic, 2.323ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X23Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X23Y51.C1      net (fanout=3)        0.579   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X23Y51.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X23Y51.CE      net (fanout=2)        0.146   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X23Y51.CLK     Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.535ns logic, 0.725ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X23Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X23Y51.C1      net (fanout=3)        0.579   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X23Y51.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X23Y51.CE      net (fanout=2)        0.146   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X23Y51.CLK     Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.536ns logic, 0.725ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X23Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X23Y51.C1      net (fanout=3)        0.579   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X23Y51.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X23Y51.CE      net (fanout=2)        0.146   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X23Y51.CLK     Tckce       (-Th)    -0.187   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.541ns logic, 0.725ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.995ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y53.A6      net (fanout=3)        0.157   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X31Y53.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.803ns logic, 0.157ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.AQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y53.A6      net (fanout=3)        0.028   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X31Y53.CLK     Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 251 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X1Y11.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.541ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      13.506ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X5Y52.A3       net (fanout=10)       2.278   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X5Y52.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X5Y52.B2       net (fanout=3)        1.401   icon_control0<5>
    SLICE_X5Y52.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y11.SR       net (fanout=3)        3.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y11.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                     13.506ns (1.569ns logic, 11.937ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.936ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      10.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y51.B2      net (fanout=4)        1.487   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y51.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X5Y52.A2       net (fanout=10)       2.685   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X5Y52.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X5Y52.B2       net (fanout=3)        1.401   icon_control0<5>
    SLICE_X5Y52.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y11.SR       net (fanout=3)        3.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y11.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.901ns (1.474ns logic, 9.427ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.999ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      9.964ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X23Y51.B1      net (fanout=4)        0.550   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X23Y51.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X5Y52.A2       net (fanout=10)       2.685   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X5Y52.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X5Y52.B2       net (fanout=3)        1.401   icon_control0<5>
    SLICE_X5Y52.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y11.SR       net (fanout=3)        3.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y11.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.964ns (1.474ns logic, 8.490ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X10Y3.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.470ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      12.435ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y55.B3       net (fanout=10)       2.099   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X10Y3.SR       net (fanout=3)        4.027   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X10Y3.CLK      Trck                  0.179   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (1.481ns logic, 10.954ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.737ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      9.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y51.B2      net (fanout=4)        1.487   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y51.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y55.B5       net (fanout=10)       2.378   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X10Y3.SR       net (fanout=3)        4.027   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X10Y3.CLK      Trck                  0.179   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.702ns (1.386ns logic, 8.316ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.028ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      8.993ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y54.C1      net (fanout=8)        1.459   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y54.C       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y55.B1       net (fanout=1)        1.697   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X10Y3.SR       net (fanout=3)        4.027   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X10Y3.CLK      Trck                  0.179   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (1.386ns logic, 7.607ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X9Y14.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.868ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      11.833ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X19Y50.D3      net (fanout=1)        4.404   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X19Y50.D       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new4<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y55.B3       net (fanout=10)       2.099   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y14.SR       net (fanout=3)        3.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y14.CLK      Trck                  0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                     11.833ns (1.572ns logic, 10.261ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.135ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      9.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y51.B2      net (fanout=4)        1.487   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y51.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y55.B5       net (fanout=10)       2.378   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y14.SR       net (fanout=3)        3.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y14.CLK      Trck                  0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.100ns (1.477ns logic, 7.623ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.426ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      8.391ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y54.C1      net (fanout=8)        1.459   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y54.C       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new1<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y55.B1       net (fanout=1)        1.697   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y55.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y55.A6       net (fanout=4)        0.424   icon_control0<13>
    SLICE_X7Y55.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y14.SR       net (fanout=3)        3.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y14.CLK      Trck                  0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.391ns (1.477ns logic, 6.914ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X11Y24.C1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.726ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X11Y24.C1      net (fanout=2)        0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X11Y24.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.413ns logic, 0.348ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X11Y24.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.732ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X11Y24.A1      net (fanout=2)        0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X11Y24.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.413ns logic, 0.354ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X11Y24.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.732ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_ebi_3x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X11Y24.B4      net (fanout=2)        0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X11Y24.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.413ns logic, 0.354ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 197 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X4Y58.A5), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.726ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      8.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ebi_3x rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y1.AQ       Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X0Y60.C2       net (fanout=1)        6.023   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X0Y60.CMUX     Tilo                  0.403   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X4Y58.B3       net (fanout=1)        1.055   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X4Y58.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X4Y58.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (1.417ns logic, 7.274ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.879ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ebi_3x rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AQ       Tcko                  0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X0Y60.D4       net (fanout=1)        3.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X0Y60.CMUX     Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X4Y58.B3       net (fanout=1)        1.055   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X4Y58.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X4Y58.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (1.462ns logic, 4.382ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.436ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ebi_3x rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BMUX    Tshcko                0.518   icon_control0<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X3Y51.C4       net (fanout=2)        1.673   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X3Y51.C        Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col2_new2<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.B2       net (fanout=1)        2.171   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X4Y58.B        Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X4Y58.A5       net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X4Y58.CLK      Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.361ns logic, 4.040ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X6Y53.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.137ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      6.137ns (Levels of Logic = 0)
  Source Clock:         clk_ebi_3x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AQ       Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X6Y53.A4       net (fanout=17)       5.612   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (0.525ns logic, 5.612ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X34Y50.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.884ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.884ns (Levels of Logic = 0)
  Source Clock:         clk_ebi_3x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AQ       Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X34Y50.A4      net (fanout=17)       5.359   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (0.525ns logic, 5.359ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 775 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_0 (SLICE_X20Y17.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_8 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      3.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.456ns (0.119 - 0.575)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_8 to u0_clk_rst/u0_gen_rst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.AQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/counter_8
    SLICE_X21Y19.A1      net (fanout=2)        0.748   u0_clk_rst/u0_gen_rst/counter<8>
    SLICE_X21Y19.A       Tilo                  0.259   u0_cbus_demux/filter_cbus_addr<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.D3      net (fanout=1)        0.575   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.D       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33
    SLICE_X21Y20.C6      net (fanout=1)        0.143   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.314   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.567ns logic, 2.040ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_21 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.862ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_21 to u0_clk_rst/u0_gen_rst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_21
    SLICE_X21Y22.B3      net (fanout=2)        0.564   u0_clk_rst/u0_gen_rst/counter<21>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.314   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.308ns logic, 1.554ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_23 to u0_clk_rst/u0_gen_rst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.DQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    SLICE_X21Y22.B2      net (fanout=2)        0.554   u0_clk_rst/u0_gen_rst/counter<23>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.314   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (1.308ns logic, 1.544ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_3 (SLICE_X20Y17.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_8 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      3.584ns (Levels of Logic = 3)
  Clock Path Skew:      -0.456ns (0.119 - 0.575)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_8 to u0_clk_rst/u0_gen_rst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.AQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/counter_8
    SLICE_X21Y19.A1      net (fanout=2)        0.748   u0_clk_rst/u0_gen_rst/counter<8>
    SLICE_X21Y19.A       Tilo                  0.259   u0_cbus_demux/filter_cbus_addr<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.D3      net (fanout=1)        0.575   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.D       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33
    SLICE_X21Y20.C6      net (fanout=1)        0.143   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.291   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.544ns logic, 2.040ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_21 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.839ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_21 to u0_clk_rst/u0_gen_rst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_21
    SLICE_X21Y22.B3      net (fanout=2)        0.564   u0_clk_rst/u0_gen_rst/counter<21>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.291   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (1.285ns logic, 1.554ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_23 to u0_clk_rst/u0_gen_rst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.DQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    SLICE_X21Y22.B2      net (fanout=2)        0.554   u0_clk_rst/u0_gen_rst/counter<23>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.291   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.285ns logic, 1.544ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_2 (SLICE_X20Y17.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_8 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.456ns (0.119 - 0.575)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_8 to u0_clk_rst/u0_gen_rst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.AQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/counter_8
    SLICE_X21Y19.A1      net (fanout=2)        0.748   u0_clk_rst/u0_gen_rst/counter<8>
    SLICE_X21Y19.A       Tilo                  0.259   u0_cbus_demux/filter_cbus_addr<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.D3      net (fanout=1)        0.575   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.D       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33
    SLICE_X21Y20.C6      net (fanout=1)        0.143   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.289   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.542ns logic, 2.040ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_21 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.837ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_21 to u0_clk_rst/u0_gen_rst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_21
    SLICE_X21Y22.B3      net (fanout=2)        0.564   u0_clk_rst/u0_gen_rst/counter<21>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.289   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (1.283ns logic, 1.554ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Skew:      -1.124ns (0.119 - 1.243)
  Source Clock:         clk30m_bufg rising at 0.000ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_gen_rst/counter_23 to u0_clk_rst/u0_gen_rst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.DQ      Tcko                  0.476   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    SLICE_X21Y22.B2      net (fanout=2)        0.554   u0_clk_rst/u0_gen_rst/counter<23>
    SLICE_X21Y22.B       Tilo                  0.259   u0_ts_descramble/u0_descramble_ctl/pid_i_1dly<11>
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31
    SLICE_X21Y20.C5      net (fanout=1)        0.416   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o3
    SLICE_X21Y20.C       Tilo                  0.259   u0_clk_rst/u0_gen_rst/rst_o
                                                       u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34
    SLICE_X20Y17.CE      net (fanout=6)        0.574   u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o
    SLICE_X20Y17.CLK     Tceck                 0.289   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.283ns logic, 1.544ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_20 (SLICE_X20Y22.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_1 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_1 to u0_clk_rst/u0_gen_rst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_1
    SLICE_X20Y17.B5      net (fanout=1)        0.071   u0_clk_rst/u0_gen_rst/counter<1>
    SLICE_X20Y17.COUT    Topcyb                0.259   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<1>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.121   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.708ns logic, 0.076ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_6 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 5)
  Clock Path Skew:      0.580ns (0.681 - 0.101)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_6 to u0_clk_rst/u0_gen_rst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.CQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter_6
    SLICE_X20Y18.C5      net (fanout=2)        0.067   u0_clk_rst/u0_gen_rst/counter<6>
    SLICE_X20Y18.COUT    Topcyc                0.195   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter<6>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.121   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.612ns logic, 0.071ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_3 to u0_clk_rst/u0_gen_rst/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    SLICE_X20Y17.D5      net (fanout=1)        0.192   u0_clk_rst/u0_gen_rst/counter<3>
    SLICE_X20Y17.COUT    Topcyd                0.181   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<3>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.121   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.630ns logic, 0.197ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_22 (SLICE_X20Y22.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_1 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_1 to u0_clk_rst/u0_gen_rst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_1
    SLICE_X20Y17.B5      net (fanout=1)        0.071   u0_clk_rst/u0_gen_rst/counter<1>
    SLICE_X20Y17.COUT    Topcyb                0.259   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<1>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.143   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.730ns logic, 0.076ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_6 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 5)
  Clock Path Skew:      0.580ns (0.681 - 0.101)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_6 to u0_clk_rst/u0_gen_rst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.CQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter_6
    SLICE_X20Y18.C5      net (fanout=2)        0.067   u0_clk_rst/u0_gen_rst/counter<6>
    SLICE_X20Y18.COUT    Topcyc                0.195   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter<6>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.143   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.634ns logic, 0.071ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_3 to u0_clk_rst/u0_gen_rst/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    SLICE_X20Y17.D5      net (fanout=1)        0.192   u0_clk_rst/u0_gen_rst/counter<3>
    SLICE_X20Y17.COUT    Topcyd                0.181   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<3>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.143   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.652ns logic, 0.197ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_clk_rst/u0_gen_rst/counter_23 (SLICE_X20Y22.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_1 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_1 to u0_clk_rst/u0_gen_rst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_1
    SLICE_X20Y17.B5      net (fanout=1)        0.071   u0_clk_rst/u0_gen_rst/counter<1>
    SLICE_X20Y17.COUT    Topcyb                0.259   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<1>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.148   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.735ns logic, 0.076ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_6 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.580ns (0.681 - 0.101)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_6 to u0_clk_rst/u0_gen_rst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.CQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter_6
    SLICE_X20Y18.C5      net (fanout=2)        0.067   u0_clk_rst/u0_gen_rst/counter<6>
    SLICE_X20Y18.COUT    Topcyc                0.195   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/counter<6>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.148   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.639ns logic, 0.071ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_clk_rst/u0_gen_rst/counter_3 (FF)
  Destination:          u0_clk_rst/u0_gen_rst/counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 6)
  Clock Path Skew:      0.681ns (0.681 - 0.000)
  Source Clock:         clk30m_bufg rising at 37.037ns
  Destination Clock:    clk30m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_clk_rst/u0_gen_rst/counter_3 to u0_clk_rst/u0_gen_rst/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.200   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter_3
    SLICE_X20Y17.D5      net (fanout=1)        0.192   u0_clk_rst/u0_gen_rst/counter<3>
    SLICE_X20Y17.COUT    Topcyd                0.181   u0_clk_rst/u0_gen_rst/counter<3>
                                                       u0_clk_rst/u0_gen_rst/counter<3>_rt
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<7>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<7>
    SLICE_X20Y19.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<11>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<11>
    SLICE_X20Y20.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<15>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<15>
    SLICE_X20Y21.COUT    Tbyp                  0.032   u0_clk_rst/u0_gen_rst/counter<19>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   u0_clk_rst/u0_gen_rst/Mcount_counter_cy<19>
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.148   u0_clk_rst/u0_gen_rst/counter<23>
                                                       u0_clk_rst/u0_gen_rst/Mcount_counter_xor<23>
                                                       u0_clk_rst/u0_gen_rst/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.657ns logic, 0.197ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.564ns (period - min period limit)
  Period: 8.230ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: u0_clk_rst/u0_pll_60m/clkout3
--------------------------------------------------------------------------------
Slack: 15.409ns (period - min period limit)
  Period: 16.461ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: u0_clk_rst/u0_pll_60m/clkout1
--------------------------------------------------------------------------------
Slack: 15.593ns (max period limit - period)
  Period: 37.037ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u0_clk_rst/u0_pll_60m/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tuner1_tsclk = PERIOD TIMEGRP "tuner1_tsclk" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 853 paths analyzed, 305 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.409ns.
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (SLICE_X12Y21.A3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.374ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5
    SLICE_X10Y21.D1      net (fanout=4)        1.024   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<5>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D5      net (fanout=7)        0.728   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621
    SLICE_X12Y21.A3      net (fanout=3)        0.802   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62
    SLICE_X12Y21.CLK     Tas                   0.349   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (2.182ns logic, 4.192ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 6)
  Clock Path Skew:      -0.299ns (0.511 - 0.810)
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AMUX     Tshcko                0.518   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0
    SLICE_X10Y21.D3      net (fanout=6)        0.582   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<0>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D5      net (fanout=7)        0.728   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621
    SLICE_X12Y21.A3      net (fanout=3)        0.802   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62
    SLICE_X12Y21.CLK     Tas                   0.349   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (2.224ns logic, 3.750ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    SLICE_X10Y21.D4      net (fanout=5)        0.544   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<4>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D5      net (fanout=7)        0.728   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X13Y21.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT621
    SLICE_X12Y21.A3      net (fanout=3)        0.802   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT62
    SLICE_X12Y21.CLK     Tas                   0.349   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/Mmux_byte_cnt[7]_GND_35_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (2.182ns logic, 3.712ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (SLICE_X12Y21.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5
    SLICE_X10Y21.D1      net (fanout=4)        1.024   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<5>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.314   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.147ns logic, 3.983ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.511 - 0.810)
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AMUX     Tshcko                0.518   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0
    SLICE_X10Y21.D3      net (fanout=6)        0.582   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<0>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.314   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (2.189ns logic, 3.541ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    SLICE_X10Y21.D4      net (fanout=5)        0.544   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<4>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.314   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (2.147ns logic, 3.503ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6 (SLICE_X12Y21.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5
    SLICE_X10Y21.D1      net (fanout=4)        1.024   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<5>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.303   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (2.136ns logic, 3.983ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.511 - 0.810)
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.AMUX     Tshcko                0.518   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0
    SLICE_X10Y21.D3      net (fanout=6)        0.582   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<0>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.303   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.719ns (2.178ns logic, 3.541ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<0> rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.476   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_4
    SLICE_X10Y21.D4      net (fanout=5)        0.544   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<4>
    SLICE_X10Y21.DMUX    Tilo                  0.326   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0
    SLICE_X10Y21.B1      net (fanout=1)        0.742   N10
    SLICE_X10Y21.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4
    SLICE_X9Y18.D4       net (fanout=3)        0.753   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o
    SLICE_X9Y18.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0
    SLICE_X9Y18.C6       net (fanout=1)        0.143   N12
    SLICE_X9Y18.C        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A4       net (fanout=7)        0.521   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2
    SLICE_X9Y20.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1
    SLICE_X12Y21.CE      net (fanout=3)        0.800   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv
    SLICE_X12Y21.CLK     Tceck                 0.303   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (2.136ns logic, 3.503ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tuner1_tsclk = PERIOD TIMEGRP "tuner1_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end (SLICE_X10Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.705ns (0.814 - 0.109)
  Source Clock:         tuner_tsclk_bufg<0> rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.CQ      Tcko                  0.234   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf
    SLICE_X10Y21.C5      net (fanout=3)        0.439   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/valid_out_buf
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.197   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/GND_35_o_valid_out_buf_AND_81_o1
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_end
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.431ns logic, 0.439ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y6.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.162 - 0.713)
  Source Clock:         tuner_tsclk_bufg<0> rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.DQ       Tcko                  0.200   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_3
    RAMB8_X0Y6.DIADI3    net (fanout=1)        0.494   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data<3>
    RAMB8_X0Y6.CLKAWRCLK Trckd_DIA   (-Th)     0.053   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.147ns logic, 0.494ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y6.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.431ns (1.162 - 0.731)
  Source Clock:         tuner_tsclk_bufg<0> rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<0> rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y15.DQ       Tcko                  0.198   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data_7
    RAMB8_X0Y6.DIADI7    net (fanout=1)        0.484   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_data<7>
    RAMB8_X0Y6.CLKAWRCLK Trckd_DIA   (-Th)     0.053   u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.145ns logic, 0.484ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tuner1_tsclk = PERIOD TIMEGRP "tuner1_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<0>
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ram_waddr<3>/CLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ram_waddr_0/CK
  Location pin: SLICE_X10Y6.CLK
  Clock network: tuner_tsclk_bufg<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tuner2_tsclk = PERIOD TIMEGRP "tuner2_tsclk" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 855 paths analyzed, 307 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.336ns.
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (SLICE_X5Y31.B3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.301ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    SLICE_X5Y29.C3       net (fanout=4)        1.243   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<5>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.B3       net (fanout=3)        0.567   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      7.301ns (2.128ns logic, 5.173ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.827ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    SLICE_X5Y29.C2       net (fanout=5)        0.769   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<4>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.B3       net (fanout=3)        0.567   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (2.128ns logic, 4.699ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.535   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0
    SLICE_X5Y29.C5       net (fanout=6)        0.434   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<0>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.B3       net (fanout=3)        0.567   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (2.233ns logic, 4.364ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (SLICE_X5Y31.A3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.290ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    SLICE_X5Y29.C3       net (fanout=4)        1.243   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<5>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.A3       net (fanout=3)        0.556   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (2.128ns logic, 5.162ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.816ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    SLICE_X5Y29.C2       net (fanout=5)        0.769   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<4>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.A3       net (fanout=3)        0.556   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (2.128ns logic, 4.688ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.586ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.535   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0
    SLICE_X5Y29.C5       net (fanout=6)        0.434   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<0>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D4       net (fanout=7)        1.231   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X5Y30.D        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT621
    SLICE_X5Y31.A3       net (fanout=3)        0.556   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT62
    SLICE_X5Y31.CLK      Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/Mmux_byte_cnt[7]_GND_38_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (2.233ns logic, 4.353ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (SLICE_X5Y31.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5
    SLICE_X5Y29.C3       net (fanout=4)        1.243   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<5>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A5       net (fanout=7)        1.137   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A        Tilo                  0.235   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1
    SLICE_X5Y31.CE       net (fanout=3)        0.589   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (2.139ns logic, 5.101ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_4
    SLICE_X5Y29.C2       net (fanout=5)        0.769   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<4>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A5       net (fanout=7)        1.137   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A        Tilo                  0.235   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1
    SLICE_X5Y31.CE       net (fanout=3)        0.589   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (2.139ns logic, 4.627ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AMUX     Tshcko                0.535   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0
    SLICE_X5Y29.C5       net (fanout=6)        0.434   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<0>
    SLICE_X5Y29.CMUX     Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0
    SLICE_X5Y29.A2       net (fanout=1)        0.746   N38
    SLICE_X5Y29.A        Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4
    SLICE_X8Y25.B3       net (fanout=3)        1.190   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o
    SLICE_X8Y25.B        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0
    SLICE_X8Y25.A5       net (fanout=1)        0.196   N40
    SLICE_X8Y25.A        Tilo                  0.235   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A5       net (fanout=7)        1.137   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2
    SLICE_X4Y30.A        Tilo                  0.235   u0_psi_filter/u_bus_read_buf/n0119<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1
    SLICE_X5Y31.CE       net (fanout=3)        0.589   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (2.244ns logic, 4.292ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tuner2_tsclk = PERIOD TIMEGRP "tuner2_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X15Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.480ns (3.531 - 3.051)
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<1> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BQ      Tcko                  0.198   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren
    SLICE_X15Y30.A5      net (fanout=1)        0.336   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/fifo_wren
    SLICE_X15Y30.CLK     Tah         (-Th)    -0.155   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.353ns logic, 0.336ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y9.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.548ns (Levels of Logic = 0)
  Clock Path Skew:      1.286ns (4.351 - 3.065)
  Source Clock:         tuner_tsclk_bufg<1>_BUFG rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<1> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X8Y15.DQ           Tcko                  0.200   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr<7>
                                                           u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr_7
    RAMB8_X0Y9.ADDRAWRADDR10 net (fanout=3)        1.414   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ram_waddr<7>
    RAMB8_X0Y9.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          1.548ns (0.134ns logic, 1.414ns route)
                                                           (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (SLICE_X15Y30.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.439ns (0.702 - 0.263)
  Source Clock:         tuner_tsclk_bufg<1> rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<1> rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.198   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y30.A4      net (fanout=1)        0.341   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y30.CLK     Tah         (-Th)    -0.155   u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0_rstpot
                                                       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.353ns logic, 0.341ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tuner2_tsclk = PERIOD TIMEGRP "tuner2_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<1>
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<1>
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tuner_tsclk_bufg<1>_BUFG/I0
  Logical resource: tuner_tsclk_bufg<1>_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: tuner_tsclk_bufg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tuner3_tsclk = PERIOD TIMEGRP "tuner3_tsclk" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 855 paths analyzed, 307 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.470ns.
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (SLICE_X13Y26.A5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.435ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    SLICE_X15Y26.C1      net (fanout=5)        0.779   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<4>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.A5      net (fanout=3)        0.427   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (2.166ns logic, 4.269ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.323ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.301 - 0.322)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AMUX    Tshcko                0.576   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    SLICE_X15Y26.C5      net (fanout=6)        0.521   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<0>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.A5      net (fanout=3)        0.427   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (2.312ns logic, 4.011ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.235ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    SLICE_X15Y26.C3      net (fanout=4)        0.579   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<5>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.A5      net (fanout=3)        0.427   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT51
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (2.166ns logic, 4.069ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (SLICE_X10Y26.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.342ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.305 - 0.318)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    SLICE_X15Y26.C1      net (fanout=5)        0.779   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<4>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A4      net (fanout=7)        0.741   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1
    SLICE_X10Y26.CE      net (fanout=3)        0.772   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
    SLICE_X10Y26.CLK     Tceck                 0.288   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (2.076ns logic, 4.266ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AMUX    Tshcko                0.576   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    SLICE_X15Y26.C5      net (fanout=6)        0.521   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<0>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A4      net (fanout=7)        0.741   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1
    SLICE_X10Y26.CE      net (fanout=3)        0.772   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
    SLICE_X10Y26.CLK     Tceck                 0.288   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (2.222ns logic, 4.008ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.305 - 0.318)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    SLICE_X15Y26.C3      net (fanout=4)        0.579   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<5>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A4      net (fanout=7)        0.741   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X10Y26.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1
    SLICE_X10Y26.CE      net (fanout=3)        0.772   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
    SLICE_X10Y26.CLK     Tceck                 0.288   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (2.076ns logic, 4.066ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (SLICE_X13Y26.B6), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_4
    SLICE_X15Y26.C1      net (fanout=5)        0.779   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<4>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.B6      net (fanout=3)        0.340   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (2.166ns logic, 4.182ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.301 - 0.322)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AMUX    Tshcko                0.576   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    SLICE_X15Y26.C5      net (fanout=6)        0.521   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<0>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.B6      net (fanout=3)        0.340   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (2.312ns logic, 3.924ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 0.000ns
  Destination Clock:    tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    SLICE_X15Y26.C3      net (fanout=4)        0.579   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<5>
    SLICE_X15Y26.CMUX    Tilo                  0.337   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0
    SLICE_X15Y26.A5      net (fanout=1)        0.917   N66
    SLICE_X15Y26.A       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_end
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4
    SLICE_X10Y23.B4      net (fanout=3)        0.810   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o
    SLICE_X10Y23.B       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0
    SLICE_X10Y23.A5      net (fanout=1)        0.247   N68
    SLICE_X10Y23.A       Tilo                  0.254   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_sync
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D3      net (fanout=7)        1.089   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2
    SLICE_X13Y27.D       Tilo                  0.259   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT621
    SLICE_X13Y26.B6      net (fanout=3)        0.340   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT62
    SLICE_X13Y26.CLK     Tas                   0.373   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt<7>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/Mmux_byte_cnt[7]_GND_39_o_mux_46_OUT6
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (2.166ns logic, 3.982ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tuner3_tsclk = PERIOD TIMEGRP "tuner3_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y8.WEAWEL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.992ns (4.145 - 3.153)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<2> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.200   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
    RAMB8_X0Y8.WEAWEL0   net (fanout=5)        0.973   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
    RAMB8_X0Y8.CLKAWRCLK Trckc_WEA   (-Th)     0.053   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.147ns logic, 0.973ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y8.WEAWEL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.992ns (4.145 - 3.153)
  Source Clock:         tuner_tsclk_bufg<2>_BUFG rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<2> rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.200   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
    RAMB8_X0Y8.WEAWEL1   net (fanout=5)        0.973   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid
    RAMB8_X0Y8.CLKAWRCLK Trckc_WEA   (-Th)     0.053   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.147ns logic, 0.973ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (SLICE_X17Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Destination:          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.268 - 0.000)
  Source Clock:         tuner_tsclk_bufg<2> rising at 10.000ns
  Destination Clock:    tuner_tsclk_bufg<2> rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.BQ      Tcko                  0.198   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    SLICE_X17Y37.A5      net (fanout=1)        0.170   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
    SLICE_X17Y37.CLK     Tah         (-Th)    -0.155   u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1
                                                       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.353ns logic, 0.170ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tuner3_tsclk = PERIOD TIMEGRP "tuner3_tsclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<2>
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: tuner_tsclk_bufg<2>
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tuner_tsclk_bufg<2>_BUFG/I0
  Logical resource: tuner_tsclk_bufg<2>_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: tuner_tsclk_bufg<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Path_A_B = MAXDELAY FROM TIMEGRP "GRP_A" TO TIMEGRP 
"GRP_B" 12 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP         
"u0_clk_rst_u0_pll_60m_clkout3" TS_clk_27m / 4.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5380 paths analyzed, 1506 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.950ns.
--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/err_code_1 (SLICE_X21Y32.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u3_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_1 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.510 - 0.541)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u3_rst30m_sync/reset_sync2 to u0_spi_if/u_spi_cmd/err_code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.AQ      Tcko                  0.476   rst_ebi_4x
                                                       u0_clk_rst/u3_rst30m_sync/reset_sync2
    SLICE_X19Y38.A5      net (fanout=86)       3.330   rst_ebi_4x
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.390   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_1
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (1.721ns logic, 6.076ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_slave/s_sel_2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_1 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.510 - 0.539)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_slave/s_sel_2 to u0_spi_if/u_spi_cmd/err_code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.525   u0_spi_if/u_spi_slave/s_sel<2>
                                                       u0_spi_if/u_spi_slave/s_sel_2
    SLICE_X14Y25.B4      net (fanout=16)       0.618   u0_spi_if/u_spi_slave/s_sel<2>
    SLICE_X14Y25.BMUX    Tilo                  0.326   u0_spi_if/u_spi_slave/tx_cnt<0>
                                                       u0_spi_if/u_spi_slave/end_o<2>1
    SLICE_X19Y38.A6      net (fanout=23)       1.813   u0_spi_if/spi_rx_eof
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.390   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_1
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (2.096ns logic, 5.177ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_slave/s_sel_1 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_1 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.510 - 0.539)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_slave/s_sel_1 to u0_spi_if/u_spi_cmd/err_code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.525   u0_spi_if/u_spi_slave/s_sel<2>
                                                       u0_spi_if/u_spi_slave/s_sel_1
    SLICE_X14Y25.B5      net (fanout=20)       0.526   u0_spi_if/u_spi_slave/s_sel<1>
    SLICE_X14Y25.BMUX    Tilo                  0.326   u0_spi_if/u_spi_slave/tx_cnt<0>
                                                       u0_spi_if/u_spi_slave/end_o<2>1
    SLICE_X19Y38.A6      net (fanout=23)       1.813   u0_spi_if/spi_rx_eof
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.390   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_1
    -------------------------------------------------  ---------------------------
    Total                                      7.181ns (2.096ns logic, 5.085ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/err_code_0 (SLICE_X21Y32.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u3_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_0 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.510 - 0.541)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u3_rst30m_sync/reset_sync2 to u0_spi_if/u_spi_cmd/err_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.AQ      Tcko                  0.476   rst_ebi_4x
                                                       u0_clk_rst/u3_rst30m_sync/reset_sync2
    SLICE_X19Y38.A5      net (fanout=86)       3.330   rst_ebi_4x
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.365   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_0
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.696ns logic, 6.076ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_slave/s_sel_2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_0 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.510 - 0.539)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_slave/s_sel_2 to u0_spi_if/u_spi_cmd/err_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.525   u0_spi_if/u_spi_slave/s_sel<2>
                                                       u0_spi_if/u_spi_slave/s_sel_2
    SLICE_X14Y25.B4      net (fanout=16)       0.618   u0_spi_if/u_spi_slave/s_sel<2>
    SLICE_X14Y25.BMUX    Tilo                  0.326   u0_spi_if/u_spi_slave/tx_cnt<0>
                                                       u0_spi_if/u_spi_slave/end_o<2>1
    SLICE_X19Y38.A6      net (fanout=23)       1.813   u0_spi_if/spi_rx_eof
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.365   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_0
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (2.071ns logic, 5.177ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_slave/s_sel_1 (FF)
  Destination:          u0_spi_if/u_spi_cmd/err_code_0 (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.156ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.510 - 0.539)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_slave/s_sel_1 to u0_spi_if/u_spi_cmd/err_code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.525   u0_spi_if/u_spi_slave/s_sel<2>
                                                       u0_spi_if/u_spi_slave/s_sel_1
    SLICE_X14Y25.B5      net (fanout=20)       0.526   u0_spi_if/u_spi_slave/s_sel<1>
    SLICE_X14Y25.BMUX    Tilo                  0.326   u0_spi_if/u_spi_slave/tx_cnt<0>
                                                       u0_spi_if/u_spi_slave/end_o<2>1
    SLICE_X19Y38.A6      net (fanout=23)       1.813   u0_spi_if/spi_rx_eof
    SLICE_X19Y38.A       Tilo                  0.259   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv11
    SLICE_X19Y38.B3      net (fanout=2)        1.067   u0_spi_if/u_spi_cmd/_n1027_inv1
    SLICE_X19Y38.BMUX    Tilo                  0.337   u0_encrypt_pro/keyb_buf<127>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv_SW0
    SLICE_X21Y32.D3      net (fanout=1)        1.043   N90
    SLICE_X21Y32.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CE      net (fanout=1)        0.636   u0_spi_if/u_spi_cmd/_n1027_inv
    SLICE_X21Y32.CLK     Tceck                 0.365   u0_spi_if/u_spi_cmd/err_code<1>
                                                       u0_spi_if/u_spi_cmd/err_code_0
    -------------------------------------------------  ---------------------------
    Total                                      7.156ns (2.071ns logic, 5.085ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/rec_buf_wr (SLICE_X15Y36.A1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_cmd/addr_len_1 (FF)
  Destination:          u0_spi_if/u_spi_cmd/rec_buf_wr (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.419 - 0.442)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_cmd/addr_len_1 to u0_spi_if/u_spi_cmd/rec_buf_wr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.BQ      Tcko                  0.430   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/addr_len_1
    SLICE_X23Y38.C2      net (fanout=2)        1.686   u0_spi_if/u_spi_cmd/addr_len<1>
    SLICE_X23Y38.C       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81
    SLICE_X23Y38.A2      net (fanout=1)        0.542   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o8
    SLICE_X23Y38.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83
    SLICE_X25Y35.C3      net (fanout=9)        0.842   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o
    SLICE_X25Y35.CMUX    Tilo                  0.337   u0_spi_if/u_spi_cmd/u_crc/c<12>
                                                       u0_spi_if/u_spi_cmd/_n1070_inv21
    SLICE_X21Y42.A3      net (fanout=19)       1.077   u0_spi_if/u_spi_cmd/_n1070_inv2
    SLICE_X21Y42.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<19>
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111
    SLICE_X15Y36.A1      net (fanout=2)        1.644   u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11
    SLICE_X15Y36.CLK     Tas                   0.373   u0_spi_if/u_spi_cmd/rec_buf_wr
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1
                                                       u0_spi_if/u_spi_cmd/rec_buf_wr
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.917ns logic, 5.791ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_cmd/len_count_6 (FF)
  Destination:          u0_spi_if/u_spi_cmd/rec_buf_wr (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.419 - 0.437)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_cmd/len_count_6 to u0_spi_if/u_spi_cmd/rec_buf_wr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.CQ      Tcko                  0.476   u0_spi_if/u_spi_cmd/len_count<6>
                                                       u0_spi_if/u_spi_cmd/len_count_6
    SLICE_X23Y38.C6      net (fanout=3)        1.056   u0_spi_if/u_spi_cmd/len_count<6>
    SLICE_X23Y38.C       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81
    SLICE_X23Y38.A2      net (fanout=1)        0.542   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o8
    SLICE_X23Y38.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83
    SLICE_X25Y35.C3      net (fanout=9)        0.842   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o
    SLICE_X25Y35.CMUX    Tilo                  0.337   u0_spi_if/u_spi_cmd/u_crc/c<12>
                                                       u0_spi_if/u_spi_cmd/_n1070_inv21
    SLICE_X21Y42.A3      net (fanout=19)       1.077   u0_spi_if/u_spi_cmd/_n1070_inv2
    SLICE_X21Y42.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<19>
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111
    SLICE_X15Y36.A1      net (fanout=2)        1.644   u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11
    SLICE_X15Y36.CLK     Tas                   0.373   u0_spi_if/u_spi_cmd/rec_buf_wr
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1
                                                       u0_spi_if/u_spi_cmd/rec_buf_wr
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (1.963ns logic, 5.161ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_cmd/addr_len_4 (FF)
  Destination:          u0_spi_if/u_spi_cmd/rec_buf_wr (FF)
  Requirement:          8.230ns
  Data Path Delay:      7.117ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.419 - 0.442)
  Source Clock:         clk_ebi_4x rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 8.230ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_cmd/addr_len_4 to u0_spi_if/u_spi_cmd/rec_buf_wr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.430   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/addr_len_4
    SLICE_X23Y38.D2      net (fanout=2)        1.278   u0_spi_if/u_spi_cmd/addr_len<4>
    SLICE_X23Y38.D       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o82
    SLICE_X23Y38.A3      net (fanout=1)        0.359   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81
    SLICE_X23Y38.A       Tilo                  0.259   u0_spi_if/u_spi_cmd/addr_len<7>
                                                       u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83
    SLICE_X25Y35.C3      net (fanout=9)        0.842   u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o
    SLICE_X25Y35.CMUX    Tilo                  0.337   u0_spi_if/u_spi_cmd/u_crc/c<12>
                                                       u0_spi_if/u_spi_cmd/_n1070_inv21
    SLICE_X21Y42.A3      net (fanout=19)       1.077   u0_spi_if/u_spi_cmd/_n1070_inv2
    SLICE_X21Y42.A       Tilo                  0.259   u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/r2_col3_new4<19>
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111
    SLICE_X15Y36.A1      net (fanout=2)        1.644   u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11
    SLICE_X15Y36.CLK     Tas                   0.373   u0_spi_if/u_spi_cmd/rec_buf_wr
                                                       u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o1
                                                       u0_spi_if/u_spi_cmd/rec_buf_wr
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.917ns logic, 5.200ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout3" TS_clk_27m / 4.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2 (SLICE_X25Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.207ns (0.808 - 0.601)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X25Y25.CX      net (fanout=1)        0.226   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><2>
    SLICE_X25Y25.CLK     Tckdi       (-Th)    -0.059   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.259ns logic, 0.226ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5 (SLICE_X21Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.799 - 0.601)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.DMUX    Tshcko                0.238   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X21Y25.BX      net (fanout=1)        0.241   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><5>
    SLICE_X21Y25.CLK     Tckdi       (-Th)    -0.059   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><7>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.297ns logic, 0.241ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1 (SLICE_X25Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.207ns (0.808 - 0.601)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_4x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AMUX    Tshcko                0.238   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X25Y25.BX      net (fanout=1)        0.269   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><1>
    SLICE_X25Y25.CLK     Tckdi       (-Th)    -0.059   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.297ns logic, 0.269ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout3 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout3" TS_clk_27m / 4.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - min period limit)
  Period: 8.230ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y7.CLKBRDCLK
  Clock network: clk_ebi_4x
--------------------------------------------------------------------------------
Slack: 4.660ns (period - min period limit)
  Period: 8.230ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_spi_if/u_spi_cmd/recv_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u0_spi_if/u_spi_cmd/recv_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_ebi_4x
--------------------------------------------------------------------------------
Slack: 5.564ns (period - min period limit)
  Period: 8.230ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u0_clk_rst/u0_pll_60m/clkout4_buf/I0
  Logical resource: u0_clk_rst/u0_pll_60m/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: u0_clk_rst/u0_pll_60m/clkout3
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP         
"u0_clk_rst_u0_pll_60m_clkout1" TS_clk_27m / 2.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 753 paths analyzed, 396 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.027ns.
--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X9Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          16.460ns
  Data Path Delay:      6.450ns (Levels of Logic = 0)
  Clock Path Skew:      -0.304ns (1.479 - 1.783)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 16.460ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_rst30m_sync/reset_sync2 to u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.476   rst_ebi
                                                       u0_clk_rst/u0_rst30m_sync/reset_sync2
    SLICE_X9Y60.SR       net (fanout=1096)     5.625   rst_ebi
    SLICE_X9Y60.CLK      Trck                  0.349   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (0.825ns logic, 5.625ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/div_cnt_1 (SLICE_X20Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_pktmux_slfifo/div_cnt_1 (FF)
  Requirement:          16.460ns
  Data Path Delay:      5.571ns (Levels of Logic = 0)
  Clock Path Skew:      -0.330ns (1.453 - 1.783)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 16.460ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_rst30m_sync/reset_sync2 to u0_pktmux_slfifo/div_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.476   rst_ebi
                                                       u0_clk_rst/u0_rst30m_sync/reset_sync2
    SLICE_X20Y55.SR      net (fanout=1096)     4.858   rst_ebi
    SLICE_X20Y55.CLK     Trck                  0.237   u0_pktmux_slfifo/div_cnt<2>
                                                       u0_pktmux_slfifo/div_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (0.713ns logic, 4.858ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/div_cnt_2 (SLICE_X20Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_pktmux_slfifo/div_cnt_2 (FF)
  Requirement:          16.460ns
  Data Path Delay:      5.567ns (Levels of Logic = 0)
  Clock Path Skew:      -0.330ns (1.453 - 1.783)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 16.460ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_rst30m_sync/reset_sync2 to u0_pktmux_slfifo/div_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.476   rst_ebi
                                                       u0_clk_rst/u0_rst30m_sync/reset_sync2
    SLICE_X20Y55.SR      net (fanout=1096)     4.858   rst_ebi
    SLICE_X20Y55.CLK     Trck                  0.233   u0_pktmux_slfifo/div_cnt<2>
                                                       u0_pktmux_slfifo/div_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (0.709ns logic, 4.858ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout1" TS_clk_27m / 2.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X14Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.212ns (0.805 - 0.593)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.AQ      Tcko                  0.198   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X14Y59.A5      net (fanout=1)        0.564   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X14Y59.CLK     Tah         (-Th)    -0.184   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>_rt
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.382ns logic, 0.564ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12 (SLICE_X12Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12 (FF)
  Destination:          u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_if_OBUF rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12 to u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.200   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<12>
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12
    SLICE_X12Y63.A6      net (fanout=3)        0.027   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<12>
    SLICE_X12Y63.CLK     Tah         (-Th)    -0.238   u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<12>
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count<12>_rt
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[12]_GND_171_o_add_0_OUT_xor<12>
                                                       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.438ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_pktmux_slfifo/div_cnt_2 (SLICE_X20Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pktmux_slfifo/div_cnt_2 (FF)
  Destination:          u0_pktmux_slfifo/div_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_if_OBUF rising at 0.000ns
  Destination Clock:    clk_if_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pktmux_slfifo/div_cnt_2 to u0_pktmux_slfifo/div_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.BQ      Tcko                  0.200   u0_pktmux_slfifo/div_cnt<2>
                                                       u0_pktmux_slfifo/div_cnt_2
    SLICE_X20Y55.B5      net (fanout=2)        0.078   u0_pktmux_slfifo/div_cnt<2>
    SLICE_X20Y55.CLK     Tah         (-Th)    -0.190   u0_pktmux_slfifo/div_cnt<2>
                                                       u0_pktmux_slfifo/Mcount_div_cnt_xor<2>11
                                                       u0_pktmux_slfifo/div_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.390ns logic, 0.078ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout1 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout1" TS_clk_27m / 2.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.890ns (period - min period limit)
  Period: 16.460ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk_if_OBUF
--------------------------------------------------------------------------------
Slack: 12.890ns (period - min period limit)
  Period: 16.460ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk_if_OBUF
--------------------------------------------------------------------------------
Slack: 12.890ns (period - min period limit)
  Period: 16.460ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk_if_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP         
"u0_clk_rst_u0_pll_60m_clkout0" TS_clk_27m / 1.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 180576652 paths analyzed, 31004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.485ns.
--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (SLICE_X1Y3.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u2_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (FF)
  Requirement:          10.974ns
  Data Path Delay:      7.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (1.506 - 1.783)
  Source Clock:         clk_ebi_3x rising at 21.947ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u2_rst30m_sync/reset_sync2 to u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.430   rst_ebi_3x
                                                       u0_clk_rst/u2_rst30m_sync/reset_sync2
    SLICE_X4Y32.A2       net (fanout=400)      3.404   rst_ebi_3x
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.386   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (1.114ns logic, 6.498ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/clear_fifo_valid_tclk (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (FF)
  Requirement:          10.974ns
  Data Path Delay:      4.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.305ns (1.506 - 1.811)
  Source Clock:         clk_ebi_3x rising at 21.947ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/clear_fifo_valid_tclk to u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   u0_psi_filter/clear_fifo_tgl_d2_tclk
                                                       u0_psi_filter/clear_fifo_valid_tclk
    SLICE_X4Y32.A4       net (fanout=1)        0.733   u0_psi_filter/clear_fifo_valid_tclk
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.386   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.114ns logic, 3.827ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_d2 (FF)
  Requirement:          32.921ns
  Data Path Delay:      8.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.464 - 0.449)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_rst30m_sync/reset_sync2 to u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.476   rst_ebi
                                                       u0_clk_rst/u0_rst30m_sync/reset_sync2
    SLICE_X4Y32.A1       net (fanout=1096)     3.798   rst_ebi
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.386   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (1.160ns logic, 6.892ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (SLICE_X1Y3.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u2_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (FF)
  Requirement:          10.974ns
  Data Path Delay:      7.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (1.506 - 1.783)
  Source Clock:         clk_ebi_3x rising at 21.947ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u2_rst30m_sync/reset_sync2 to u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.430   rst_ebi_3x
                                                       u0_clk_rst/u2_rst30m_sync/reset_sync2
    SLICE_X4Y32.A2       net (fanout=400)      3.404   rst_ebi_3x
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.379   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (1.107ns logic, 6.498ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/clear_fifo_valid_tclk (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (FF)
  Requirement:          10.974ns
  Data Path Delay:      4.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.305ns (1.506 - 1.811)
  Source Clock:         clk_ebi_3x rising at 21.947ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/clear_fifo_valid_tclk to u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   u0_psi_filter/clear_fifo_tgl_d2_tclk
                                                       u0_psi_filter/clear_fifo_valid_tclk
    SLICE_X4Y32.A4       net (fanout=1)        0.733   u0_psi_filter/clear_fifo_valid_tclk
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.379   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (1.107ns logic, 3.827ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/payload_out_rst_syn (FF)
  Requirement:          32.921ns
  Data Path Delay:      8.045ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.464 - 0.449)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_clk_rst/u0_rst30m_sync/reset_sync2 to u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.AQ      Tcko                  0.476   rst_ebi
                                                       u0_clk_rst/u0_rst30m_sync/reset_sync2
    SLICE_X4Y32.A1       net (fanout=1096)     3.798   rst_ebi
    SLICE_X4Y32.AMUX     Tilo                  0.298   u0_psi_filter/u_bus_read_buf/payload_out_rst_d1
                                                       u0_psi_filter/u_bus_read_buf/payload_rst1
    SLICE_X1Y3.SR        net (fanout=5)        3.094   u0_psi_filter/u_bus_read_buf/payload_rst
    SLICE_X1Y3.CLK       Tsrck                 0.379   u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
                                                       u0_psi_filter/u_bus_read_buf/payload_out_rst_syn
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (1.153ns logic, 6.892ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1 (SLICE_X29Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1 (FF)
  Requirement:          8.231ns
  Data Path Delay:      3.291ns (Levels of Logic = 0)
  Clock Path Skew:      -0.305ns (1.486 - 1.791)
  Source Clock:         clk_ebi_4x rising at 90.534ns
  Destination Clock:    clk_ebi rising at 98.765ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.430   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><6>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X29Y27.BX      net (fanout=1)        2.747   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><1>
    SLICE_X29Y27.CLK     Tdick                 0.114   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.544ns logic, 2.747ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout0" TS_clk_27m / 1.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9 (SLICE_X21Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_descramble/u0_descramble_ctl/except_idx_1 (FF)
  Destination:          u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.797 - 0.588)
  Source Clock:         clk_ebi_3x rising at 32.921ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_ts_descramble/u0_descramble_ctl/except_idx_1 to u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.BQ      Tcko                  0.198   u0_ts_descramble/u0_descramble_ctl/except_idx_3
                                                       u0_ts_descramble/u0_descramble_ctl/except_idx_1
    SLICE_X21Y24.BX      net (fanout=1)        0.226   u0_ts_descramble/u0_descramble_ctl/except_idx_1
    SLICE_X21Y24.CLK     Tckdi       (-Th)    -0.059   u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i<11>
                                                       u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_9
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.257ns logic, 0.226ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10 (SLICE_X21Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_ts_descramble/u0_descramble_ctl/except_idx_2 (FF)
  Destination:          u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.797 - 0.588)
  Source Clock:         clk_ebi_3x rising at 32.921ns
  Destination Clock:    clk_ebi rising at 32.921ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_ts_descramble/u0_descramble_ctl/except_idx_2 to u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.CQ      Tcko                  0.198   u0_ts_descramble/u0_descramble_ctl/except_idx_3
                                                       u0_ts_descramble/u0_descramble_ctl/except_idx_2
    SLICE_X21Y24.CX      net (fanout=1)        0.228   u0_ts_descramble/u0_descramble_ctl/except_idx_2
    SLICE_X21Y24.CLK     Tckdi       (-Th)    -0.059   u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i<11>
                                                       u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_10
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.257ns logic, 0.228ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (SLICE_X29Y27.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (FF)
  Requirement:          -0.001ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.830 - 0.610)
  Source Clock:         clk_ebi_4x rising at 98.764ns
  Destination Clock:    clk_ebi rising at 98.765ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BMUX    Tshcko                0.244   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><6>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X29Y27.CX      net (fanout=1)        0.201   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><2>
    SLICE_X29Y27.CLK     Tckdi       (-Th)    -0.059   u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.303ns logic, 0.201ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout0 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout0" TS_clk_27m / 1.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.351ns (period - min period limit)
  Period: 32.921ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: clk_ebi
--------------------------------------------------------------------------------
Slack: 29.351ns (period - min period limit)
  Period: 32.921ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u0_ca_message_pro/u0_camms_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y20.CLKBRDCLK
  Clock network: clk_ebi
--------------------------------------------------------------------------------
Slack: 29.351ns (period - min period limit)
  Period: 32.921ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_encrypt_pro/u0_keyram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_encrypt_pro/u0_keyram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: clk_ebi
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP         
"u0_clk_rst_u0_pll_60m_clkout2" TS_clk_27m / 3.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42562 paths analyzed, 7295 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.542ns.
--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_psi_section/data_buf_waddr_13 (SLICE_X4Y12.DX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/pid_filt_index_1 (FF)
  Destination:          u0_psi_filter/u_psi_section/data_buf_waddr_13 (FF)
  Requirement:          10.973ns
  Data Path Delay:      11.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.543 - 0.547)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/pid_filt_index_1 to u0_psi_filter/u_psi_section/data_buf_waddr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.476   u0_psi_filter/u_psi_section/pid_filt_index<3>
                                                       u0_psi_filter/u_psi_section/pid_filt_index_1
    DSP48_X0Y10.D1       net (fanout=2)        0.848   u0_psi_filter/u_psi_section/pid_filt_index<1>
    DSP48_X0Y10.P13      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
                                                       u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
    SLICE_X4Y12.DX       net (fanout=1)        2.596   u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT<13>
    SLICE_X4Y12.CLK      Tdick                 0.114   u0_psi_filter/u_psi_section/data_buf_waddr<13>
                                                       u0_psi_filter/u_psi_section/data_buf_waddr_13
    -------------------------------------------------  ---------------------------
    Total                                     11.410ns (7.966ns logic, 3.444ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/pid_filt_index_3 (FF)
  Destination:          u0_psi_filter/u_psi_section/data_buf_waddr_13 (FF)
  Requirement:          10.973ns
  Data Path Delay:      11.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.543 - 0.547)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/pid_filt_index_3 to u0_psi_filter/u_psi_section/data_buf_waddr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.DQ       Tcko                  0.476   u0_psi_filter/u_psi_section/pid_filt_index<3>
                                                       u0_psi_filter/u_psi_section/pid_filt_index_3
    DSP48_X0Y10.D3       net (fanout=2)        0.682   u0_psi_filter/u_psi_section/pid_filt_index<3>
    DSP48_X0Y10.P13      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
                                                       u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
    SLICE_X4Y12.DX       net (fanout=1)        2.596   u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT<13>
    SLICE_X4Y12.CLK      Tdick                 0.114   u0_psi_filter/u_psi_section/data_buf_waddr<13>
                                                       u0_psi_filter/u_psi_section/data_buf_waddr_13
    -------------------------------------------------  ---------------------------
    Total                                     11.244ns (7.966ns logic, 3.278ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/pid_filt_index_4 (FF)
  Destination:          u0_psi_filter/u_psi_section/data_buf_waddr_13 (FF)
  Requirement:          10.973ns
  Data Path Delay:      11.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.543 - 0.560)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/pid_filt_index_4 to u0_psi_filter/u_psi_section/data_buf_waddr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.525   u0_psi_filter/u_psi_section/pid_filt_index<4>
                                                       u0_psi_filter/u_psi_section/pid_filt_index_4
    DSP48_X0Y10.D4       net (fanout=2)        0.596   u0_psi_filter/u_psi_section/pid_filt_index<4>
    DSP48_X0Y10.P13      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
                                                       u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1
    SLICE_X4Y12.DX       net (fanout=1)        2.596   u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT<13>
    SLICE_X4Y12.CLK      Tdick                 0.114   u0_psi_filter/u_psi_section/data_buf_waddr<13>
                                                       u0_psi_filter/u_psi_section/data_buf_waddr_13
    -------------------------------------------------  ---------------------------
    Total                                     11.207ns (8.015ns logic, 3.192ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y18.ADDRB8), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_1 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.745ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.456 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_1 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CMUX     Tshcko                0.518   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_1
    DSP48_X0Y12.D1       net (fanout=4)        0.628   u0_psi_filter/u_psi_section/check_address<1>
    DSP48_X0Y12.P7       Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    RAMB16_X0Y18.ADDRB8  net (fanout=6)        1.823   u0_psi_filter/u_psi_section/data_buf_raddr<7>
    RAMB16_X0Y18.CLKB    Trcck_ADDRB           0.400   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.745ns (8.294ns logic, 2.451ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_3 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.456 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_3 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DMUX     Tshcko                0.518   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_3
    DSP48_X0Y12.D3       net (fanout=3)        0.574   u0_psi_filter/u_psi_section/check_address<3>
    DSP48_X0Y12.P7       Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    RAMB16_X0Y18.ADDRB8  net (fanout=6)        1.823   u0_psi_filter/u_psi_section/data_buf_raddr<7>
    RAMB16_X0Y18.CLKB    Trcck_ADDRB           0.400   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (8.294ns logic, 2.397ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_2 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.456 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_2 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CQ       Tcko                  0.430   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_2
    DSP48_X0Y12.D2       net (fanout=4)        0.374   u0_psi_filter/u_psi_section/check_address<2>
    DSP48_X0Y12.P7       Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    RAMB16_X0Y18.ADDRB8  net (fanout=6)        1.823   u0_psi_filter/u_psi_section/data_buf_raddr<7>
    RAMB16_X0Y18.CLKB    Trcck_ADDRB           0.400   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.403ns (8.206ns logic, 2.197ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.ENB), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_1 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.462 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_1 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CMUX     Tshcko                0.518   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_1
    DSP48_X0Y12.D1       net (fanout=4)        0.628   u0_psi_filter/u_psi_section/check_address<1>
    DSP48_X0Y12.P13      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    SLICE_X5Y49.D3       net (fanout=6)        0.857   u0_psi_filter/u_psi_section/data_buf_raddr<13>
    SLICE_X5Y49.DMUX     Tilo                  0.337   u0_psi_filter/u_psi_section/rem_sect_len<7>
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o<1>1
    RAMB16_X0Y22.ENB     net (fanout=2)        0.749   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y22.CLKB    Trcck_ENB             0.250   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.715ns (8.481ns logic, 2.234ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_1 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.462 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_1 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.CMUX     Tshcko                0.518   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_1
    DSP48_X0Y12.D1       net (fanout=4)        0.628   u0_psi_filter/u_psi_section/check_address<1>
    DSP48_X0Y12.P12      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    SLICE_X5Y49.D5       net (fanout=6)        0.834   u0_psi_filter/u_psi_section/data_buf_raddr<12>
    SLICE_X5Y49.DMUX     Tilo                  0.337   u0_psi_filter/u_psi_section/rem_sect_len<7>
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o<1>1
    RAMB16_X0Y22.ENB     net (fanout=2)        0.749   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y22.CLKB    Trcck_ENB             0.250   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.692ns (8.481ns logic, 2.211ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_psi_filter/u_psi_section/check_address_3 (FF)
  Destination:          u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.973ns
  Data Path Delay:      10.661ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.462 - 0.478)
  Source Clock:         clk_ebi_3x rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 10.973ns
  Clock Uncertainty:    0.128ns

  Clock Uncertainty:          0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.245ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_psi_filter/u_psi_section/check_address_3 to u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DMUX     Tshcko                0.518   u0_psi_filter/u_psi_section/check_address<4>
                                                       u0_psi_filter/u_psi_section/check_address_3
    DSP48_X0Y12.D3       net (fanout=3)        0.574   u0_psi_filter/u_psi_section/check_address<3>
    DSP48_X0Y12.P13      Tdspdo_D_P            7.376   u0_psi_filter/u_psi_section/Maddsub_n06261
                                                       u0_psi_filter/u_psi_section/Maddsub_n06261
    SLICE_X5Y49.D3       net (fanout=6)        0.857   u0_psi_filter/u_psi_section/data_buf_raddr<13>
    SLICE_X5Y49.DMUX     Tilo                  0.337   u0_psi_filter/u_psi_section/rem_sect_len<7>
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]_PWR_16_o_equal_3_o<1>1
    RAMB16_X0Y22.ENB     net (fanout=2)        0.749   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB16_X0Y22.CLKB    Trcck_ENB             0.250   u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u0_psi_filter/u_psi_section/u_data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (8.481ns logic, 2.180ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout2" TS_clk_27m / 3.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_ts_filter/all_pid_cfg_1dly_0 (SLICE_X17Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_cpu_if/all_pid_cfg_b_0 (FF)
  Destination:          u0_ts_filter/all_pid_cfg_1dly_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.803 - 0.587)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_cpu_if/all_pid_cfg_b_0 to u0_ts_filter/all_pid_cfg_1dly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.BQ      Tcko                  0.198   u0_cpu_if/all_pid_cfg_b<2>
                                                       u0_cpu_if/all_pid_cfg_b_0
    SLICE_X17Y19.AX      net (fanout=3)        0.416   u0_cpu_if/all_pid_cfg_b<0>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   u0_ts_filter/all_pid_cfg_1dly<2>
                                                       u0_ts_filter/all_pid_cfg_1dly_0
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.257ns logic, 0.416ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1 (SLICE_X7Y35.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_psi_filter/u_bus_read_buf/entry_read_tgl (FF)
  Destination:          u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.206ns (0.837 - 0.631)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_psi_filter/u_bus_read_buf/entry_read_tgl to u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.200   u0_psi_filter/u_bus_read_buf/entry_read_tgl
                                                       u0_psi_filter/u_bus_read_buf/entry_read_tgl
    SLICE_X7Y35.A5       net (fanout=2)        0.343   u0_psi_filter/u_bus_read_buf/entry_read_tgl
    SLICE_X7Y35.CLK      Tah         (-Th)    -0.155   u0_psi_filter/u_bus_read_buf/entry_read_tgl_d2
                                                       u0_psi_filter/u_bus_read_buf/entry_read_tgl_rt
                                                       u0_psi_filter/u_bus_read_buf/entry_read_tgl_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.355ns logic, 0.343ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_ts_filter/all_pid_cfg_1dly_1 (SLICE_X17Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_cpu_if/all_pid_cfg_b_1 (FF)
  Destination:          u0_ts_filter/all_pid_cfg_1dly_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.733ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.803 - 0.587)
  Source Clock:         clk_ebi rising at 0.000ns
  Destination Clock:    clk_ebi_3x rising at 0.000ns
  Clock Uncertainty:    0.273ns

  Clock Uncertainty:          0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.296ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u0_cpu_if/all_pid_cfg_b_1 to u0_ts_filter/all_pid_cfg_1dly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.AQ      Tcko                  0.198   u0_cpu_if/all_pid_cfg_b<2>
                                                       u0_cpu_if/all_pid_cfg_b_1
    SLICE_X17Y19.BX      net (fanout=3)        0.476   u0_cpu_if/all_pid_cfg_b<1>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   u0_ts_filter/all_pid_cfg_1dly<2>
                                                       u0_ts_filter/all_pid_cfg_1dly_1
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.257ns logic, 0.476ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_clk_rst_u0_pll_60m_clkout2 = PERIOD TIMEGRP
        "u0_clk_rst_u0_pll_60m_clkout2" TS_clk_27m / 3.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.403ns (period - min period limit)
  Period: 10.973ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_ts_descramble/u0_descram_dram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_ts_descramble/u0_descram_dram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: clk_ebi_3x
--------------------------------------------------------------------------------
Slack: 7.403ns (period - min period limit)
  Period: 10.973ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_psi_filter/u_bus_read_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_ebi_3x
--------------------------------------------------------------------------------
Slack: 7.403ns (period - min period limit)
  Period: 10.973ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u0_psi_filter/u_pid_filter/u_match_buf/u_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y7.CLKAWRCLK
  Clock network: clk_ebi_3x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_27m
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_27m                     |     37.037ns|     10.000ns|     38.954ns|            0|            1|          775|    180625347|
| TS_u0_clk_rst_u0_pll_60m_clkou|      8.230ns|      7.950ns|          N/A|            0|            0|         5380|            0|
| t3                            |             |             |             |             |             |             |             |
| TS_u0_clk_rst_u0_pll_60m_clkou|     16.461ns|      7.027ns|          N/A|            0|            0|          753|            0|
| t1                            |             |             |             |             |             |             |             |
| TS_u0_clk_rst_u0_pll_60m_clkou|     32.922ns|     24.485ns|          N/A|            0|            0|    180576652|            0|
| t0                            |             |             |             |             |             |             |             |
| TS_u0_clk_rst_u0_pll_60m_clkou|     10.974ns|     11.542ns|          N/A|            1|            0|        42562|            0|
| t2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |   16.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tuner_tsclk<0> |    6.409|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tuner_tsclk<1> |    7.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tuner_tsclk<2> |    6.470|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 569  (Setup/Max: 569, Hold: 0)

Constraints cover 180630965 paths, 0 nets, and 37708 connections

Design statistics:
   Minimum period:  24.485ns{1}   (Maximum frequency:  40.841MHz)
   Maximum path delay from/to any node:   5.615ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 19 11:12:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



