{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628888287106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628888287106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 17:58:06 2021 " "Processing started: Fri Aug 13 17:58:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628888287106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628888287106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628888287106 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628888287438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_3_tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_3_tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_3_tomasulo " "Found entity 1: pratica_3_tomasulo" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "CDB.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.v " "Can't analyze file -- file mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file fpregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPregisters " "Found entity 1: FPregisters" {  } { { "FPregisters.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/FPregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq.v 1 1 " "Found 1 design units, including 1 entities, in source file iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 IQ " "Found entity 1: IQ" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287506 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regn.v " "Can't analyze file -- file regn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSadders.v " "Can't analyze file -- file RSadders.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSload.v " "Can't analyze file -- file RSload.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSstore.v " "Can't analyze file -- file RSstore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UnidadeFuncional.v " "Can't analyze file -- file UnidadeFuncional.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888287528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 reg1 Reservation_Station.v(4) " "Verilog HDL Declaration information at Reservation_Station.v(4): object \"Reg1\" differs only in case from object \"reg1\" in the same scope" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628888287531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 reg2 Reservation_Station.v(4) " "Verilog HDL Declaration information at Reservation_Station.v(4): object \"Reg2\" differs only in case from object \"reg2\" in the same scope" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628888287531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reservation_Station " "Found entity 1: Reservation_Station" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Functional_Unit.v(20) " "Verilog HDL information at Functional_Unit.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Functional_Unit.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Functional_Unit.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628888287533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functional_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file functional_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Functional_Unit " "Found entity 1: Functional_Unit" {  } { { "Functional_Unit.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Functional_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file tm_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM_MUX " "Found entity 1: TM_MUX" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888287536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888287536 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instOutEnable CDB.v(37) " "Verilog HDL Implicit Net warning at CDB.v(37): created implicit net for \"instOutEnable\"" {  } { { "CDB.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888287536 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avaliable Reservation_Station.v(28) " "Verilog HDL Implicit Net warning at Reservation_Station.v(28): created implicit net for \"avaliable\"" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888287536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_3_tomasulo " "Elaborating entity \"pratica_3_tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628888287565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "pratica_3_tomasulo.v" "cdb" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM_MUX CDB:cdb\|TM_MUX:mux_cdb " "Elaborating entity \"TM_MUX\" for hierarchy \"CDB:cdb\|TM_MUX:mux_cdb\"" {  } { { "CDB.v" "mux_cdb" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287570 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TM_MUX.v(4) " "Verilog HDL Case Statement warning at TM_MUX.v(4): incomplete case statement has no default case item" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1628888287571 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout TM_MUX.v(4) " "Verilog HDL Always Construct warning at TM_MUX.v(4): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] TM_MUX.v(4) " "Inferred latch for \"Rout\[0\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] TM_MUX.v(4) " "Inferred latch for \"Rout\[1\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[2\] TM_MUX.v(4) " "Inferred latch for \"Rout\[2\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[3\] TM_MUX.v(4) " "Inferred latch for \"Rout\[3\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[4\] TM_MUX.v(4) " "Inferred latch for \"Rout\[4\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[5\] TM_MUX.v(4) " "Inferred latch for \"Rout\[5\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[6\] TM_MUX.v(4) " "Inferred latch for \"Rout\[6\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[7\] TM_MUX.v(4) " "Inferred latch for \"Rout\[7\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287572 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[8\] TM_MUX.v(4) " "Inferred latch for \"Rout\[8\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[9\] TM_MUX.v(4) " "Inferred latch for \"Rout\[9\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[10\] TM_MUX.v(4) " "Inferred latch for \"Rout\[10\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[11\] TM_MUX.v(4) " "Inferred latch for \"Rout\[11\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[12\] TM_MUX.v(4) " "Inferred latch for \"Rout\[12\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[13\] TM_MUX.v(4) " "Inferred latch for \"Rout\[13\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[14\] TM_MUX.v(4) " "Inferred latch for \"Rout\[14\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[15\] TM_MUX.v(4) " "Inferred latch for \"Rout\[15\]\" at TM_MUX.v(4)" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628888287573 "|pratica_3_tomasulo|CDB:cdb|TM_MUX:mux_cdb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPregisters CDB:cdb\|FPregisters:fpreg " "Elaborating entity \"FPregisters\" for hierarchy \"CDB:cdb\|FPregisters:fpreg\"" {  } { { "CDB.v" "fpreg" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IQ CDB:cdb\|IQ:instructions_queue " "Elaborating entity \"IQ\" for hierarchy \"CDB:cdb\|IQ:instructions_queue\"" {  } { { "CDB.v" "instructions_queue" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IQ.v(38) " "Verilog HDL assignment warning at IQ.v(38): truncated value with size 32 to match size of target (16)" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628888287582 "|pratica_3_tomasulo|CDB:cdb|IQ:instructions_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.data_a 0 IQ.v(8) " "Net \"PC1.data_a\" at IQ.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287583 "|pratica_3_tomasulo|CDB:cdb|IQ:instructions_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.waddr_a 0 IQ.v(8) " "Net \"PC1.waddr_a\" at IQ.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287583 "|pratica_3_tomasulo|CDB:cdb|IQ:instructions_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.we_a 0 IQ.v(8) " "Net \"PC1.we_a\" at IQ.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287583 "|pratica_3_tomasulo|CDB:cdb|IQ:instructions_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservation_Station CDB:cdb\|Reservation_Station:rs " "Elaborating entity \"Reservation_Station\" for hierarchy \"CDB:cdb\|Reservation_Station:rs\"" {  } { { "CDB.v" "rs" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avaliable Reservation_Station.v(28) " "Verilog HDL or VHDL warning at Reservation_Station.v(28): object \"avaliable\" assigned a value but never read" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628888287595 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Reservation_Station.v(64) " "Verilog HDL assignment warning at Reservation_Station.v(64): truncated value with size 32 to match size of target (3)" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628888287597 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Reservation_Station.v(68) " "Verilog HDL assignment warning at Reservation_Station.v(68): truncated value with size 32 to match size of target (3)" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628888287597 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Reservation_Station.v(79) " "Verilog HDL assignment warning at Reservation_Station.v(79): truncated value with size 32 to match size of target (3)" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628888287603 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OP\[0\] 0 Reservation_Station.v(16) " "Net \"OP\[0\]\" at Reservation_Station.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287611 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Qj\[0\] 0 Reservation_Station.v(24) " "Net \"Qj\[0\]\" at Reservation_Station.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287611 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Qk\[0\] 0 Reservation_Station.v(24) " "Net \"Qk\[0\]\" at Reservation_Station.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628888287611 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disponivel Reservation_Station.v(9) " "Output port \"disponivel\" at Reservation_Station.v(9) has no driver" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1628888287611 "|pratica_3_tomasulo|CDB:cdb|Reservation_Station:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Functional_Unit CDB:cdb\|Reservation_Station:rs\|Functional_Unit:UF " "Elaborating entity \"Functional_Unit\" for hierarchy \"CDB:cdb\|Reservation_Station:rs\|Functional_Unit:UF\"" {  } { { "Reservation_Station.v" "UF" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628888287674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628888288020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628888288122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888288122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888288158 "|pratica_3_tomasulo|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628888288158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628888288158 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628888288158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628888288158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628888288176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 17:58:08 2021 " "Processing ended: Fri Aug 13 17:58:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628888288176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628888288176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628888288176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628888288176 ""}
