// Seed: 539128264
module module_0;
  assign id_1 = 1'd0;
  id_2(
      .id_0(id_1 | 1), .id_1(id_1), .id_2(-1), .id_3(-1), .id_4(1), .id_5(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply0 id_6
);
  assign id_3 = -1 == id_1;
  wire id_8;
  module_0 modCall_1 ();
  initial assign id_5 = 1;
endmodule
