{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667166778747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667166778767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:52:58 2022 " "Processing started: Sun Oct 30 15:52:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667166778767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166778767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166778767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667166779982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCPU " "Found entity 1: testCPU" {  } { { "Tests/testCPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectoraddersubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorAdderSubstractor " "Found entity 1: vectorAdderSubstractor" {  } { { "Execute/VECTOR_ALU/vectorAdderSubstractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/vectorregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorRegFile " "Found entity 1: vectorRegFile" {  } { { "Decode/vectorRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/scalarregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegFile " "Found entity 1: scalarRegFile" {  } { { "Decode/scalarRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Execute/mux2.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/xor_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/xor_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_modulo " "Found entity 1: xor_modulo" {  } { { "Execute/ALU/xor_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/xor_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftr_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftr_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_modulo " "Found entity 1: shiftR_modulo" {  } { { "Execute/ALU/shiftR_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftR_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftl_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftl_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_modulo " "Found entity 1: shiftL_modulo" {  } { { "Execute/ALU/shiftL_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftL_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/or_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/or_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_modulo " "Found entity 1: or_modulo" {  } { { "Execute/ALU/or_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/or_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "Execute/ALU/modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Execute/ALU/FullAdder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complement " "Found entity 1: Complement" {  } { { "Execute/ALU/Complement.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/and_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/and_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_modulo " "Found entity 1: and_modulo" {  } { { "Execute/ALU/and_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/and_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.sv(33) " "Verilog HDL information at ALU.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667166797594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/adder_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Substractor " "Found entity 1: Adder_Substractor" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "Execute/mux3.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute/Execute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Fetch/flipflop.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch/Fetch.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Fetch/adder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797663 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorAdder.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorAdder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667166797673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/aluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUV " "Found entity 1: ALUV" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797683 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorDivider.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorDivider.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667166797693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797693 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.sv(94) " "Verilog HDL Module Instantiation warning at CPU.sv(94): ignored dangling comma in List of Port Connections" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1667166797703 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.sv(150) " "Verilog HDL Module Instantiation warning at CPU.sv(150): ignored dangling comma in List of Port Connections" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 150 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1667166797703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condunit " "Found entity 1: condunit" {  } { { "Control/condunit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards/hazardsunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazards/hazardsunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardsUnit " "Found entity 1: hazardsUnit" {  } { { "Hazards/hazardsUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Hazards/hazardsUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectorfpmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorFPMultiplier " "Found entity 1: vectorFPMultiplier" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "Control/controlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcontrolunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testControlUnit " "Found entity 1: testControlUnit" {  } { { "Tests/testControlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "Tests/testALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcondunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcondunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCondUnit " "Found entity 1: testCondUnit" {  } { { "Tests/testCondUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testaluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testaluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testAluV " "Found entity 1: testAluV" {  } { { "Tests/testAluV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testfecth.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testfecth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testFecth " "Found entity 1: testFecth" {  } { { "Tests/testFecth.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testDecode " "Found entity 1: testDecode" {  } { { "Tests/testDecode.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797791 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 testExecute.sv(140) " "Verilog HDL Expression warning at testExecute.sv(140): truncated literal to match 64 bits" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1667166797791 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 testExecute.sv(177) " "Verilog HDL Expression warning at testExecute.sv(177): truncated literal to match 64 bits" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1667166797791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testExecute " "Found entity 1: testExecute" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemory " "Found entity 1: testMemory" {  } { { "Tests/testMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667166797801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166797801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667166797890 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21280 0 4999 memory.sv(29) " "Verilog HDL warning at memory.sv(29): number of words (21280) in memory file does not match the number of elements in the address range \[0:4999\]" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667166798048 "|memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM " "RAM logic \"RAM\" is uninferred due to asynchronous read logic" {  } { { "Memory/memory.sv" "RAM" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667166800324 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667166800324 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1667166800344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166800432 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667166800533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 30 15:53:20 2022 " "Processing ended: Sun Oct 30 15:53:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667166800533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667166800533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667166800533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667166800533 ""}
