// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a5b_HH_
#define _a5b_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a5b_mux_42_8_1_1.h"
#include "a5b_bram_V.h"

namespace ap_rtl {

struct a5b : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > in_V_data_0_V_dout;
    sc_in< sc_logic > in_V_data_0_V_empty_n;
    sc_out< sc_logic > in_V_data_0_V_read;
    sc_in< sc_lv<8> > in_V_data_1_V_dout;
    sc_in< sc_logic > in_V_data_1_V_empty_n;
    sc_out< sc_logic > in_V_data_1_V_read;
    sc_in< sc_lv<8> > in_V_data_2_V_dout;
    sc_in< sc_logic > in_V_data_2_V_empty_n;
    sc_out< sc_logic > in_V_data_2_V_read;
    sc_in< sc_lv<8> > in_V_data_3_V_dout;
    sc_in< sc_logic > in_V_data_3_V_empty_n;
    sc_out< sc_logic > in_V_data_3_V_read;
    sc_out< sc_lv<8> > out_V_data_0_V_din;
    sc_in< sc_logic > out_V_data_0_V_full_n;
    sc_out< sc_logic > out_V_data_0_V_write;
    sc_out< sc_lv<8> > out_V_data_1_V_din;
    sc_in< sc_logic > out_V_data_1_V_full_n;
    sc_out< sc_logic > out_V_data_1_V_write;
    sc_out< sc_lv<8> > out_V_data_2_V_din;
    sc_in< sc_logic > out_V_data_2_V_full_n;
    sc_out< sc_logic > out_V_data_2_V_write;
    sc_out< sc_lv<8> > out_V_data_3_V_din;
    sc_in< sc_logic > out_V_data_3_V_full_n;
    sc_out< sc_logic > out_V_data_3_V_write;


    // Module declarations
    a5b(sc_module_name name);
    SC_HAS_PROCESS(a5b);

    ~a5b();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a5b_bram_V* bram_V_U;
    a5b_mux_42_8_1_1<1,1,8,8,8,8,2,8>* a5b_mux_42_8_1_1_U1;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_data_0_V_blk_n;
    sc_signal< sc_logic > in_V_data_1_V_blk_n;
    sc_signal< sc_logic > in_V_data_2_V_blk_n;
    sc_signal< sc_logic > in_V_data_3_V_blk_n;
    sc_signal< sc_logic > out_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond_fu_216_p2;
    sc_signal< sc_logic > out_V_data_1_V_blk_n;
    sc_signal< sc_logic > out_V_data_2_V_blk_n;
    sc_signal< sc_logic > out_V_data_3_V_blk_n;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_561;
    sc_signal< sc_logic > in_V_data_0_V0_status;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_566;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_571;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_576;
    sc_signal< sc_lv<3> > c_V_fu_222_p2;
    sc_signal< sc_lv<3> > c_V_reg_589;
    sc_signal< sc_logic > out_V_data_0_V1_status;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<2> > tmp_1_fu_228_p1;
    sc_signal< sc_lv<2> > tmp_1_reg_594;
    sc_signal< sc_lv<8> > tmp_fu_232_p6;
    sc_signal< sc_lv<8> > tmp_reg_599;
    sc_signal< sc_lv<5> > tmp_7_fu_242_p3;
    sc_signal< sc_lv<5> > tmp_7_reg_605;
    sc_signal< sc_lv<5> > tmp_8_fu_251_p2;
    sc_signal< sc_lv<5> > tmp_8_reg_612;
    sc_signal< sc_lv<1> > grp_fu_196_p2;
    sc_signal< sc_lv<1> > tmp_28_reg_619;
    sc_signal< sc_lv<1> > tmp_s_fu_258_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_627;
    sc_signal< sc_lv<8> > tmp_data_3_V_2_be_fu_533_p3;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > tmp_data_2_V_2_be_fu_540_p3;
    sc_signal< sc_lv<8> > tmp_data_1_V_2_be_fu_547_p3;
    sc_signal< sc_lv<8> > tmp_data_0_V_2_be_fu_554_p3;
    sc_signal< sc_lv<1> > bram_V_address0;
    sc_signal< sc_logic > bram_V_ce0;
    sc_signal< sc_lv<4> > bram_V_we0;
    sc_signal< sc_lv<32> > bram_V_d0;
    sc_signal< sc_lv<32> > bram_V_q0;
    sc_signal< sc_lv<8> > tmp_data_3_V_1_reg_133;
    sc_signal< sc_lv<8> > tmp_data_2_V_1_reg_146;
    sc_signal< sc_lv<8> > tmp_data_1_V_1_reg_159;
    sc_signal< sc_lv<8> > tmp_data_0_V_1_reg_172;
    sc_signal< sc_lv<3> > p_s_reg_185;
    sc_signal< sc_logic > in_V_data_0_V0_update;
    sc_signal< sc_logic > out_V_data_0_V1_update;
    sc_signal< sc_lv<4> > mask_fu_492_p2;
    sc_signal< sc_lv<5> > grp_fu_196_p0;
    sc_signal< sc_lv<5> > grp_fu_196_p1;
    sc_signal< sc_lv<6> > tmp_6_fu_264_p1;
    sc_signal< sc_lv<6> > tmp_9_fu_267_p1;
    sc_signal< sc_lv<6> > tmp_11_fu_273_p2;
    sc_signal< sc_lv<6> > tmp_12_fu_279_p3;
    sc_signal< sc_lv<6> > tmp_14_fu_295_p3;
    sc_signal< sc_lv<6> > tmp_13_fu_287_p3;
    sc_signal< sc_lv<6> > tmp_15_fu_303_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_270_p1;
    sc_signal< sc_lv<32> > tmp_16_fu_309_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_321_p2;
    sc_signal< sc_lv<32> > tmp_20_fu_327_p4;
    sc_signal< sc_lv<32> > tmp_17_fu_313_p1;
    sc_signal< sc_lv<32> > tmp_18_fu_317_p1;
    sc_signal< sc_lv<32> > tmp_22_fu_345_p2;
    sc_signal< sc_lv<32> > tmp_23_fu_351_p2;
    sc_signal< sc_lv<32> > p_demorgan_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_24_fu_363_p2;
    sc_signal< sc_lv<32> > tmp_21_fu_337_p3;
    sc_signal< sc_lv<32> > tmp_25_fu_369_p2;
    sc_signal< sc_lv<32> > tmp_26_fu_375_p2;
    sc_signal< sc_lv<6> > tmp_29_fu_387_p1;
    sc_signal< sc_lv<6> > tmp_30_fu_390_p1;
    sc_signal< sc_lv<6> > tmp_32_fu_396_p2;
    sc_signal< sc_lv<6> > tmp_33_fu_402_p3;
    sc_signal< sc_lv<6> > tmp_35_fu_416_p3;
    sc_signal< sc_lv<6> > tmp_34_fu_409_p3;
    sc_signal< sc_lv<6> > tmp_36_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_31_fu_393_p1;
    sc_signal< sc_lv<32> > tmp_37_fu_429_p1;
    sc_signal< sc_lv<32> > tmp_40_fu_441_p2;
    sc_signal< sc_lv<32> > tmp_41_fu_447_p4;
    sc_signal< sc_lv<32> > tmp_38_fu_433_p1;
    sc_signal< sc_lv<32> > tmp_39_fu_437_p1;
    sc_signal< sc_lv<32> > tmp_43_fu_464_p2;
    sc_signal< sc_lv<32> > tmp_44_fu_470_p2;
    sc_signal< sc_lv<32> > tmp_42_fu_457_p3;
    sc_signal< sc_lv<32> > p_demorgan1_fu_476_p2;
    sc_signal< sc_lv<4> > tmp_46_fu_489_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_381_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_523_p4;
    sc_signal< sc_lv<8> > tmp_3_fu_513_p4;
    sc_signal< sc_lv<8> > tmp_2_fu_503_p4;
    sc_signal< sc_lv<8> > tmp_47_fu_499_p1;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bram_V_address0();
    void thread_bram_V_ce0();
    void thread_bram_V_d0();
    void thread_bram_V_we0();
    void thread_c_V_fu_222_p2();
    void thread_exitcond_fu_216_p2();
    void thread_grp_fu_196_p0();
    void thread_grp_fu_196_p1();
    void thread_grp_fu_196_p2();
    void thread_in_V_data_0_V0_status();
    void thread_in_V_data_0_V0_update();
    void thread_in_V_data_0_V_blk_n();
    void thread_in_V_data_0_V_read();
    void thread_in_V_data_1_V_blk_n();
    void thread_in_V_data_1_V_read();
    void thread_in_V_data_2_V_blk_n();
    void thread_in_V_data_2_V_read();
    void thread_in_V_data_3_V_blk_n();
    void thread_in_V_data_3_V_read();
    void thread_mask_fu_492_p2();
    void thread_out_V_data_0_V1_status();
    void thread_out_V_data_0_V1_update();
    void thread_out_V_data_0_V_blk_n();
    void thread_out_V_data_0_V_din();
    void thread_out_V_data_0_V_write();
    void thread_out_V_data_1_V_blk_n();
    void thread_out_V_data_1_V_din();
    void thread_out_V_data_1_V_write();
    void thread_out_V_data_2_V_blk_n();
    void thread_out_V_data_2_V_din();
    void thread_out_V_data_2_V_write();
    void thread_out_V_data_3_V_blk_n();
    void thread_out_V_data_3_V_din();
    void thread_out_V_data_3_V_write();
    void thread_p_demorgan1_fu_476_p2();
    void thread_p_demorgan_fu_357_p2();
    void thread_tmp_10_fu_270_p1();
    void thread_tmp_11_fu_273_p2();
    void thread_tmp_12_fu_279_p3();
    void thread_tmp_13_fu_287_p3();
    void thread_tmp_14_fu_295_p3();
    void thread_tmp_15_fu_303_p2();
    void thread_tmp_16_fu_309_p1();
    void thread_tmp_17_fu_313_p1();
    void thread_tmp_18_fu_317_p1();
    void thread_tmp_19_fu_321_p2();
    void thread_tmp_1_fu_228_p1();
    void thread_tmp_20_fu_327_p4();
    void thread_tmp_21_fu_337_p3();
    void thread_tmp_22_fu_345_p2();
    void thread_tmp_23_fu_351_p2();
    void thread_tmp_24_fu_363_p2();
    void thread_tmp_25_fu_369_p2();
    void thread_tmp_26_fu_375_p2();
    void thread_tmp_27_fu_381_p2();
    void thread_tmp_29_fu_387_p1();
    void thread_tmp_2_fu_503_p4();
    void thread_tmp_30_fu_390_p1();
    void thread_tmp_31_fu_393_p1();
    void thread_tmp_32_fu_396_p2();
    void thread_tmp_33_fu_402_p3();
    void thread_tmp_34_fu_409_p3();
    void thread_tmp_35_fu_416_p3();
    void thread_tmp_36_fu_423_p2();
    void thread_tmp_37_fu_429_p1();
    void thread_tmp_38_fu_433_p1();
    void thread_tmp_39_fu_437_p1();
    void thread_tmp_3_fu_513_p4();
    void thread_tmp_40_fu_441_p2();
    void thread_tmp_41_fu_447_p4();
    void thread_tmp_42_fu_457_p3();
    void thread_tmp_43_fu_464_p2();
    void thread_tmp_44_fu_470_p2();
    void thread_tmp_46_fu_489_p1();
    void thread_tmp_47_fu_499_p1();
    void thread_tmp_4_fu_523_p4();
    void thread_tmp_6_fu_264_p1();
    void thread_tmp_7_fu_242_p3();
    void thread_tmp_8_fu_251_p2();
    void thread_tmp_9_fu_267_p1();
    void thread_tmp_data_0_V_2_be_fu_554_p3();
    void thread_tmp_data_1_V_2_be_fu_547_p3();
    void thread_tmp_data_2_V_2_be_fu_540_p3();
    void thread_tmp_data_3_V_2_be_fu_533_p3();
    void thread_tmp_s_fu_258_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
