<profile>

<section name = "Vivado HLS Report for 'setMem'" level="0">
<item name = "Date">Mon Jul 10 03:22:19 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Lab_8</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 204805, 1, 204805, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 204799, 1, -, -, 0 ~ 204799, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 67</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 662, 804</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 104</column>
<column name="Register">-, -, 99, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="setMem_AXILiteS_s_axi_U">setMem_AXILiteS_s_axi, 0, 0, 68, 104</column>
<column name="setMem_CRTL_BUS_s_axi_U">setMem_CRTL_BUS_s_axi, 0, 0, 82, 120</column>
<column name="setMem_MASTER_m_axi_U">setMem_MASTER_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="memAddr_1_fu_169_p2">+, 0, 0, 25, 18, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_fu_154_p2">icmp, 0, 0, 18, 32, 18</column>
<column name="tmp_2_fu_164_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_return">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MASTER_blk_n_AW">9, 2, 1, 2</column>
<column name="MASTER_blk_n_B">9, 2, 1, 2</column>
<column name="MASTER_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_phi_mux_p_0_phi_fu_122_p4">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_MASTER_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_MASTER_WREADY">9, 2, 1, 2</column>
<column name="memAddr_reg_107">9, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MASTER_addr_reg_189">30, 0, 32, 2</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_reg_ioackin_MASTER_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_MASTER_WREADY">1, 0, 1, 0</column>
<column name="memAddr_reg_107">18, 0, 18, 0</column>
<column name="p_0_reg_118">1, 0, 1, 0</column>
<column name="size_read_reg_183">32, 0, 32, 0</column>
<column name="tmp_1_reg_200">1, 0, 1, 0</column>
<column name="tmp_reg_195">8, 0, 32, 24</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, setMem, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, setMem, return value</column>
<column name="m_axi_MASTER_AWVALID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWREADY">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWADDR">out, 32, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWLEN">out, 8, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWSIZE">out, 3, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWBURST">out, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWLOCK">out, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWCACHE">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWPROT">out, 3, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWQOS">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWREGION">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_AWUSER">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WVALID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WREADY">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WDATA">out, 32, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WSTRB">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WLAST">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_WUSER">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARVALID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARREADY">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARADDR">out, 32, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARID">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARLEN">out, 8, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARSIZE">out, 3, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARBURST">out, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARLOCK">out, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARCACHE">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARPROT">out, 3, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARQOS">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARREGION">out, 4, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_ARUSER">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RVALID">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RREADY">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RDATA">in, 32, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RLAST">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RID">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RUSER">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_RRESP">in, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_BVALID">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_BREADY">out, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_BRESP">in, 2, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_BID">in, 1, m_axi, MASTER, pointer</column>
<column name="m_axi_MASTER_BUSER">in, 1, m_axi, MASTER, pointer</column>
</table>
</item>
</section>
</profile>
