Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Sun Dec 10 13:15:39 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------------------------------------------------------------------------+
| Topcell | HandshakeSynchronizer                                                                                                 |
| Format  | Verilog                                                                                                               |
| Source  | X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\B\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.vm |
+---------+-----------------------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 37   | 12084 | 0.31       |
| DFF                       | 43   | 12084 | 0.36       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 20   | 84    | 23.81      |
| -- Single-ended I/O       | 20   | 84    | 23.81      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 3    | 8     | 37.50      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 37   | 43  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 37   | 43  |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 8      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 16           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  4    |  16    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------+
| Fanout | Type    | Name                               |
+--------+---------+------------------------------------+
| 43     | INT_NET | Net   : reset_c                    |
|        |         | Driver: reset_ibuf_RNI8255/U0_RGB1 |
|        |         | Source: NETLIST                    |
| 22     | INT_NET | Net   : clkB_c                     |
|        |         | Driver: clkB_ibuf_RNI14F7/U0_RGB1  |
|        |         | Source: NETLIST                    |
| 21     | INT_NET | Net   : clkA_c                     |
|        |         | Driver: clkA_ibuf_RNI0V4D/U0_RGB1  |
|        |         | Source: NETLIST                    |
+--------+---------+------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------+
| Fanout | Type    | Name                         |
+--------+---------+------------------------------+
| 14     | INT_NET | Net   : counte_c             |
|        |         | Driver: enable_ibuf          |
| 9      | INT_NET | Net   : U1/N_21_i_Z          |
|        |         | Driver: U1/N_21_i            |
| 8      | INT_NET | Net   : Dout4_Z              |
|        |         | Driver: Dout4                |
| 8      | INT_NET | Net   : U0/N_22_i            |
|        |         | Driver: U0/state_RNIOOF31[1] |
| 8      | INT_NET | Net   : U0/data_out7_0_a2_Z  |
|        |         | Driver: U0/data_out7_0_a2    |
| 8      | INT_NET | Net   : U1/state_4_d         |
|        |         | Driver: U1/state_s0_0_a4     |
| 6      | INT_NET | Net   : U1/state_Z[0]        |
|        |         | Driver: U1/state[0]          |
| 5      | INT_NET | Net   : U0.ack               |
|        |         | Driver: ack_source           |
| 5      | INT_NET | Net   : U1.req               |
|        |         | Driver: req_sink             |
| 5      | INT_NET | Net   : U0/state_Z[0]        |
|        |         | Driver: U0/state[0]          |
+--------+---------+------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------+
| Fanout | Type    | Name                         |
+--------+---------+------------------------------+
| 14     | INT_NET | Net   : counte_c             |
|        |         | Driver: enable_ibuf          |
| 9      | INT_NET | Net   : U1/N_21_i_Z          |
|        |         | Driver: U1/N_21_i            |
| 8      | INT_NET | Net   : Dout4_Z              |
|        |         | Driver: Dout4                |
| 8      | INT_NET | Net   : U0/N_22_i            |
|        |         | Driver: U0/state_RNIOOF31[1] |
| 8      | INT_NET | Net   : U0/data_out7_0_a2_Z  |
|        |         | Driver: U0/data_out7_0_a2    |
| 8      | INT_NET | Net   : U1/state_4_d         |
|        |         | Driver: U1/state_s0_0_a4     |
| 6      | INT_NET | Net   : U1/state_Z[0]        |
|        |         | Driver: U1/state[0]          |
| 5      | INT_NET | Net   : U0.ack               |
|        |         | Driver: ack_source           |
| 5      | INT_NET | Net   : U1.req               |
|        |         | Driver: req_sink             |
| 5      | INT_NET | Net   : U0/state_Z[0]        |
|        |         | Driver: U0/state[0]          |
+--------+---------+------------------------------+

