
*** Running vivado
    with args -log vga_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_example.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_example.tcl -notrace
Command: synth_design -top vga_example -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 370.023 ; gain = 98.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_example' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:16]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:45]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:45]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
WARNING: [Synth 8-3848] Net rgb_out in module/entity vga_timing does not have driver. [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (7#1) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_timing.v:13]
WARNING: [Synth 8-350] instance 'my_timing' of module 'vga_timing' requires 3 connections, but only 2 given [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:72]
INFO: [Synth 8-6157] synthesizing module 'draw_background' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:24]
INFO: [Synth 8-6155] done synthesizing module 'draw_background' (8#1) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:24]
WARNING: [Synth 8-689] width (22) of port connection 'address' does not match port width (20) of module 'draw_background' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:81]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:23]
	Parameter x_pos bound to: 50 - type: integer 
	Parameter y_pos bound to: 100 - type: integer 
	Parameter width bound to: 100 - type: integer 
	Parameter height bound to: 50 - type: integer 
	Parameter color bound to: 12'b111111111111 
	Parameter color2 bound to: 12'b000000001111 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:60]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (9#1) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:23]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:23]
INFO: [Synth 8-3876] $readmem data file 'image_rom.data' is read successfully [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:32]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (10#1) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/start_screen.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'address' does not match port width (20) of module 'start_screen' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:94]
WARNING: [Synth 8-689] width (4) of port connection 'rgb' does not match port width (8) of module 'start_screen' [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:96]
INFO: [Synth 8-6155] done synthesizing module 'vga_example' (11#1) [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:16]
WARNING: [Synth 8-3331] design start_screen has unconnected port clk
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[33]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[32]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[31]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[30]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[29]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[28]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[27]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[26]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[25]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[24]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[23]
WARNING: [Synth 8-3331] design draw_background has unconnected port vga_in[22]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[33]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[32]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[31]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[30]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[29]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[28]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[27]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[26]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[25]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[24]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[23]
WARNING: [Synth 8-3331] design vga_timing has unconnected port vga_out[22]
WARNING: [Synth 8-3331] design vga_example has unconnected port ps2_data
WARNING: [Synth 8-3331] design vga_example has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.848 ; gain = 240.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.848 ; gain = 240.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.848 ; gain = 240.090
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Parsing XDC File [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 819.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.227 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.227 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myClk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myClk/inst. (constraint file  C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.227 ; gain = 547.469
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rgb_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 827.070 ; gain = 555.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |rom                    |           1|     65520|
|3     |vga_example__GC0       |           1|       711|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_example 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module draw_background 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module draw_rect 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element my_rect/vcount_out_reg was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:45]
WARNING: [Synth 8-6014] Unused sequential element my_rect/hcount_out_reg was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:45]
WARNING: [Synth 8-6014] Unused sequential element my_rect/vblnk_out_reg was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:45]
WARNING: [Synth 8-6014] Unused sequential element my_rect/hblnk_out_reg was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_rect.v:45]
INFO: [Synth 8-5546] ROM "my_timing/hblnk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_timing/hsync_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:46]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v:46]
DSP Report: Generating DSP my_background/address0, operation Mode is: C'+A2*(B:0x190).
DSP Report: register A is absorbed into DSP my_background/address0.
DSP Report: register C is absorbed into DSP my_background/address0.
DSP Report: operator my_background/address0 is absorbed into DSP my_background/address0.
DSP Report: operator my_background/address1 is absorbed into DSP my_background/address0.
WARNING: [Synth 8-3331] design vga_example has unconnected port ps2_data
WARNING: [Synth 8-3331] design vga_example has unconnected port ps2_clk
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[0]' (FD) to 'i_0/my_background/rgb_merge_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[1]' (FD) to 'i_0/my_background/rgb_merge_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[2]' (FD) to 'i_0/my_background/rgb_merge_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[3]' (FD) to 'i_0/my_background/rgb_merge_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[4]' (FD) to 'i_0/my_background/rgb_merge_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[5]' (FD) to 'i_0/my_background/rgb_merge_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[6]' (FD) to 'i_0/my_background/rgb_merge_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/my_background/rgb_merge_reg[7]' (FD) to 'i_0/my_background/rgb_merge_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 827.070 ; gain = 555.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|start_screen | p_0_out    | 131072x16     | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_example | C'+A2*(B:0x190) | 10     | 9      | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |rom                    |           1|      4607|
|3     |vga_example__GC0       |           1|       460|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 905.223 ; gain = 633.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 966.844 ; gain = 695.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |vga_example_GT0        |           1|      5066|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vga_example | vs_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vga_example | hs_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |     1|
|3     |DSP48E1    |     1|
|4     |LUT1       |     2|
|5     |LUT2       |    23|
|6     |LUT3       |    26|
|7     |LUT4       |    57|
|8     |LUT5       |   321|
|9     |LUT6       |  1723|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   445|
|12    |MUXF8      |    37|
|13    |ODDR       |     1|
|14    |SRL16E     |     2|
|15    |FDRE       |    82|
|16    |FDSE       |    24|
|17    |IBUF       |     1|
|18    |OBUF       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  2765|
|2     |  myClk         |clk_wiz_0         |     5|
|3     |    inst        |clk_wiz_0_clk_wiz |     5|
|4     |  my_background |draw_background   |  1130|
|5     |  my_rect       |draw_rect         |    22|
|6     |  my_screen     |start_screen      |  1469|
|7     |  my_timing     |vga_timing        |   109|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 985.875 ; gain = 714.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 985.875 ; gain = 406.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 985.875 ; gain = 714.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 985.875 ; gain = 725.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/project_1/project_1.runs/synth_1/vga_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_example_utilization_synth.rpt -pb vga_example_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 985.875 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 21:47:42 2018...
