
L476_LoPoSo_Low_power.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028d4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002a5c  08002a5c  00003a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002aa4  08002aa4  00004004  2**0
                  CONTENTS
  4 .ARM          00000000  08002aa4  08002aa4  00004004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002aa4  08002aa4  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002aa4  08002aa4  00003aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002aa8  08002aa8  00003aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002aac  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000004  08002ab0  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08002ab0  00004030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000084e2  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019fd  00000000  00000000  0000c516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  0000df18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a3  00000000  00000000  0000e820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000203e6  00000000  00000000  0000eec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008042  00000000  00000000  0002f2a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b04ff  00000000  00000000  000372eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e77ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002348  00000000  00000000  000e7830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000e9b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002a44 	.word	0x08002a44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002a44 	.word	0x08002a44

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	6039      	str	r1, [r7, #0]
 800020e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	2b00      	cmp	r3, #0
 8000216:	db0a      	blt.n	800022e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	b2da      	uxtb	r2, r3
 800021c:	490c      	ldr	r1, [pc, #48]	@ (8000250 <__NVIC_SetPriority+0x4c>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800022c:	e00a      	b.n	8000244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	b2da      	uxtb	r2, r3
 8000232:	4908      	ldr	r1, [pc, #32]	@ (8000254 <__NVIC_SetPriority+0x50>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	3b04      	subs	r3, #4
 800023c:	0112      	lsls	r2, r2, #4
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	440b      	add	r3, r1
 8000242:	761a      	strb	r2, [r3, #24]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800025c:	4b05      	ldr	r3, [pc, #20]	@ (8000274 <LL_LPM_EnableSleep+0x1c>)
 800025e:	691b      	ldr	r3, [r3, #16]
 8000260:	4a04      	ldr	r2, [pc, #16]	@ (8000274 <LL_LPM_EnableSleep+0x1c>)
 8000262:	f023 0304 	bic.w	r3, r3, #4
 8000266:	6113      	str	r3, [r2, #16]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	e000ed00 	.word	0xe000ed00

08000278 <INIT_RCC>:
//#include "stm32l4xx_hal.h"

void PWM_50Hz(void);

void INIT_RCC()
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN;
 800027c:	4b1a      	ldr	r3, [pc, #104]	@ (80002e8 <INIT_RCC+0x70>)
 800027e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000280:	4a19      	ldr	r2, [pc, #100]	@ (80002e8 <INIT_RCC+0x70>)
 8000282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000286:	6593      	str	r3, [r2, #88]	@ 0x58
  PWR->CR1 |= PWR_CR1_DBP; // enable writing
 8000288:	4b18      	ldr	r3, [pc, #96]	@ (80002ec <INIT_RCC+0x74>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a17      	ldr	r2, [pc, #92]	@ (80002ec <INIT_RCC+0x74>)
 800028e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000292:	6013      	str	r3, [r2, #0]
  RCC->BDCR |=RCC_BDCR_LSEON;
 8000294:	4b14      	ldr	r3, [pc, #80]	@ (80002e8 <INIT_RCC+0x70>)
 8000296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800029a:	4a13      	ldr	r2, [pc, #76]	@ (80002e8 <INIT_RCC+0x70>)
 800029c:	f043 0301 	orr.w	r3, r3, #1
 80002a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  RCC->BDCR &= ~RCC_BDCR_RTCSEL;
 80002a4:	4b10      	ldr	r3, [pc, #64]	@ (80002e8 <INIT_RCC+0x70>)
 80002a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80002aa:	4a0f      	ldr	r2, [pc, #60]	@ (80002e8 <INIT_RCC+0x70>)
 80002ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80002b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  RCC->BDCR |= RCC_BDCR_RTCSEL_0;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	@ (80002e8 <INIT_RCC+0x70>)
 80002b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80002ba:	4a0b      	ldr	r2, [pc, #44]	@ (80002e8 <INIT_RCC+0x70>)
 80002bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  RCC->BDCR|= RCC_BDCR_RTCEN;
 80002c4:	4b08      	ldr	r3, [pc, #32]	@ (80002e8 <INIT_RCC+0x70>)
 80002c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80002ca:	4a07      	ldr	r2, [pc, #28]	@ (80002e8 <INIT_RCC+0x70>)
 80002cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  PWR->CR1 |= PWR_CR1_VOS_0 ;//mode voltage scaling
 80002d4:	4b05      	ldr	r3, [pc, #20]	@ (80002ec <INIT_RCC+0x74>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <INIT_RCC+0x74>)
 80002da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002de:	6013      	str	r3, [r2, #0]
  PWM_50Hz();
 80002e0:	f000 fa88 	bl	80007f4 <PWM_50Hz>

}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40021000 	.word	0x40021000
 80002ec:	40007000 	.word	0x40007000

080002f0 <expe1_blue_mode>:

void expe1_blue_mode()
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80002f4:	4b26      	ldr	r3, [pc, #152]	@ (8000390 <expe1_blue_mode+0xa0>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a25      	ldr	r2, [pc, #148]	@ (8000390 <expe1_blue_mode+0xa0>)
 80002fa:	f023 0307 	bic.w	r3, r3, #7
 80002fe:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_4WS;// flash latency 4
 8000300:	4b23      	ldr	r3, [pc, #140]	@ (8000390 <expe1_blue_mode+0xa0>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a22      	ldr	r2, [pc, #136]	@ (8000390 <expe1_blue_mode+0xa0>)
 8000306:	f043 0304 	orr.w	r3, r3, #4
 800030a:	6013      	str	r3, [r2, #0]

	 RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 800030c:	4b21      	ldr	r3, [pc, #132]	@ (8000394 <expe1_blue_mode+0xa4>)
 800030e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000310:	4a20      	ldr	r2, [pc, #128]	@ (8000394 <expe1_blue_mode+0xa4>)
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6593      	str	r3, [r2, #88]	@ 0x58

	    // Reset TIM2 configuration
	 TIM2->CR1 = 0;        // Reset Control Register 1
 8000318:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
	 TIM2->CR2 = 0;        // Reset Control Register 2
 8000320:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000324:	2200      	movs	r2, #0
 8000326:	605a      	str	r2, [r3, #4]
	 TIM2->DIER = 0;       // Disable interrupts
 8000328:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800032c:	2200      	movs	r2, #0
 800032e:	60da      	str	r2, [r3, #12]
	 TIM2->SR = 0;         // Clear status register
 8000330:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000334:	2200      	movs	r2, #0
 8000336:	611a      	str	r2, [r3, #16]

	 TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 8000338:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800033c:	f240 128f 	movw	r2, #399	@ 0x18f
 8000340:	629a      	str	r2, [r3, #40]	@ 0x28
	 TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 8000342:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000346:	2263      	movs	r2, #99	@ 0x63
 8000348:	62da      	str	r2, [r3, #44]	@ 0x2c

	 // Enable Update Interrupt
	 TIM2->DIER |= TIM_DIER_UIE;
 800034a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800034e:	68db      	ldr	r3, [r3, #12]
 8000350:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000354:	f043 0301 	orr.w	r3, r3, #1
 8000358:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	 TIM2->CR1 |= TIM_CR1_CEN;
 800035a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000364:	f043 0301 	orr.w	r3, r3, #1
 8000368:	6013      	str	r3, [r2, #0]

	 // Configure NVIC for TIM2 Interrupt
	 NVIC_SetPriority(TIM2_IRQn, 0); // Highest priority
 800036a:	2100      	movs	r1, #0
 800036c:	201c      	movs	r0, #28
 800036e:	f7ff ff49 	bl	8000204 <__NVIC_SetPriority>
	 NVIC_EnableIRQ(TIM2_IRQn);
 8000372:	201c      	movs	r0, #28
 8000374:	f7ff ff28 	bl	80001c8 <__NVIC_EnableIRQ>

	NVIC_SetPriority(TIM2_IRQn, 0);
 8000378:	2100      	movs	r1, #0
 800037a:	201c      	movs	r0, #28
 800037c:	f7ff ff42 	bl	8000204 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000380:	201c      	movs	r0, #28
 8000382:	f7ff ff21 	bl	80001c8 <__NVIC_EnableIRQ>

	LL_LPM_EnableSleep();
 8000386:	f7ff ff67 	bl	8000258 <LL_LPM_EnableSleep>
	__WFI();//wait for interrupt
 800038a:	bf30      	wfi

}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40022000 	.word	0x40022000
 8000394:	40021000 	.word	0x40021000

08000398 <expe2>:

void expe2()
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	//RCC->CFGR &= ~RCC_CFGR_SW; //HSI for system clock
	//while((RCC->CFGR & RCC_CFGR_SWS) != 0){}
	RCC->CR &= RCC_CR_MSION; // MSI ON
 800039c:	4b1a      	ldr	r3, [pc, #104]	@ (8000408 <expe2+0x70>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a19      	ldr	r2, [pc, #100]	@ (8000408 <expe2+0x70>)
 80003a2:	f003 0301 	and.w	r3, r3, #1
 80003a6:	6013      	str	r3, [r2, #0]
	//while(RCC->CR & RCC_CR_MSIRDY){}
	RCC->CR &= ~RCC_CR_MSIRANGE;
 80003a8:	4b17      	ldr	r3, [pc, #92]	@ (8000408 <expe2+0x70>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4a16      	ldr	r2, [pc, #88]	@ (8000408 <expe2+0x70>)
 80003ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80003b2:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_MSIRANGE_9;// Set MSI speed to 24MHz
 80003b4:	4b14      	ldr	r3, [pc, #80]	@ (8000408 <expe2+0x70>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a13      	ldr	r2, [pc, #76]	@ (8000408 <expe2+0x70>)
 80003ba:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80003be:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~RCC_CFGR_SW; // Clear SW bits
 80003c0:	4b11      	ldr	r3, [pc, #68]	@ (8000408 <expe2+0x70>)
 80003c2:	689b      	ldr	r3, [r3, #8]
 80003c4:	4a10      	ldr	r2, [pc, #64]	@ (8000408 <expe2+0x70>)
 80003c6:	f023 0303 	bic.w	r3, r3, #3
 80003ca:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_MSI; // Select MSI as system clock
 80003cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000408 <expe2+0x70>)
 80003ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000408 <expe2+0x70>)
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=RCC_CFGR_SWS_MSI; // MSI used as system clock
 80003d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000408 <expe2+0x70>)
 80003d6:	4a0c      	ldr	r2, [pc, #48]	@ (8000408 <expe2+0x70>)
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	6093      	str	r3, [r2, #8]
	RCC->CR &= ~RCC_CR_PLLON; // PLL OFF
 80003dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000408 <expe2+0x70>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a09      	ldr	r2, [pc, #36]	@ (8000408 <expe2+0x70>)
 80003e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003e6:	6013      	str	r3, [r2, #0]
	//while(RCC->CR & RCC_CR_PLLRDY){}
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <expe2+0x74>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a07      	ldr	r2, [pc, #28]	@ (800040c <expe2+0x74>)
 80003ee:	f023 0307 	bic.w	r3, r3, #7
 80003f2:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_1WS;// flash latency 1
 80003f4:	4b05      	ldr	r3, [pc, #20]	@ (800040c <expe2+0x74>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4a04      	ldr	r2, [pc, #16]	@ (800040c <expe2+0x74>)
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6013      	str	r3, [r2, #0]

	PWM_50Hz();
 8000400:	f000 f9f8 	bl	80007f4 <PWM_50Hz>





}
 8000404:	bf00      	nop
 8000406:	bd80      	pop	{r7, pc}
 8000408:	40021000 	.word	0x40021000
 800040c:	40022000 	.word	0x40022000

08000410 <expe2_blue_mode>:

void expe2_blue_mode()
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
	RCC->BDCR |= RCC_BDCR_LSEON; //LSE EN
 8000414:	4b09      	ldr	r3, [pc, #36]	@ (800043c <expe2_blue_mode+0x2c>)
 8000416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800041a:	4a08      	ldr	r2, [pc, #32]	@ (800043c <expe2_blue_mode+0x2c>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
	//while(!(RCC->BDCR & RCC_BDCR_LSERDY));
	RCC->CR |= RCC_CR_MSIPLLEN; // Sync MSI on LSE
 8000424:	4b05      	ldr	r3, [pc, #20]	@ (800043c <expe2_blue_mode+0x2c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a04      	ldr	r2, [pc, #16]	@ (800043c <expe2_blue_mode+0x2c>)
 800042a:	f043 0304 	orr.w	r3, r3, #4
 800042e:	6013      	str	r3, [r2, #0]


}
 8000430:	bf00      	nop
 8000432:	46bd      	mov	sp, r7
 8000434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000

08000440 <expe3>:

void expe3()
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

	RCC->CR &= RCC_CR_MSION; // MSI ON
 8000444:	4b1e      	ldr	r3, [pc, #120]	@ (80004c0 <expe3+0x80>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a1d      	ldr	r2, [pc, #116]	@ (80004c0 <expe3+0x80>)
 800044a:	f003 0301 	and.w	r3, r3, #1
 800044e:	6013      	str	r3, [r2, #0]
	//while(RCC->CR & RCC_CR_MSIRDY){}
	RCC->CR &= ~RCC_CR_MSIRANGE;
 8000450:	4b1b      	ldr	r3, [pc, #108]	@ (80004c0 <expe3+0x80>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a1a      	ldr	r2, [pc, #104]	@ (80004c0 <expe3+0x80>)
 8000456:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800045a:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_MSIRANGE_9;// Set MSI speed to 24MHz
 800045c:	4b18      	ldr	r3, [pc, #96]	@ (80004c0 <expe3+0x80>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a17      	ldr	r2, [pc, #92]	@ (80004c0 <expe3+0x80>)
 8000462:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8000466:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~RCC_CFGR_SW; // Clear SW bits
 8000468:	4b15      	ldr	r3, [pc, #84]	@ (80004c0 <expe3+0x80>)
 800046a:	689b      	ldr	r3, [r3, #8]
 800046c:	4a14      	ldr	r2, [pc, #80]	@ (80004c0 <expe3+0x80>)
 800046e:	f023 0303 	bic.w	r3, r3, #3
 8000472:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_MSI; // Select MSI as system clock
 8000474:	4b12      	ldr	r3, [pc, #72]	@ (80004c0 <expe3+0x80>)
 8000476:	4a12      	ldr	r2, [pc, #72]	@ (80004c0 <expe3+0x80>)
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=RCC_CFGR_SWS_MSI; // MSI used as system clock
 800047c:	4b10      	ldr	r3, [pc, #64]	@ (80004c0 <expe3+0x80>)
 800047e:	4a10      	ldr	r2, [pc, #64]	@ (80004c0 <expe3+0x80>)
 8000480:	689b      	ldr	r3, [r3, #8]
 8000482:	6093      	str	r3, [r2, #8]
	RCC->CR &= ~RCC_CR_PLLON; // PLL OFF
 8000484:	4b0e      	ldr	r3, [pc, #56]	@ (80004c0 <expe3+0x80>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a0d      	ldr	r2, [pc, #52]	@ (80004c0 <expe3+0x80>)
 800048a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800048e:	6013      	str	r3, [r2, #0]
	//while(RCC->CR & RCC_CR_PLLRDY){}
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000490:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <expe3+0x84>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a0b      	ldr	r2, [pc, #44]	@ (80004c4 <expe3+0x84>)
 8000496:	f023 0307 	bic.w	r3, r3, #7
 800049a:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_3WS; //flash latency 3
 800049c:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <expe3+0x84>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a08      	ldr	r2, [pc, #32]	@ (80004c4 <expe3+0x84>)
 80004a2:	f043 0303 	orr.w	r3, r3, #3
 80004a6:	6013      	str	r3, [r2, #0]
	PWR->CR1 |= PWR_CR1_VOS_1 ;//mode voltage scaling one (partially degraded)
 80004a8:	4b07      	ldr	r3, [pc, #28]	@ (80004c8 <expe3+0x88>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a06      	ldr	r2, [pc, #24]	@ (80004c8 <expe3+0x88>)
 80004ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004b2:	6013      	str	r3, [r2, #0]

}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40022000 	.word	0x40022000
 80004c8:	40007000 	.word	0x40007000

080004cc <expe3_blue_mode>:

void expe3_blue_mode()
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80004d0:	4b26      	ldr	r3, [pc, #152]	@ (800056c <expe3_blue_mode+0xa0>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a25      	ldr	r2, [pc, #148]	@ (800056c <expe3_blue_mode+0xa0>)
 80004d6:	f023 0307 	bic.w	r3, r3, #7
 80004da:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_4WS;// flash latency 4
 80004dc:	4b23      	ldr	r3, [pc, #140]	@ (800056c <expe3_blue_mode+0xa0>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a22      	ldr	r2, [pc, #136]	@ (800056c <expe3_blue_mode+0xa0>)
 80004e2:	f043 0304 	orr.w	r3, r3, #4
 80004e6:	6013      	str	r3, [r2, #0]

	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80004e8:	4b21      	ldr	r3, [pc, #132]	@ (8000570 <expe3_blue_mode+0xa4>)
 80004ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ec:	4a20      	ldr	r2, [pc, #128]	@ (8000570 <expe3_blue_mode+0xa4>)
 80004ee:	f043 0301 	orr.w	r3, r3, #1
 80004f2:	6593      	str	r3, [r2, #88]	@ 0x58

	// Reset TIM2 configuration
	TIM2->CR1 = 0;        // Reset Control Register 1
 80004f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
	TIM2->CR2 = 0;        // Reset Control Register 2
 80004fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000500:	2200      	movs	r2, #0
 8000502:	605a      	str	r2, [r3, #4]
	TIM2->DIER = 0;       // Disable interrupts
 8000504:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000508:	2200      	movs	r2, #0
 800050a:	60da      	str	r2, [r3, #12]
	TIM2->SR = 0;         // Clear status register
 800050c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000510:	2200      	movs	r2, #0
 8000512:	611a      	str	r2, [r3, #16]

    TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 8000514:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000518:	f240 128f 	movw	r2, #399	@ 0x18f
 800051c:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 800051e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000522:	2263      	movs	r2, #99	@ 0x63
 8000524:	62da      	str	r2, [r3, #44]	@ 0x2c

		 // Enable Update Interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 8000526:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 8000536:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6013      	str	r3, [r2, #0]

	// Configure NVIC for TIM2 Interrupt
	NVIC_SetPriority(TIM2_IRQn, 0); // Highest priority
 8000546:	2100      	movs	r1, #0
 8000548:	201c      	movs	r0, #28
 800054a:	f7ff fe5b 	bl	8000204 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 800054e:	201c      	movs	r0, #28
 8000550:	f7ff fe3a 	bl	80001c8 <__NVIC_EnableIRQ>

	NVIC_SetPriority(TIM2_IRQn, 0);
 8000554:	2100      	movs	r1, #0
 8000556:	201c      	movs	r0, #28
 8000558:	f7ff fe54 	bl	8000204 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 800055c:	201c      	movs	r0, #28
 800055e:	f7ff fe33 	bl	80001c8 <__NVIC_EnableIRQ>

	LL_LPM_EnableSleep();
 8000562:	f7ff fe79 	bl	8000258 <LL_LPM_EnableSleep>
	__WFI();
 8000566:	bf30      	wfi
}
 8000568:	bf00      	nop
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40022000 	.word	0x40022000
 8000570:	40021000 	.word	0x40021000

08000574 <expe4>:

void expe4()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
	    RCC->CR &= RCC_CR_MSION; // MSI ON
 8000578:	4b1d      	ldr	r3, [pc, #116]	@ (80005f0 <expe4+0x7c>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a1c      	ldr	r2, [pc, #112]	@ (80005f0 <expe4+0x7c>)
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	6013      	str	r3, [r2, #0]
		//while(RCC->CR & RCC_CR_MSIRDY){}
		RCC->CR &= ~RCC_CR_MSIRANGE;
 8000584:	4b1a      	ldr	r3, [pc, #104]	@ (80005f0 <expe4+0x7c>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a19      	ldr	r2, [pc, #100]	@ (80005f0 <expe4+0x7c>)
 800058a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800058e:	6013      	str	r3, [r2, #0]
		RCC->CR |= RCC_CR_MSIRANGE_9;// Set MSI speed to 24MHz
 8000590:	4b17      	ldr	r3, [pc, #92]	@ (80005f0 <expe4+0x7c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a16      	ldr	r2, [pc, #88]	@ (80005f0 <expe4+0x7c>)
 8000596:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800059a:	6013      	str	r3, [r2, #0]
		RCC->CFGR &= ~RCC_CFGR_SW; // Clear SW bits
 800059c:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <expe4+0x7c>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	4a13      	ldr	r2, [pc, #76]	@ (80005f0 <expe4+0x7c>)
 80005a2:	f023 0303 	bic.w	r3, r3, #3
 80005a6:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_SW_MSI; // Select MSI as system clock
 80005a8:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <expe4+0x7c>)
 80005aa:	4a11      	ldr	r2, [pc, #68]	@ (80005f0 <expe4+0x7c>)
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=RCC_CFGR_SWS_MSI; // MSI used as system clock
 80005b0:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <expe4+0x7c>)
 80005b2:	4a0f      	ldr	r2, [pc, #60]	@ (80005f0 <expe4+0x7c>)
 80005b4:	689b      	ldr	r3, [r3, #8]
 80005b6:	6093      	str	r3, [r2, #8]
		RCC->CR &= ~RCC_CR_PLLON; // PLL OFF
 80005b8:	4b0d      	ldr	r3, [pc, #52]	@ (80005f0 <expe4+0x7c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0c      	ldr	r2, [pc, #48]	@ (80005f0 <expe4+0x7c>)
 80005be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80005c2:	6013      	str	r3, [r2, #0]
		//while(RCC->CR & RCC_CR_PLLRDY){}
		FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80005c4:	4b0b      	ldr	r3, [pc, #44]	@ (80005f4 <expe4+0x80>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a0a      	ldr	r2, [pc, #40]	@ (80005f4 <expe4+0x80>)
 80005ca:	f023 0307 	bic.w	r3, r3, #7
 80005ce:	6013      	str	r3, [r2, #0]
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;// flash latency 1
 80005d0:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <expe4+0x80>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a07      	ldr	r2, [pc, #28]	@ (80005f4 <expe4+0x80>)
 80005d6:	f043 0303 	orr.w	r3, r3, #3
 80005da:	6013      	str	r3, [r2, #0]
		PWR->CR1 |= PWR_CR1_VOS_1 ;//mode voltage scaling one (partially degraded)
 80005dc:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <expe4+0x84>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a05      	ldr	r2, [pc, #20]	@ (80005f8 <expe4+0x84>)
 80005e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005e6:	6013      	str	r3, [r2, #0]
		PWM_50Hz();
 80005e8:	f000 f904 	bl	80007f4 <PWM_50Hz>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40022000 	.word	0x40022000
 80005f8:	40007000 	.word	0x40007000

080005fc <expe5>:
void expe5()
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	    RCC->CR &= RCC_CR_MSION; // MSI ON
 8000600:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <expe5+0xb0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a29      	ldr	r2, [pc, #164]	@ (80006ac <expe5+0xb0>)
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	6013      	str	r3, [r2, #0]
		//while(RCC->CR & RCC_CR_MSIRDY){}
		RCC->CR &= ~RCC_CR_MSIRANGE;
 800060c:	4b27      	ldr	r3, [pc, #156]	@ (80006ac <expe5+0xb0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a26      	ldr	r2, [pc, #152]	@ (80006ac <expe5+0xb0>)
 8000612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000616:	6013      	str	r3, [r2, #0]
		RCC->CR |= RCC_CR_MSIRANGE_9;// Set MSI speed to 24MHz
 8000618:	4b24      	ldr	r3, [pc, #144]	@ (80006ac <expe5+0xb0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a23      	ldr	r2, [pc, #140]	@ (80006ac <expe5+0xb0>)
 800061e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8000622:	6013      	str	r3, [r2, #0]
		RCC->CFGR &= ~RCC_CFGR_SW; // Clear SW bits
 8000624:	4b21      	ldr	r3, [pc, #132]	@ (80006ac <expe5+0xb0>)
 8000626:	689b      	ldr	r3, [r3, #8]
 8000628:	4a20      	ldr	r2, [pc, #128]	@ (80006ac <expe5+0xb0>)
 800062a:	f023 0303 	bic.w	r3, r3, #3
 800062e:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_SW_MSI; // Select MSI as system clock
 8000630:	4b1e      	ldr	r3, [pc, #120]	@ (80006ac <expe5+0xb0>)
 8000632:	4a1e      	ldr	r2, [pc, #120]	@ (80006ac <expe5+0xb0>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=RCC_CFGR_SWS_MSI; // MSI used as system clock
 8000638:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <expe5+0xb0>)
 800063a:	4a1c      	ldr	r2, [pc, #112]	@ (80006ac <expe5+0xb0>)
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	6093      	str	r3, [r2, #8]
		RCC->CR &= ~RCC_CR_PLLON; // PLL OFF
 8000640:	4b1a      	ldr	r3, [pc, #104]	@ (80006ac <expe5+0xb0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a19      	ldr	r2, [pc, #100]	@ (80006ac <expe5+0xb0>)
 8000646:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800064a:	6013      	str	r3, [r2, #0]
		//while(RCC->CR & RCC_CR_PLLRDY){}
		FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800064c:	4b18      	ldr	r3, [pc, #96]	@ (80006b0 <expe5+0xb4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a17      	ldr	r2, [pc, #92]	@ (80006b0 <expe5+0xb4>)
 8000652:	f023 0307 	bic.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;// flash latency 1
 8000658:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <expe5+0xb4>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a14      	ldr	r2, [pc, #80]	@ (80006b0 <expe5+0xb4>)
 800065e:	f043 0303 	orr.w	r3, r3, #3
 8000662:	6013      	str	r3, [r2, #0]
		PWR->CR1 |= PWR_CR1_VOS_1 ;//mode voltage scaling one (partially degraded)
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <expe5+0xb8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <expe5+0xb8>)
 800066a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800066e:	6013      	str	r3, [r2, #0]
		RCC->BDCR |= RCC_BDCR_LSEON; //LSE EN
 8000670:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <expe5+0xb0>)
 8000672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000676:	4a0d      	ldr	r2, [pc, #52]	@ (80006ac <expe5+0xb0>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
		//while(!(RCC->BDCR & RCC_BDCR_LSERDY));
		RCC->CR |= RCC_CR_MSIPLLEN; // Sync MSI on LSE
 8000680:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <expe5+0xb0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <expe5+0xb0>)
 8000686:	f043 0304 	orr.w	r3, r3, #4
 800068a:	6013      	str	r3, [r2, #0]
		FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800068c:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <expe5+0xb4>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <expe5+0xb4>)
 8000692:	f023 0307 	bic.w	r3, r3, #7
 8000696:	6013      	str	r3, [r2, #0]
		FLASH->ACR |= FLASH_ACR_LATENCY_4WS;// flash latency 4
 8000698:	4b05      	ldr	r3, [pc, #20]	@ (80006b0 <expe5+0xb4>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a04      	ldr	r2, [pc, #16]	@ (80006b0 <expe5+0xb4>)
 800069e:	f043 0304 	orr.w	r3, r3, #4
 80006a2:	6013      	str	r3, [r2, #0]
		LL_LPM_EnableSleep();
 80006a4:	f7ff fdd8 	bl	8000258 <LL_LPM_EnableSleep>
		//__WFI();//wait for interrupt

}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40022000 	.word	0x40022000
 80006b4:	40007000 	.word	0x40007000

080006b8 <expe5_blue_mode>:

void expe5_blue_mode(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0



		    //Config RTC ---------------------------------------------------------------------------------
		      // Activer l'accès aux registres sauvegardés
		      RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN; // Activer l'horloge pour PWR
 80006bc:	4b46      	ldr	r3, [pc, #280]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006c0:	4a45      	ldr	r2, [pc, #276]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c6:	6593      	str	r3, [r2, #88]	@ 0x58
		      PWR->CR1 |= PWR_CR1_DBP;             // Activer l'accès aux registres sauvegardés
 80006c8:	4b44      	ldr	r3, [pc, #272]	@ (80007dc <expe5_blue_mode+0x124>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a43      	ldr	r2, [pc, #268]	@ (80007dc <expe5_blue_mode+0x124>)
 80006ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006d2:	6013      	str	r3, [r2, #0]
		      // Activer LSE (oscillateur 32.768 kHz)
		      RCC->BDCR |= RCC_BDCR_LSEON;
 80006d4:	4b40      	ldr	r3, [pc, #256]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006da:	4a3f      	ldr	r2, [pc, #252]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
		      while (!(RCC->BDCR & RCC_BDCR_LSERDY)); // Attendre que LSE soit prêt
 80006e4:	bf00      	nop
 80006e6:	4b3c      	ldr	r3, [pc, #240]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006ec:	f003 0302 	and.w	r3, r3, #2
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d0f8      	beq.n	80006e6 <expe5_blue_mode+0x2e>
		      // Sélectionner LSE comme source d'horloge pour le RTC
		      RCC->BDCR |= RCC_BDCR_RTCSEL_Msk;
 80006f4:	4b38      	ldr	r3, [pc, #224]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006fa:	4a37      	ldr	r2, [pc, #220]	@ (80007d8 <expe5_blue_mode+0x120>)
 80006fc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
		      RCC->BDCR |= RCC_BDCR_RTCEN; // Activer le RTC
 8000704:	4b34      	ldr	r3, [pc, #208]	@ (80007d8 <expe5_blue_mode+0x120>)
 8000706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800070a:	4a33      	ldr	r2, [pc, #204]	@ (80007d8 <expe5_blue_mode+0x120>)
 800070c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90


		      //------------------------------------------------------------------------------------------------
		    // Désactiver l'alarme A
		    RTC->CR &= ~RTC_CR_ALRAE;
 8000714:	4b32      	ldr	r3, [pc, #200]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000716:	689b      	ldr	r3, [r3, #8]
 8000718:	4a31      	ldr	r2, [pc, #196]	@ (80007e0 <expe5_blue_mode+0x128>)
 800071a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800071e:	6093      	str	r3, [r2, #8]
		    while (!(RTC->ISR & RTC_ISR_ALRAWF)); // Attendre que l'alarme soit prête
 8000720:	bf00      	nop
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000724:	68db      	ldr	r3, [r3, #12]
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0f9      	beq.n	8000722 <expe5_blue_mode+0x6a>

		    // Configurer l'alarme A pour se déclencher après 'seconds'
		    RTC->ALRMAR = (7 << RTC_ALRMAR_ST_Pos) | RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000730:	4a2c      	ldr	r2, [pc, #176]	@ (80007e4 <expe5_blue_mode+0x12c>)
 8000732:	61da      	str	r2, [r3, #28]

		    // Activer l'interruption pour l'alarme A
		    RTC->CR |= RTC_CR_ALRAIE;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000736:	689b      	ldr	r3, [r3, #8]
 8000738:	4a29      	ldr	r2, [pc, #164]	@ (80007e0 <expe5_blue_mode+0x128>)
 800073a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800073e:	6093      	str	r3, [r2, #8]

		    // Activer l'alarme A
		    RTC->CR |= RTC_CR_ALRAE;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	4a26      	ldr	r2, [pc, #152]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800074a:	6093      	str	r3, [r2, #8]

		    // Configurer EXTI pour le RTC
		    EXTI->IMR1 |= EXTI_IMR1_IM18;   // Activer la ligne 18
 800074c:	4b26      	ldr	r3, [pc, #152]	@ (80007e8 <expe5_blue_mode+0x130>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a25      	ldr	r2, [pc, #148]	@ (80007e8 <expe5_blue_mode+0x130>)
 8000752:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000756:	6013      	str	r3, [r2, #0]
		    EXTI->RTSR1 |= EXTI_RTSR1_RT18; // Déclenchement sur front montant
 8000758:	4b23      	ldr	r3, [pc, #140]	@ (80007e8 <expe5_blue_mode+0x130>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	4a22      	ldr	r2, [pc, #136]	@ (80007e8 <expe5_blue_mode+0x130>)
 800075e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000762:	6093      	str	r3, [r2, #8]
		    EXTI->EMR1 |= EXTI_EMR1_EM18;   // Générer un événement pour réveiller le microcontrôleur
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <expe5_blue_mode+0x130>)
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	4a1f      	ldr	r2, [pc, #124]	@ (80007e8 <expe5_blue_mode+0x130>)
 800076a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800076e:	6053      	str	r3, [r2, #4]
		    // Désactiver la protection en écriture pour le RTC
		    		      RTC->WPR = 0xCA;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000772:	22ca      	movs	r2, #202	@ 0xca
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
		    		      RTC->WPR = 0x53;
 8000776:	4b1a      	ldr	r3, [pc, #104]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000778:	2253      	movs	r2, #83	@ 0x53
 800077a:	625a      	str	r2, [r3, #36]	@ 0x24
		    // Activer l'interruption dans le NVIC
		    NVIC_SetPriority(RTC_Alarm_IRQn, 0); // Priorité maximale
 800077c:	2100      	movs	r1, #0
 800077e:	2029      	movs	r0, #41	@ 0x29
 8000780:	f7ff fd40 	bl	8000204 <__NVIC_SetPriority>
		    NVIC_EnableIRQ(RTC_Alarm_IRQn);      // Activer l'interruption
 8000784:	2029      	movs	r0, #41	@ 0x29
 8000786:	f7ff fd1f 	bl	80001c8 <__NVIC_EnableIRQ>

		    // Mettre le RTC en mode init pour configurer ses registres
		   		      RTC->ISR |= RTC_ISR_INIT;
 800078a:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <expe5_blue_mode+0x128>)
 800078c:	68db      	ldr	r3, [r3, #12]
 800078e:	4a14      	ldr	r2, [pc, #80]	@ (80007e0 <expe5_blue_mode+0x128>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000794:	60d3      	str	r3, [r2, #12]
		   		      while (!(RTC->ISR & RTC_ISR_INITF)); // Attendre le mode init
 8000796:	bf00      	nop
 8000798:	4b11      	ldr	r3, [pc, #68]	@ (80007e0 <expe5_blue_mode+0x128>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d0f9      	beq.n	8000798 <expe5_blue_mode+0xe0>
		   		      // Configurer la division pour une fréquence de 1 Hz
		   		      RTC->PRER = (127 << RTC_PRER_PREDIV_A_Pos) | 255;
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <expe5_blue_mode+0x128>)
 80007a6:	4a11      	ldr	r2, [pc, #68]	@ (80007ec <expe5_blue_mode+0x134>)
 80007a8:	611a      	str	r2, [r3, #16]
		   		      // Sortir du mode init
		   		      RTC->ISR &= ~RTC_ISR_INIT;
 80007aa:	4b0d      	ldr	r3, [pc, #52]	@ (80007e0 <expe5_blue_mode+0x128>)
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	4a0c      	ldr	r2, [pc, #48]	@ (80007e0 <expe5_blue_mode+0x128>)
 80007b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007b4:	60d3      	str	r3, [r2, #12]
		   		      // Réactiver la protection en écriture
		   		      RTC->WPR = 0xFF;
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <expe5_blue_mode+0x128>)
 80007b8:	22ff      	movs	r2, #255	@ 0xff
 80007ba:	625a      	str	r2, [r3, #36]	@ 0x24
    // Mettre en mode Stop0
    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;      // Activer le mode SLEEP profond
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <expe5_blue_mode+0x138>)
 80007be:	691b      	ldr	r3, [r3, #16]
 80007c0:	4a0b      	ldr	r2, [pc, #44]	@ (80007f0 <expe5_blue_mode+0x138>)
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	6113      	str	r3, [r2, #16]
    PWR->CR1 &= ~PWR_CR1_LPMS;              // Configurer pour STOP0
 80007c8:	4b04      	ldr	r3, [pc, #16]	@ (80007dc <expe5_blue_mode+0x124>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a03      	ldr	r2, [pc, #12]	@ (80007dc <expe5_blue_mode+0x124>)
 80007ce:	f023 0307 	bic.w	r3, r3, #7
 80007d2:	6013      	str	r3, [r2, #0]

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40021000 	.word	0x40021000
 80007dc:	40007000 	.word	0x40007000
 80007e0:	40002800 	.word	0x40002800
 80007e4:	80808070 	.word	0x80808070
 80007e8:	40010400 	.word	0x40010400
 80007ec:	007f00ff 	.word	0x007f00ff
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <PWM_50Hz>:
		PWR->CR1 &= ~PWR_CR1_LPMS; //STOP 0

}
*/
void PWM_50Hz()
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; // Clock EN GPIOB
 80007f8:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <PWM_50Hz+0xe0>)
 80007fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fc:	4a35      	ldr	r2, [pc, #212]	@ (80008d4 <PWM_50Hz+0xe0>)
 80007fe:	f043 0302 	orr.w	r3, r3, #2
 8000802:	64d3      	str	r3, [r2, #76]	@ 0x4c

	RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN; // Enable LPTIM1 clock
 8000804:	4b33      	ldr	r3, [pc, #204]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000808:	4a32      	ldr	r2, [pc, #200]	@ (80008d4 <PWM_50Hz+0xe0>)
 800080a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800080e:	6593      	str	r3, [r2, #88]	@ 0x58

	//Select MSI as LPTIM1 Clock Source
	RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;    // Clear LPTIM1SEL bits
 8000810:	4b30      	ldr	r3, [pc, #192]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000816:	4a2f      	ldr	r2, [pc, #188]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000818:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800081c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0;
 8000820:	4b2c      	ldr	r3, [pc, #176]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000826:	4a2b      	ldr	r2, [pc, #172]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800082c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

	GPIOB->MODER &= ~GPIO_MODER_MODE6; // Clear PB6 mode
 8000830:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <PWM_50Hz+0xe4>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a28      	ldr	r2, [pc, #160]	@ (80008d8 <PWM_50Hz+0xe4>)
 8000836:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800083a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << GPIO_MODER_MODE6_Pos); // Alternate function
 800083c:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <PWM_50Hz+0xe4>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a25      	ldr	r2, [pc, #148]	@ (80008d8 <PWM_50Hz+0xe4>)
 8000842:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000846:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[0] &= ~(GPIO_AFRL_AFSEL6); // Clear AF
 8000848:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <PWM_50Hz+0xe4>)
 800084a:	6a1b      	ldr	r3, [r3, #32]
 800084c:	4a22      	ldr	r2, [pc, #136]	@ (80008d8 <PWM_50Hz+0xe4>)
 800084e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000852:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (2 << GPIO_AFRL_AFSEL6_Pos); // Alternate function 2 (TIM4_CH1)
 8000854:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <PWM_50Hz+0xe4>)
 8000856:	6a1b      	ldr	r3, [r3, #32]
 8000858:	4a1f      	ldr	r2, [pc, #124]	@ (80008d8 <PWM_50Hz+0xe4>)
 800085a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800085e:	6213      	str	r3, [r2, #32]


	// Activation de l'horloge pour TIM4
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM4EN; // Enable TIM4 clock
 8000860:	4b1c      	ldr	r3, [pc, #112]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000864:	4a1b      	ldr	r2, [pc, #108]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000866:	f043 0304 	orr.w	r3, r3, #4
 800086a:	6593      	str	r3, [r2, #88]	@ 0x58

	// Configuration timer TIM4
	//TIM4->PSC = 2400 - 1; // Prescaler 10 kHz
	//TIM4->ARR = 200 - 1;  // ARR for 50Hz
	//TIM4->CCR1 = 100;     // 50% (ARR * 0.5)
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 800086c:	4b19      	ldr	r3, [pc, #100]	@ (80008d4 <PWM_50Hz+0xe0>)
 800086e:	4a19      	ldr	r2, [pc, #100]	@ (80008d4 <PWM_50Hz+0xe0>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	6093      	str	r3, [r2, #8]
	TIM4->PSC = 400 - 1; // Prescaler 10 kHz
 8000874:	4b19      	ldr	r3, [pc, #100]	@ (80008dc <PWM_50Hz+0xe8>)
 8000876:	f240 128f 	movw	r2, #399	@ 0x18f
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->ARR = 200 - 1;  // ARR for 50Hz
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <PWM_50Hz+0xe8>)
 800087e:	22c7      	movs	r2, #199	@ 0xc7
 8000880:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR1 = 100;     // 50% (ARR * 0.5)
 8000882:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <PWM_50Hz+0xe8>)
 8000884:	2264      	movs	r2, #100	@ 0x64
 8000886:	635a      	str	r2, [r3, #52]	@ 0x34

	TIM4->CCMR1 &= ~TIM_CCMR1_OC1M; // Clear OC1M bits
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <PWM_50Hz+0xe8>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	4a13      	ldr	r2, [pc, #76]	@ (80008dc <PWM_50Hz+0xe8>)
 800088e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000896:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos); // PWM mode 1
 8000898:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <PWM_50Hz+0xe8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a0f      	ldr	r2, [pc, #60]	@ (80008dc <PWM_50Hz+0xe8>)
 800089e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80008a2:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= TIM_CCMR1_OC1PE; // Preload enable
 80008a4:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <PWM_50Hz+0xe8>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	4a0c      	ldr	r2, [pc, #48]	@ (80008dc <PWM_50Hz+0xe8>)
 80008aa:	f043 0308 	orr.w	r3, r3, #8
 80008ae:	6193      	str	r3, [r2, #24]

	TIM4->CCER |= TIM_CCER_CC1E; //Canal 1 EN
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <PWM_50Hz+0xe8>)
 80008b2:	6a1b      	ldr	r3, [r3, #32]
 80008b4:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <PWM_50Hz+0xe8>)
 80008b6:	f043 0301 	orr.w	r3, r3, #1
 80008ba:	6213      	str	r3, [r2, #32]

	TIM4->CR1 |= TIM_CR1_CEN; // Enable TIM4
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <PWM_50Hz+0xe8>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a06      	ldr	r2, [pc, #24]	@ (80008dc <PWM_50Hz+0xe8>)
 80008c2:	f043 0301 	orr.w	r3, r3, #1
 80008c6:	6013      	str	r3, [r2, #0]


}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000
 80008d8:	48000400 	.word	0x48000400
 80008dc:	40000800 	.word	0x40000800

080008e0 <__NVIC_SetPriority>:
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000938:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <LL_RCC_MSI_Enable+0x1c>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a04      	ldr	r2, [pc, #16]	@ (8000950 <LL_RCC_MSI_Enable+0x1c>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	6013      	str	r3, [r2, #0]
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40021000 	.word	0x40021000

08000954 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <LL_RCC_MSI_IsReady+0x20>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f003 0302 	and.w	r3, r3, #2
 8000960:	2b02      	cmp	r3, #2
 8000962:	d101      	bne.n	8000968 <LL_RCC_MSI_IsReady+0x14>
 8000964:	2301      	movs	r3, #1
 8000966:	e000      	b.n	800096a <LL_RCC_MSI_IsReady+0x16>
 8000968:	2300      	movs	r3, #0
}
 800096a:	4618      	mov	r0, r3
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	40021000 	.word	0x40021000

08000978 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <LL_RCC_SetSysClkSource+0x24>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	f023 0203 	bic.w	r2, r3, #3
 8000988:	4904      	ldr	r1, [pc, #16]	@ (800099c <LL_RCC_SetSysClkSource+0x24>)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4313      	orrs	r3, r2
 800098e:	608b      	str	r3, [r1, #8]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	40021000 	.word	0x40021000

080009a0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80009a4:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <LL_RCC_GetSysClkSource+0x18>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	f003 030c 	and.w	r3, r3, #12
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40021000 	.word	0x40021000

080009bc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009cc:	4904      	ldr	r1, [pc, #16]	@ (80009e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	608b      	str	r3, [r1, #8]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	40021000 	.word	0x40021000

080009e4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80009ec:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009ee:	689b      	ldr	r3, [r3, #8]
 80009f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80009f4:	4904      	ldr	r1, [pc, #16]	@ (8000a08 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	608b      	str	r3, [r1, #8]
}
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	40021000 	.word	0x40021000

08000a0c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000a14:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000a1c:	4904      	ldr	r1, [pc, #16]	@ (8000a30 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	608b      	str	r3, [r1, #8]
}
 8000a24:	bf00      	nop
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	40021000 	.word	0x40021000

08000a34 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <LL_RCC_PLL_Enable+0x1c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <LL_RCC_PLL_Enable+0x1c>)
 8000a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a42:	6013      	str	r3, [r2, #0]
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000

08000a54 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <LL_RCC_PLL_IsReady+0x24>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000a64:	d101      	bne.n	8000a6a <LL_RCC_PLL_IsReady+0x16>
 8000a66:	2301      	movs	r3, #1
 8000a68:	e000      	b.n	8000a6c <LL_RCC_PLL_IsReady+0x18>
 8000a6a:	2300      	movs	r3, #0
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000

08000a7c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
 8000a88:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a8c:	68da      	ldr	r2, [r3, #12]
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000a90:	4013      	ands	r3, r2
 8000a92:	68f9      	ldr	r1, [r7, #12]
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	4311      	orrs	r1, r2
 8000a98:	687a      	ldr	r2, [r7, #4]
 8000a9a:	0212      	lsls	r2, r2, #8
 8000a9c:	4311      	orrs	r1, r2
 8000a9e:	683a      	ldr	r2, [r7, #0]
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	4904      	ldr	r1, [pc, #16]	@ (8000ab4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000aa8:	bf00      	nop
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	f9ff808c 	.word	0xf9ff808c

08000abc <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000ac6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000aca:	60d3      	str	r3, [r2, #12]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40021000 	.word	0x40021000

08000adc <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8000aec:	4904      	ldr	r1, [pc, #16]	@ (8000b00 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	600b      	str	r3, [r1, #0]
}
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	40007000 	.word	0x40007000

08000b04 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <LL_FLASH_SetLatency+0x24>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f023 0207 	bic.w	r2, r3, #7
 8000b14:	4904      	ldr	r1, [pc, #16]	@ (8000b28 <LL_FLASH_SetLatency+0x24>)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	600b      	str	r3, [r1, #0]
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	40022000 	.word	0x40022000

08000b2c <SystemClock_Config_80M>:
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */
void SystemClock_Config_80M()
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000b30:	f7ff ff00 	bl	8000934 <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000b34:	bf00      	nop
 8000b36:	f7ff ff0d 	bl	8000954 <LL_RCC_MSI_IsReady>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d1fa      	bne.n	8000b36 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000b40:	2004      	movs	r0, #4
 8000b42:	f7ff ffdf 	bl	8000b04 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000b46:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b4a:	f7ff ffc7 	bl	8000adc <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 8000b4e:	2300      	movs	r3, #0
 8000b50:	2228      	movs	r2, #40	@ 0x28
 8000b52:	2100      	movs	r1, #0
 8000b54:	2001      	movs	r0, #1
 8000b56:	f7ff ff91 	bl	8000a7c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8000b5a:	f7ff ff6b 	bl	8000a34 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000b5e:	f7ff ffad 	bl	8000abc <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 8000b62:	bf00      	nop
 8000b64:	f7ff ff76 	bl	8000a54 <LL_RCC_PLL_IsReady>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d1fa      	bne.n	8000b64 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f7ff ff24 	bl	80009bc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f7ff feff 	bl	8000978 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 8000b7a:	bf00      	nop
 8000b7c:	f7ff ff10 	bl	80009a0 <LL_RCC_GetSysClkSource>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b0c      	cmp	r3, #12
 8000b84:	d1fa      	bne.n	8000b7c <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000b86:	2000      	movs	r0, #0
 8000b88:	f7ff ff2c 	bl	80009e4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	f7ff ff3d 	bl	8000a0c <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 8000b92:	4802      	ldr	r0, [pc, #8]	@ (8000b9c <SystemClock_Config_80M+0x70>)
 8000b94:	f001 ff1a 	bl	80029cc <LL_SetSystemCoreClock>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	04c4b400 	.word	0x04c4b400

08000ba0 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 8000ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bdc <mySystick+0x3c>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000bb0:	2107      	movs	r1, #7
 8000bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb6:	f7ff fe93 	bl	80008e0 <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <mySystick+0x3c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <mySystick+0x3c>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 8000bc6:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <mySystick+0x3c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a04      	ldr	r2, [pc, #16]	@ (8000bdc <mySystick+0x3c>)
 8000bcc:	f043 0303 	orr.w	r3, r3, #3
 8000bd0:	6013      	str	r3, [r2, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	e000e010 	.word	0xe000e010

08000be0 <__NVIC_GetPriorityGrouping>:
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000be4:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	0a1b      	lsrs	r3, r3, #8
 8000bea:	f003 0307 	and.w	r3, r3, #7
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <__NVIC_EnableIRQ>:
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	db0b      	blt.n	8000c26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	f003 021f 	and.w	r2, r3, #31
 8000c14:	4907      	ldr	r1, [pc, #28]	@ (8000c34 <__NVIC_EnableIRQ+0x38>)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	095b      	lsrs	r3, r3, #5
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000e100 	.word	0xe000e100

08000c38 <__NVIC_SetPriority>:
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	6039      	str	r1, [r7, #0]
 8000c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	db0a      	blt.n	8000c62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	b2da      	uxtb	r2, r3
 8000c50:	490c      	ldr	r1, [pc, #48]	@ (8000c84 <__NVIC_SetPriority+0x4c>)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	0112      	lsls	r2, r2, #4
 8000c58:	b2d2      	uxtb	r2, r2
 8000c5a:	440b      	add	r3, r1
 8000c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000c60:	e00a      	b.n	8000c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4908      	ldr	r1, [pc, #32]	@ (8000c88 <__NVIC_SetPriority+0x50>)
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	f003 030f 	and.w	r3, r3, #15
 8000c6e:	3b04      	subs	r3, #4
 8000c70:	0112      	lsls	r2, r2, #4
 8000c72:	b2d2      	uxtb	r2, r2
 8000c74:	440b      	add	r3, r1
 8000c76:	761a      	strb	r2, [r3, #24]
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000e100 	.word	0xe000e100
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	@ 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca0:	69fb      	ldr	r3, [r7, #28]
 8000ca2:	f1c3 0307 	rsb	r3, r3, #7
 8000ca6:	2b04      	cmp	r3, #4
 8000ca8:	bf28      	it	cs
 8000caa:	2304      	movcs	r3, #4
 8000cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	2b06      	cmp	r3, #6
 8000cb4:	d902      	bls.n	8000cbc <NVIC_EncodePriority+0x30>
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3b03      	subs	r3, #3
 8000cba:	e000      	b.n	8000cbe <NVIC_EncodePriority+0x32>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	401a      	ands	r2, r3
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	fa01 f303 	lsl.w	r3, r1, r3
 8000cde:	43d9      	mvns	r1, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce4:	4313      	orrs	r3, r2
         );
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3724      	adds	r7, #36	@ 0x24
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000cfc:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d00:	4907      	ldr	r1, [pc, #28]	@ (8000d20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	40021000 	.word	0x40021000

08000d24 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b08b      	sub	sp, #44	@ 0x2c
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa93 f3a3 	rbit	r3, r3
 8000d3e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000d4a:	2320      	movs	r3, #32
 8000d4c:	e003      	b.n	8000d56 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	fab3 f383 	clz	r3, r3
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	2103      	movs	r1, #3
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	401a      	ands	r2, r3
 8000d62:	68bb      	ldr	r3, [r7, #8]
 8000d64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d66:	6a3b      	ldr	r3, [r7, #32]
 8000d68:	fa93 f3a3 	rbit	r3, r3
 8000d6c:	61fb      	str	r3, [r7, #28]
  return result;
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d101      	bne.n	8000d7c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000d78:	2320      	movs	r3, #32
 8000d7a:	e003      	b.n	8000d84 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7e:	fab3 f383 	clz	r3, r3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	601a      	str	r2, [r3, #0]
}
 8000d92:	bf00      	nop
 8000d94:	372c      	adds	r7, #44	@ 0x2c
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b08b      	sub	sp, #44	@ 0x2c
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	60f8      	str	r0, [r7, #12]
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	68da      	ldr	r2, [r3, #12]
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	613b      	str	r3, [r7, #16]
  return result;
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000dc4:	2320      	movs	r3, #32
 8000dc6:	e003      	b.n	8000dd0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	fab3 f383 	clz	r3, r3
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2103      	movs	r1, #3
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	401a      	ands	r2, r3
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	fa93 f3a3 	rbit	r3, r3
 8000de6:	61fb      	str	r3, [r7, #28]
  return result;
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d101      	bne.n	8000df6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000df2:	2320      	movs	r3, #32
 8000df4:	e003      	b.n	8000dfe <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df8:	fab3 f383 	clz	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	6879      	ldr	r1, [r7, #4]
 8000e02:	fa01 f303 	lsl.w	r3, r1, r3
 8000e06:	431a      	orrs	r2, r3
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	60da      	str	r2, [r3, #12]
}
 8000e0c:	bf00      	nop
 8000e0e:	372c      	adds	r7, #44	@ 0x2c
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691a      	ldr	r2, [r3, #16]
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d101      	bne.n	8000e34 <LL_GPIO_IsInputPinSet+0x1c>
 8000e30:	2301      	movs	r3, #1
 8000e32:	e000      	b.n	8000e36 <LL_GPIO_IsInputPinSet+0x1e>
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	683a      	ldr	r2, [r7, #0]
 8000e50:	619a      	str	r2, [r3, #24]
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	b083      	sub	sp, #12
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
 8000e66:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
	...

08000e7c <LL_SYSCFG_SetEXTISource>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b087      	sub	sp, #28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000e86:	4a17      	ldr	r2, [pc, #92]	@ (8000ee4 <LL_SYSCFG_SetEXTISource+0x68>)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	3302      	adds	r3, #2
 8000e8e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	0c1b      	lsrs	r3, r3, #16
 8000e96:	43db      	mvns	r3, r3
 8000e98:	ea02 0103 	and.w	r1, r2, r3
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	0c1b      	lsrs	r3, r3, #16
 8000ea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	fa93 f3a3 	rbit	r3, r3
 8000ea8:	60fb      	str	r3, [r7, #12]
  return result;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d101      	bne.n	8000eb8 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000eb4:	2320      	movs	r3, #32
 8000eb6:	e003      	b.n	8000ec0 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	fab3 f383 	clz	r3, r3
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	fa03 f202 	lsl.w	r2, r3, r2
 8000ec8:	4806      	ldr	r0, [pc, #24]	@ (8000ee4 <LL_SYSCFG_SetEXTISource+0x68>)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000ed6:	bf00      	nop
 8000ed8:	371c      	adds	r7, #28
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40010000 	.word	0x40010000

08000ee8 <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	@ 0x28
 8000eec:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000eee:	f107 031c 	add.w	r3, r7, #28
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
 8000f08:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000f0a:	2004      	movs	r0, #4
 8000f0c:	f7ff fef2 	bl	8000cf4 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000f10:	2001      	movs	r0, #1
 8000f12:	f7ff feef 	bl	8000cf4 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000f16:	2002      	movs	r0, #2
 8000f18:	f7ff feec 	bl	8000cf4 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000f1c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f24:	f7ff ff9b 	bl	8000e5e <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000f28:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f2c:	483c      	ldr	r0, [pc, #240]	@ (8001020 <GPIO_init+0x138>)
 8000f2e:	f7ff ff96 	bl	8000e5e <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000f32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f36:	483b      	ldr	r0, [pc, #236]	@ (8001024 <GPIO_init+0x13c>)
 8000f38:	f7ff ff91 	bl	8000e5e <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000f3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f40:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4835      	ldr	r0, [pc, #212]	@ (8001024 <GPIO_init+0x13c>)
 8000f50:	f000 ffa9 	bl	8001ea6 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000f54:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000f58:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f72:	f000 ff98 	bl	8001ea6 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000f76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f7a:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4823      	ldr	r0, [pc, #140]	@ (8001020 <GPIO_init+0x138>)
 8000f92:	f000 ff88 	bl	8001ea6 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f9a:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	481c      	ldr	r0, [pc, #112]	@ (8001024 <GPIO_init+0x13c>)
 8000fb2:	f000 ff78 	bl	8001ea6 <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000fb6:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f7ff ff5e 	bl	8000e7c <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fd22 	bl	8001a28 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	480d      	ldr	r0, [pc, #52]	@ (8001020 <GPIO_init+0x138>)
 8000fea:	f7ff fed8 	bl	8000d9e <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	480b      	ldr	r0, [pc, #44]	@ (8001020 <GPIO_init+0x138>)
 8000ff4:	f7ff fe96 	bl	8000d24 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ff8:	f7ff fdf2 	bl	8000be0 <__NVIC_GetPriorityGrouping>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2200      	movs	r2, #0
 8001000:	2100      	movs	r1, #0
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fe42 	bl	8000c8c <NVIC_EncodePriority>
 8001008:	4603      	mov	r3, r0
 800100a:	4619      	mov	r1, r3
 800100c:	2006      	movs	r0, #6
 800100e:	f7ff fe13 	bl	8000c38 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8001012:	2006      	movs	r0, #6
 8001014:	f7ff fdf2 	bl	8000bfc <__NVIC_EnableIRQ>
}
 8001018:	bf00      	nop
 800101a:	3728      	adds	r7, #40	@ 0x28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	48000400 	.word	0x48000400
 8001024:	48000800 	.word	0x48000800

08001028 <LED_GREEN>:


void LED_GREEN( int val )
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	if	( val )
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d005      	beq.n	8001042 <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8001036:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800103a:	4806      	ldr	r0, [pc, #24]	@ (8001054 <LED_GREEN+0x2c>)
 800103c:	f7ff ff01 	bl	8000e42 <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 8001040:	e004      	b.n	800104c <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8001042:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001046:	4803      	ldr	r0, [pc, #12]	@ (8001054 <LED_GREEN+0x2c>)
 8001048:	f7ff ff09 	bl	8000e5e <LL_GPIO_ResetOutputPin>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	48000400 	.word	0x48000400

08001058 <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 800105c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001060:	4805      	ldr	r0, [pc, #20]	@ (8001078 <BLUE_BUTTON+0x20>)
 8001062:	f7ff fed9 	bl	8000e18 <LL_GPIO_IsInputPinSet>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	bf0c      	ite	eq
 800106c:	2301      	moveq	r3, #1
 800106e:	2300      	movne	r3, #0
 8001070:	b2db      	uxtb	r3, r3
}
 8001072:	4618      	mov	r0, r3
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	48000800 	.word	0x48000800

0800107c <__NVIC_SetPriorityGrouping>:
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001098:	4013      	ands	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ae:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	60d3      	str	r3, [r2, #12]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80010c8:	f3bf 8f4f 	dsb	sy
}
 80010cc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <__NVIC_SystemReset+0x24>)
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80010d6:	4904      	ldr	r1, [pc, #16]	@ (80010e8 <__NVIC_SystemReset+0x24>)
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <__NVIC_SystemReset+0x28>)
 80010da:	4313      	orrs	r3, r2
 80010dc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80010de:	f3bf 8f4f 	dsb	sy
}
 80010e2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <__NVIC_SystemReset+0x20>
 80010e8:	e000ed00 	.word	0xe000ed00
 80010ec:	05fa0004 	.word	0x05fa0004

080010f0 <LL_RCC_LSE_IsReady>:
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80010f4:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <LL_RCC_LSE_IsReady+0x24>)
 80010f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d101      	bne.n	8001106 <LL_RCC_LSE_IsReady+0x16>
 8001102:	2301      	movs	r3, #1
 8001104:	e000      	b.n	8001108 <LL_RCC_LSE_IsReady+0x18>
 8001106:	2300      	movs	r3, #0
}
 8001108:	4618      	mov	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40021000 	.word	0x40021000

08001118 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001120:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001122:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001124:	4907      	ldr	r1, [pc, #28]	@ (8001144 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4313      	orrs	r3, r2
 800112a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <LL_APB1_GRP1_EnableClock+0x2c>)
 800112e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4013      	ands	r3, r2
 8001134:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001136:	68fb      	ldr	r3, [r7, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	40021000 	.word	0x40021000

08001148 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001152:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001154:	4907      	ldr	r1, [pc, #28]	@ (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4313      	orrs	r3, r2
 800115a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 800115e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4013      	ands	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	40021000 	.word	0x40021000

08001178 <main>:
volatile int expe = 0; //pour la sauvegarde du numéro de l'expérience



int main(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
	if (LL_RCC_LSE_IsReady() == 1) {
 800117e:	f7ff ffb7 	bl	80010f0 <LL_RCC_LSE_IsReady>
	} else {


	}

  blue_mode=0;
 8001182:	4b5f      	ldr	r3, [pc, #380]	@ (8001300 <main+0x188>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001188:	2001      	movs	r0, #1
 800118a:	f7ff ffdd 	bl	8001148 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800118e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8001192:	f7ff ffc1 	bl	8001118 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001196:	2003      	movs	r0, #3
 8001198:	f7ff ff70 	bl	800107c <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 800119c:	f7ff fea4 	bl	8000ee8 <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 80011a0:	f7ff fcc4 	bl	8000b2c <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 80011a4:	f000 f954 	bl	8001450 <SPI1_Init>
  //config USART2
  USART2_Init();
 80011a8:	f000 fa94 	bl	80016d4 <USART2_Init>
  // config systick avec interrupt
  mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 80011ac:	4b55      	ldr	r3, [pc, #340]	@ (8001304 <main+0x18c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a55      	ldr	r2, [pc, #340]	@ (8001308 <main+0x190>)
 80011b2:	fba2 2303 	umull	r2, r3, r2, r3
 80011b6:	095b      	lsrs	r3, r3, #5
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fcf1 	bl	8000ba0 <mySystick>
  //Config RCC
  INIT_RCC();
 80011be:	f7ff f85b 	bl	8000278 <INIT_RCC>



  //incrementation expe
  expe = 0;
 80011c2:	4b52      	ldr	r3, [pc, #328]	@ (800130c <main+0x194>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
  expe = RTC->BKP0R;
 80011c8:	4b51      	ldr	r3, [pc, #324]	@ (8001310 <main+0x198>)
 80011ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b4f      	ldr	r3, [pc, #316]	@ (800130c <main+0x194>)
 80011d0:	601a      	str	r2, [r3, #0]
  if (RTC->BKP1R)
 80011d2:	4b4f      	ldr	r3, [pc, #316]	@ (8001310 <main+0x198>)
 80011d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d004      	beq.n	80011e4 <main+0x6c>
  {
	  expe = expe+1;
 80011da:	4b4c      	ldr	r3, [pc, #304]	@ (800130c <main+0x194>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	4a4a      	ldr	r2, [pc, #296]	@ (800130c <main+0x194>)
 80011e2:	6013      	str	r3, [r2, #0]
  }
  if (expe > 8 )
 80011e4:	4b49      	ldr	r3, [pc, #292]	@ (800130c <main+0x194>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b08      	cmp	r3, #8
 80011ea:	dd02      	ble.n	80011f2 <main+0x7a>
  {
	  expe = 1;
 80011ec:	4b47      	ldr	r3, [pc, #284]	@ (800130c <main+0x194>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	601a      	str	r2, [r3, #0]
  }
  RTC->BKP0R = expe; // changement expe OK
 80011f2:	4b46      	ldr	r3, [pc, #280]	@ (800130c <main+0x194>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4b46      	ldr	r3, [pc, #280]	@ (8001310 <main+0x198>)
 80011f8:	651a      	str	r2, [r3, #80]	@ 0x50
  //liste des expe
  if(expe==1)
 80011fa:	4b44      	ldr	r3, [pc, #272]	@ (800130c <main+0x194>)
 80011fc:	681b      	ldr	r3, [r3, #0]
  {

  }
  if(expe==1 && blue_mode)
 80011fe:	4b43      	ldr	r3, [pc, #268]	@ (800130c <main+0x194>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d105      	bne.n	8001212 <main+0x9a>
 8001206:	4b3e      	ldr	r3, [pc, #248]	@ (8001300 <main+0x188>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <main+0x9a>
  {
	  expe1_blue_mode();
 800120e:	f7ff f86f 	bl	80002f0 <expe1_blue_mode>
  }
  if(expe==2)
 8001212:	4b3e      	ldr	r3, [pc, #248]	@ (800130c <main+0x194>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d101      	bne.n	800121e <main+0xa6>
    {
	  expe2();
 800121a:	f7ff f8bd 	bl	8000398 <expe2>
    }
  if(expe==3)
 800121e:	4b3b      	ldr	r3, [pc, #236]	@ (800130c <main+0x194>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d101      	bne.n	800122a <main+0xb2>
    {
	  expe3();
 8001226:	f7ff f90b 	bl	8000440 <expe3>
    }
  if(expe==4)
 800122a:	4b38      	ldr	r3, [pc, #224]	@ (800130c <main+0x194>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b04      	cmp	r3, #4
 8001230:	d101      	bne.n	8001236 <main+0xbe>
    {
	  expe4();
 8001232:	f7ff f99f 	bl	8000574 <expe4>
    }
  if(expe==5)
 8001236:	4b35      	ldr	r3, [pc, #212]	@ (800130c <main+0x194>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2b05      	cmp	r3, #5
 800123c:	d101      	bne.n	8001242 <main+0xca>
      {
  	  expe5();
 800123e:	f7ff f9dd 	bl	80005fc <expe5>



  while (1)
  {
	  if(expe > 4 && expe < 9)
 8001242:	4b32      	ldr	r3, [pc, #200]	@ (800130c <main+0x194>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b04      	cmp	r3, #4
 8001248:	dd0a      	ble.n	8001260 <main+0xe8>
 800124a:	4b30      	ldr	r3, [pc, #192]	@ (800130c <main+0x194>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b08      	cmp	r3, #8
 8001250:	dc06      	bgt.n	8001260 <main+0xe8>
	  {
		  PWR->CR1 &= ~PWR_CR1_LPMS;
 8001252:	4b30      	ldr	r3, [pc, #192]	@ (8001314 <main+0x19c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a2f      	ldr	r2, [pc, #188]	@ (8001314 <main+0x19c>)
 8001258:	f023 0307 	bic.w	r3, r3, #7
 800125c:	6013      	str	r3, [r2, #0]
		  __WFI();
 800125e:	bf30      	wfi
	  }
	  if(expe==1 && blue_mode)
 8001260:	4b2a      	ldr	r3, [pc, #168]	@ (800130c <main+0x194>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d105      	bne.n	8001274 <main+0xfc>
 8001268:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <main+0x188>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <main+0xfc>
	  {
		  expe1_blue_mode();
 8001270:	f7ff f83e 	bl	80002f0 <expe1_blue_mode>
	  }
	  if(expe==2 && blue_mode)
 8001274:	4b25      	ldr	r3, [pc, #148]	@ (800130c <main+0x194>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d105      	bne.n	8001288 <main+0x110>
 800127c:	4b20      	ldr	r3, [pc, #128]	@ (8001300 <main+0x188>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <main+0x110>
	   {
	  	  expe2_blue_mode();
 8001284:	f7ff f8c4 	bl	8000410 <expe2_blue_mode>
	   }
	  if(expe==3 && blue_mode)
 8001288:	4b20      	ldr	r3, [pc, #128]	@ (800130c <main+0x194>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b03      	cmp	r3, #3
 800128e:	d105      	bne.n	800129c <main+0x124>
 8001290:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <main+0x188>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <main+0x124>
	  {
	  	  expe3_blue_mode();
 8001298:	f7ff f918 	bl	80004cc <expe3_blue_mode>
	  }
	  if(expe==4 && blue_mode)
 800129c:	4b1b      	ldr	r3, [pc, #108]	@ (800130c <main+0x194>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d105      	bne.n	80012b0 <main+0x138>
 80012a4:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <main+0x188>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <main+0x138>
	   {
	  	  expe2_blue_mode();
 80012ac:	f7ff f8b0 	bl	8000410 <expe2_blue_mode>
	   }
	  if(expe==5 && blue_mode)
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <main+0x194>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	d109      	bne.n	80012cc <main+0x154>
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <main+0x188>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d005      	beq.n	80012cc <main+0x154>
	  {
		 blue_mode=0;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <main+0x188>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
	  	 expe5_blue_mode();
 80012c6:	f7ff f9f7 	bl	80006b8 <expe5_blue_mode>
	  	__WFI();//wait for interrupt
 80012ca:	bf30      	wfi


	   }
	  		unsigned int subticks;
	  		//gestion de l'allumage de la LED
	  		subticks = ticks % 200;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <main+0x1a0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001308 <main+0x190>)
 80012d2:	fba2 1203 	umull	r1, r2, r2, r3
 80012d6:	0992      	lsrs	r2, r2, #6
 80012d8:	21c8      	movs	r1, #200	@ 0xc8
 80012da:	fb01 f202 	mul.w	r2, r1, r2
 80012de:	1a9b      	subs	r3, r3, r2
 80012e0:	607b      	str	r3, [r7, #4]
	  		if	( subticks == 0 )
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d103      	bne.n	80012f0 <main+0x178>
	  			LED_GREEN(1);
 80012e8:	2001      	movs	r0, #1
 80012ea:	f7ff fe9d 	bl	8001028 <LED_GREEN>
 80012ee:	e7a8      	b.n	8001242 <main+0xca>
	  		else if	( subticks == 5 )
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b05      	cmp	r3, #5
 80012f4:	d1a5      	bne.n	8001242 <main+0xca>
	  			LED_GREEN(0);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff fe96 	bl	8001028 <LED_GREEN>
  {
 80012fc:	e7a1      	b.n	8001242 <main+0xca>
 80012fe:	bf00      	nop
 8001300:	20000024 	.word	0x20000024
 8001304:	20000000 	.word	0x20000000
 8001308:	51eb851f 	.word	0x51eb851f
 800130c:	2000002c 	.word	0x2000002c
 8001310:	40002800 	.word	0x40002800
 8001314:	40007000 	.word	0x40007000
 8001318:	20000020 	.word	0x20000020

0800131c <SysTick_Handler>:
}

// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	//PWM_50Hz();
	//scrutation bouton bleu
	ticks += 1;
 8001320:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <SysTick_Handler+0x40>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	3301      	adds	r3, #1
 8001326:	4a0d      	ldr	r2, [pc, #52]	@ (800135c <SysTick_Handler+0x40>)
 8001328:	6013      	str	r3, [r2, #0]
	if	( BLUE_BUTTON() )
 800132a:	f7ff fe95 	bl	8001058 <BLUE_BUTTON>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00a      	beq.n	800134a <SysTick_Handler+0x2e>
		{
		if	( old_blue == 0 )
 8001334:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <SysTick_Handler+0x44>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d102      	bne.n	8001342 <SysTick_Handler+0x26>
			blue_mode = 1;
 800133c:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <SysTick_Handler+0x48>)
 800133e:	2201      	movs	r2, #1
 8001340:	601a      	str	r2, [r3, #0]
		old_blue = 1;
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <SysTick_Handler+0x44>)
 8001344:	2201      	movs	r2, #1
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e002      	b.n	8001350 <SysTick_Handler+0x34>
		}
	else 	old_blue = 0;
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <SysTick_Handler+0x44>)
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]

	RTC->BKP1R = old_blue;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <SysTick_Handler+0x44>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <SysTick_Handler+0x4c>)
 8001356:	655a      	str	r2, [r3, #84]	@ 0x54
		RTC->BKP1R = 1;
	else
		RTC->BKP1R = 0; */


}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000020 	.word	0x20000020
 8001360:	20000028 	.word	0x20000028
 8001364:	20000024 	.word	0x20000024
 8001368:	40002800 	.word	0x40002800

0800136c <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
    if (RTC->ISR & RTC_ISR_ALRAF) // Vérifier si l'alarme A est déclenchée
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <RTC_Alarm_IRQHandler+0x34>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001378:	2b00      	cmp	r3, #0
 800137a:	d00b      	beq.n	8001394 <RTC_Alarm_IRQHandler+0x28>
    {
        RTC->ISR &= ~RTC_ISR_ALRAF; // Effacer le drapeau d'alarme
 800137c:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <RTC_Alarm_IRQHandler+0x34>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	4a07      	ldr	r2, [pc, #28]	@ (80013a0 <RTC_Alarm_IRQHandler+0x34>)
 8001382:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001386:	60d3      	str	r3, [r2, #12]
        EXTI->PR1 |= EXTI_PR1_PIF18; // Effacer le drapeau EXTI
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <RTC_Alarm_IRQHandler+0x38>)
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	4a05      	ldr	r2, [pc, #20]	@ (80013a4 <RTC_Alarm_IRQHandler+0x38>)
 800138e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001392:	6153      	str	r3, [r2, #20]
        // Ajouter ici le code pour reprendre l'activité normale

    }
    RTC->BKP0R = 6;
 8001394:	4b02      	ldr	r3, [pc, #8]	@ (80013a0 <RTC_Alarm_IRQHandler+0x34>)
 8001396:	2206      	movs	r2, #6
 8001398:	651a      	str	r2, [r3, #80]	@ 0x50
    NVIC_SystemReset(); // Effectue un reset logiciel
 800139a:	f7ff fe93 	bl	80010c4 <__NVIC_SystemReset>
 800139e:	bf00      	nop
 80013a0:	40002800 	.word	0x40002800
 80013a4:	40010400 	.word	0x40010400

080013a8 <LL_AHB2_GRP1_EnableClock>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80013b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013b4:	4907      	ldr	r1, [pc, #28]	@ (80013d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80013be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4013      	ands	r3, r2
 80013c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	40021000 	.word	0x40021000

080013d8 <LL_APB2_GRP1_EnableClock>:
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <LL_APB2_GRP1_EnableClock+0x2c>)
 80013e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013e4:	4907      	ldr	r1, [pc, #28]	@ (8001404 <LL_APB2_GRP1_EnableClock+0x2c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <LL_APB2_GRP1_EnableClock+0x2c>)
 80013ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4013      	ands	r3, r2
 80013f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013f6:	68fb      	ldr	r3, [r7, #12]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000

08001408 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f023 0210 	bic.w	r2, r3, #16
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	605a      	str	r2, [r3, #4]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f023 0208 	bic.w	r2, r3, #8
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	605a      	str	r2, [r3, #4]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
	...

08001450 <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b090      	sub	sp, #64	@ 0x40
 8001454:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001456:	f107 0318 	add.w	r3, r7, #24
 800145a:	2228      	movs	r2, #40	@ 0x28
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f001 fac4 	bl	80029ec <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	463b      	mov	r3, r7
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
 8001470:	611a      	str	r2, [r3, #16]
 8001472:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001474:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001478:	f7ff ffae 	bl	80013d8 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800147c:	2001      	movs	r0, #1
 800147e:	f7ff ff93 	bl	80013a8 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001482:	23e0      	movs	r3, #224	@ 0xe0
 8001484:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001486:	2302      	movs	r3, #2
 8001488:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001492:	2300      	movs	r3, #0
 8001494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001496:	2305      	movs	r3, #5
 8001498:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	463b      	mov	r3, r7
 800149c:	4619      	mov	r1, r3
 800149e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a2:	f000 fd00 	bl	8001ea6 <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80014aa:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80014ae:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80014b0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80014b4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80014b6:	2300      	movs	r3, #0
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80014be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80014c4:	2318      	movs	r3, #24
 80014c6:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80014c8:	2300      	movs	r3, #0
 80014ca:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 80014d0:	2307      	movs	r3, #7
 80014d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80014d4:	f107 0318 	add.w	r3, r7, #24
 80014d8:	4619      	mov	r1, r3
 80014da:	4807      	ldr	r0, [pc, #28]	@ (80014f8 <SPI1_Init+0xa8>)
 80014dc:	f001 f93b 	bl	8002756 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80014e0:	2100      	movs	r1, #0
 80014e2:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <SPI1_Init+0xa8>)
 80014e4:	f7ff ff90 	bl	8001408 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80014e8:	4803      	ldr	r0, [pc, #12]	@ (80014f8 <SPI1_Init+0xa8>)
 80014ea:	f7ff ffa0 	bl	800142e <LL_SPI_DisableNSSPulseMgt>
}
 80014ee:	bf00      	nop
 80014f0:	3740      	adds	r7, #64	@ 0x40
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40013000 	.word	0x40013000

080014fc <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001504:	4b07      	ldr	r3, [pc, #28]	@ (8001524 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001506:	695a      	ldr	r2, [r3, #20]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4013      	ands	r3, r2
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	429a      	cmp	r2, r3
 8001510:	d101      	bne.n	8001516 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001512:	2301      	movs	r3, #1
 8001514:	e000      	b.n	8001518 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	40010400 	.word	0x40010400

08001528 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001530:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6153      	str	r3, [r2, #20]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40010400 	.word	0x40010400

08001548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800155a:	bf00      	nop
 800155c:	e7fd      	b.n	800155a <HardFault_Handler+0x4>

0800155e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001562:	bf00      	nop
 8001564:	e7fd      	b.n	8001562 <MemManage_Handler+0x4>

08001566 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156a:	bf00      	nop
 800156c:	e7fd      	b.n	800156a <BusFault_Handler+0x4>

0800156e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001572:	bf00      	nop
 8001574:	e7fd      	b.n	8001572 <UsageFault_Handler+0x4>

08001576 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff ffa9 	bl	80014fc <LL_EXTI_IsActiveFlag_0_31>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 80015b0:	2001      	movs	r0, #1
 80015b2:	f7ff ffb9 	bl	8001528 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015c0:	4b17      	ldr	r3, [pc, #92]	@ (8001620 <SystemInit+0x64>)
 80015c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015c6:	4a16      	ldr	r2, [pc, #88]	@ (8001620 <SystemInit+0x64>)
 80015c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <SystemInit+0x68>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a13      	ldr	r2, [pc, #76]	@ (8001624 <SystemInit+0x68>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80015dc:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <SystemInit+0x68>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <SystemInit+0x68>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001624 <SystemInit+0x68>)
 80015e8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80015ec:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80015f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80015f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <SystemInit+0x68>)
 80015f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015f8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <SystemInit+0x68>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a09      	ldr	r2, [pc, #36]	@ (8001624 <SystemInit+0x68>)
 8001600:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001604:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001606:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <SystemInit+0x68>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <SystemInit+0x64>)
 800160e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001612:	609a      	str	r2, [r3, #8]
#endif
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000ed00 	.word	0xe000ed00
 8001624:	40021000 	.word	0x40021000

08001628 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f043 0201 	orr.w	r2, r3, #1
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	609a      	str	r2, [r3, #8]
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <LL_AHB2_GRP1_EnableClock>:
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800167e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001680:	4907      	ldr	r1, [pc, #28]	@ (80016a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4313      	orrs	r3, r2
 8001686:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800168a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4013      	ands	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001692:	68fb      	ldr	r3, [r7, #12]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	40021000 	.word	0x40021000

080016a4 <LL_APB1_GRP1_EnableClock>:
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016ae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80016b0:	4907      	ldr	r1, [pc, #28]	@ (80016d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016c2:	68fb      	ldr	r3, [r7, #12]
}
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000

080016d4 <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08e      	sub	sp, #56	@ 0x38
 80016d8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
 80016e8:	611a      	str	r2, [r3, #16]
 80016ea:	615a      	str	r2, [r3, #20]
 80016ec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
 80016fc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80016fe:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001702:	f7ff ffcf 	bl	80016a4 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001706:	2001      	movs	r0, #1
 8001708:	f7ff ffb4 	bl	8001674 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800170c:	230c      	movs	r3, #12
 800170e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001710:	2302      	movs	r3, #2
 8001712:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001714:	2303      	movs	r3, #3
 8001716:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001720:	2307      	movs	r3, #7
 8001722:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800172c:	f000 fbbb 	bl	8001ea6 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001730:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001734:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001736:	2300      	movs	r3, #0
 8001738:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800173a:	2300      	movs	r3, #0
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800173e:	2300      	movs	r3, #0
 8001740:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001742:	230c      	movs	r3, #12
 8001744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001746:	2300      	movs	r3, #0
 8001748:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	4806      	ldr	r0, [pc, #24]	@ (8001770 <USART2_Init+0x9c>)
 8001756:	f001 f8bd 	bl	80028d4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800175a:	4805      	ldr	r0, [pc, #20]	@ (8001770 <USART2_Init+0x9c>)
 800175c:	f7ff ff74 	bl	8001648 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001760:	4803      	ldr	r0, [pc, #12]	@ (8001770 <USART2_Init+0x9c>)
 8001762:	f7ff ff61 	bl	8001628 <LL_USART_Enable>
}
 8001766:	bf00      	nop
 8001768:	3738      	adds	r7, #56	@ 0x38
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40004400 	.word	0x40004400

08001774 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001778:	f7ff ff20 	bl	80015bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800177c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800177e:	e003      	b.n	8001788 <LoopCopyDataInit>

08001780 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001780:	4b0b      	ldr	r3, [pc, #44]	@ (80017b0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001782:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001784:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001786:	3104      	adds	r1, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001788:	480a      	ldr	r0, [pc, #40]	@ (80017b4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800178a:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800178c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800178e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001790:	d3f6      	bcc.n	8001780 <CopyDataInit>
	ldr	r2, =_sbss
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001794:	e002      	b.n	800179c <LoopFillZerobss>

08001796 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001796:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001798:	f842 3b04 	str.w	r3, [r2], #4

0800179c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <LoopForever+0x16>)
	cmp	r2, r3
 800179e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80017a0:	d3f9      	bcc.n	8001796 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017a2:	f001 f92b 	bl	80029fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017a6:	f7ff fce7 	bl	8001178 <main>

080017aa <LoopForever>:

LoopForever:
    b LoopForever
 80017aa:	e7fe      	b.n	80017aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017ac:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80017b0:	08002aac 	.word	0x08002aac
	ldr	r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80017b8:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80017bc:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80017c0:	20000030 	.word	0x20000030

080017c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC1_2_IRQHandler>
	...

080017c8 <LL_EXTI_EnableIT_0_31>:
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <LL_EXTI_EnableIT_0_31+0x20>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4904      	ldr	r1, [pc, #16]	@ (80017e8 <LL_EXTI_EnableIT_0_31+0x20>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4313      	orrs	r3, r2
 80017da:	600b      	str	r3, [r1, #0]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40010400 	.word	0x40010400

080017ec <LL_EXTI_EnableIT_32_63>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80017f4:	4b05      	ldr	r3, [pc, #20]	@ (800180c <LL_EXTI_EnableIT_32_63+0x20>)
 80017f6:	6a1a      	ldr	r2, [r3, #32]
 80017f8:	4904      	ldr	r1, [pc, #16]	@ (800180c <LL_EXTI_EnableIT_32_63+0x20>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	620b      	str	r3, [r1, #32]
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	40010400 	.word	0x40010400

08001810 <LL_EXTI_DisableIT_0_31>:
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <LL_EXTI_DisableIT_0_31+0x24>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	43db      	mvns	r3, r3
 8001820:	4904      	ldr	r1, [pc, #16]	@ (8001834 <LL_EXTI_DisableIT_0_31+0x24>)
 8001822:	4013      	ands	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40010400 	.word	0x40010400

08001838 <LL_EXTI_DisableIT_32_63>:
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <LL_EXTI_DisableIT_32_63+0x24>)
 8001842:	6a1a      	ldr	r2, [r3, #32]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	43db      	mvns	r3, r3
 8001848:	4904      	ldr	r1, [pc, #16]	@ (800185c <LL_EXTI_DisableIT_32_63+0x24>)
 800184a:	4013      	ands	r3, r2
 800184c:	620b      	str	r3, [r1, #32]
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40010400 	.word	0x40010400

08001860 <LL_EXTI_EnableEvent_0_31>:
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001868:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <LL_EXTI_EnableEvent_0_31+0x20>)
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	4904      	ldr	r1, [pc, #16]	@ (8001880 <LL_EXTI_EnableEvent_0_31+0x20>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	40010400 	.word	0x40010400

08001884 <LL_EXTI_EnableEvent_32_63>:
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800188c:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <LL_EXTI_EnableEvent_32_63+0x20>)
 800188e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001890:	4904      	ldr	r1, [pc, #16]	@ (80018a4 <LL_EXTI_EnableEvent_32_63+0x20>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4313      	orrs	r3, r2
 8001896:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	40010400 	.word	0x40010400

080018a8 <LL_EXTI_DisableEvent_0_31>:
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80018b0:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <LL_EXTI_DisableEvent_0_31+0x24>)
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	43db      	mvns	r3, r3
 80018b8:	4904      	ldr	r1, [pc, #16]	@ (80018cc <LL_EXTI_DisableEvent_0_31+0x24>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	604b      	str	r3, [r1, #4]
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40010400 	.word	0x40010400

080018d0 <LL_EXTI_DisableEvent_32_63>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80018da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	43db      	mvns	r3, r3
 80018e0:	4904      	ldr	r1, [pc, #16]	@ (80018f4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80018e2:	4013      	ands	r3, r2
 80018e4:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	40010400 	.word	0x40010400

080018f8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001900:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	4904      	ldr	r1, [pc, #16]	@ (8001918 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	40010400 	.word	0x40010400

0800191c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001926:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001928:	4904      	ldr	r1, [pc, #16]	@ (800193c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4313      	orrs	r3, r2
 800192e:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	40010400 	.word	0x40010400

08001940 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001948:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	43db      	mvns	r3, r3
 8001950:	4904      	ldr	r1, [pc, #16]	@ (8001964 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001952:	4013      	ands	r3, r2
 8001954:	608b      	str	r3, [r1, #8]
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	40010400 	.word	0x40010400

08001968 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001972:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	43db      	mvns	r3, r3
 8001978:	4904      	ldr	r1, [pc, #16]	@ (800198c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800197a:	4013      	ands	r3, r2
 800197c:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40010400 	.word	0x40010400

08001990 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001998:	4b05      	ldr	r3, [pc, #20]	@ (80019b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	4904      	ldr	r1, [pc, #16]	@ (80019b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	60cb      	str	r3, [r1, #12]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40010400 	.word	0x40010400

080019b4 <LL_EXTI_EnableFallingTrig_32_63>:
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80019be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c0:	4904      	ldr	r1, [pc, #16]	@ (80019d4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	40010400 	.word	0x40010400

080019d8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	43db      	mvns	r3, r3
 80019e8:	4904      	ldr	r1, [pc, #16]	@ (80019fc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	60cb      	str	r3, [r1, #12]
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40010400 	.word	0x40010400

08001a00 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001a08:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	4904      	ldr	r1, [pc, #16]	@ (8001a24 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001a12:	4013      	ands	r3, r2
 8001a14:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40010400 	.word	0x40010400

08001a28 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	7a1b      	ldrb	r3, [r3, #8]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 80d0 	beq.w	8001bde <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d063      	beq.n	8001b0e <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7a5b      	ldrb	r3, [r3, #9]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d01c      	beq.n	8001a88 <LL_EXTI_Init+0x60>
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	dc25      	bgt.n	8001a9e <LL_EXTI_Init+0x76>
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d002      	beq.n	8001a5c <LL_EXTI_Init+0x34>
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d00b      	beq.n	8001a72 <LL_EXTI_Init+0x4a>
 8001a5a:	e020      	b.n	8001a9e <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff21 	bl	80018a8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff feac 	bl	80017c8 <LL_EXTI_EnableIT_0_31>
          break;
 8001a70:	e018      	b.n	8001aa4 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff feca 	bl	8001810 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff feed 	bl	8001860 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a86:	e00d      	b.n	8001aa4 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fe9b 	bl	80017c8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fee2 	bl	8001860 <LL_EXTI_EnableEvent_0_31>
          break;
 8001a9c:	e002      	b.n	8001aa4 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	60fb      	str	r3, [r7, #12]
          break;
 8001aa2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	7a9b      	ldrb	r3, [r3, #10]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d030      	beq.n	8001b0e <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	7a9b      	ldrb	r3, [r3, #10]
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	d01c      	beq.n	8001aee <LL_EXTI_Init+0xc6>
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	dc25      	bgt.n	8001b04 <LL_EXTI_Init+0xdc>
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d002      	beq.n	8001ac2 <LL_EXTI_Init+0x9a>
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d00b      	beq.n	8001ad8 <LL_EXTI_Init+0xb0>
 8001ac0:	e020      	b.n	8001b04 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff ff86 	bl	80019d8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff11 	bl	80018f8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001ad6:	e01a      	b.n	8001b0e <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff2f 	bl	8001940 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff52 	bl	8001990 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001aec:	e00f      	b.n	8001b0e <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff ff00 	bl	80018f8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff ff47 	bl	8001990 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001b02:	e004      	b.n	8001b0e <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f043 0302 	orr.w	r3, r3, #2
 8001b0a:	60fb      	str	r3, [r7, #12]
            break;
 8001b0c:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d077      	beq.n	8001c06 <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	7a5b      	ldrb	r3, [r3, #9]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d01c      	beq.n	8001b58 <LL_EXTI_Init+0x130>
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	dc25      	bgt.n	8001b6e <LL_EXTI_Init+0x146>
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <LL_EXTI_Init+0x104>
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d00b      	beq.n	8001b42 <LL_EXTI_Init+0x11a>
 8001b2a:	e020      	b.n	8001b6e <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fecd 	bl	80018d0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fe56 	bl	80017ec <LL_EXTI_EnableIT_32_63>
          break;
 8001b40:	e01a      	b.n	8001b78 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fe76 	bl	8001838 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fe97 	bl	8001884 <LL_EXTI_EnableEvent_32_63>
          break;
 8001b56:	e00f      	b.n	8001b78 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fe45 	bl	80017ec <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fe8c 	bl	8001884 <LL_EXTI_EnableEvent_32_63>
          break;
 8001b6c:	e004      	b.n	8001b78 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	60fb      	str	r3, [r7, #12]
          break;
 8001b76:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7a9b      	ldrb	r3, [r3, #10]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d042      	beq.n	8001c06 <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	7a9b      	ldrb	r3, [r3, #10]
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d01c      	beq.n	8001bc2 <LL_EXTI_Init+0x19a>
 8001b88:	2b03      	cmp	r3, #3
 8001b8a:	dc25      	bgt.n	8001bd8 <LL_EXTI_Init+0x1b0>
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d002      	beq.n	8001b96 <LL_EXTI_Init+0x16e>
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d00b      	beq.n	8001bac <LL_EXTI_Init+0x184>
 8001b94:	e020      	b.n	8001bd8 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff30 	bl	8001a00 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff feb9 	bl	800191c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001baa:	e02c      	b.n	8001c06 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff fed9 	bl	8001968 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff fefa 	bl	80019b4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001bc0:	e021      	b.n	8001c06 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fea8 	bl	800191c <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff feef 	bl	80019b4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001bd6:	e016      	b.n	8001c06 <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
            break;
 8001bdc:	e013      	b.n	8001c06 <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fe14 	bl	8001810 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fe5b 	bl	80018a8 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fe1e 	bl	8001838 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fe65 	bl	80018d0 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 8001c06:	68fb      	ldr	r3, [r7, #12]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <LL_GPIO_SetPinMode>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	b08b      	sub	sp, #44	@ 0x2c
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	fa93 f3a3 	rbit	r3, r3
 8001c2a:	613b      	str	r3, [r7, #16]
  return result;
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001c36:	2320      	movs	r3, #32
 8001c38:	e003      	b.n	8001c42 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	fab3 f383 	clz	r3, r3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	2103      	movs	r1, #3
 8001c46:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	401a      	ands	r2, r3
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c52:	6a3b      	ldr	r3, [r7, #32]
 8001c54:	fa93 f3a3 	rbit	r3, r3
 8001c58:	61fb      	str	r3, [r7, #28]
  return result;
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001c64:	2320      	movs	r3, #32
 8001c66:	e003      	b.n	8001c70 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6a:	fab3 f383 	clz	r3, r3
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	601a      	str	r2, [r3, #0]
}
 8001c7e:	bf00      	nop
 8001c80:	372c      	adds	r7, #44	@ 0x2c
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_GPIO_SetPinOutputType>:
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b085      	sub	sp, #20
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	6879      	ldr	r1, [r7, #4]
 8001ca4:	fb01 f303 	mul.w	r3, r1, r3
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	605a      	str	r2, [r3, #4]
}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <LL_GPIO_SetPinSpeed>:
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b08b      	sub	sp, #44	@ 0x2c
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	fa93 f3a3 	rbit	r3, r3
 8001cd4:	613b      	str	r3, [r7, #16]
  return result;
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001ce0:	2320      	movs	r3, #32
 8001ce2:	e003      	b.n	8001cec <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	fab3 f383 	clz	r3, r3
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	2103      	movs	r1, #3
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	6a3b      	ldr	r3, [r7, #32]
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	61fb      	str	r3, [r7, #28]
  return result;
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001d0e:	2320      	movs	r3, #32
 8001d10:	e003      	b.n	8001d1a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d14:	fab3 f383 	clz	r3, r3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d22:	431a      	orrs	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	609a      	str	r2, [r3, #8]
}
 8001d28:	bf00      	nop
 8001d2a:	372c      	adds	r7, #44	@ 0x2c
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_GPIO_SetPinPull>:
{
 8001d34:	b480      	push	{r7}
 8001d36:	b08b      	sub	sp, #44	@ 0x2c
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	613b      	str	r3, [r7, #16]
  return result;
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001d5a:	2320      	movs	r3, #32
 8001d5c:	e003      	b.n	8001d66 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	2103      	movs	r1, #3
 8001d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	401a      	ands	r2, r3
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	6a3b      	ldr	r3, [r7, #32]
 8001d78:	fa93 f3a3 	rbit	r3, r3
 8001d7c:	61fb      	str	r3, [r7, #28]
  return result;
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001d88:	2320      	movs	r3, #32
 8001d8a:	e003      	b.n	8001d94 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	fab3 f383 	clz	r3, r3
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	60da      	str	r2, [r3, #12]
}
 8001da2:	bf00      	nop
 8001da4:	372c      	adds	r7, #44	@ 0x2c
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <LL_GPIO_SetAFPin_0_7>:
{
 8001dae:	b480      	push	{r7}
 8001db0:	b08b      	sub	sp, #44	@ 0x2c
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	60f8      	str	r0, [r7, #12]
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6a1a      	ldr	r2, [r3, #32]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	fa93 f3a3 	rbit	r3, r3
 8001dc8:	613b      	str	r3, [r7, #16]
  return result;
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	e003      	b.n	8001de0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	fab3 f383 	clz	r3, r3
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	210f      	movs	r1, #15
 8001de4:	fa01 f303 	lsl.w	r3, r1, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	401a      	ands	r2, r3
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	fa93 f3a3 	rbit	r3, r3
 8001df6:	61fb      	str	r3, [r7, #28]
  return result;
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001e02:	2320      	movs	r3, #32
 8001e04:	e003      	b.n	8001e0e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	fab3 f383 	clz	r3, r3
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	6879      	ldr	r1, [r7, #4]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	431a      	orrs	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	621a      	str	r2, [r3, #32]
}
 8001e1c:	bf00      	nop
 8001e1e:	372c      	adds	r7, #44	@ 0x2c
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <LL_GPIO_SetAFPin_8_15>:
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b08b      	sub	sp, #44	@ 0x2c
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	0a1b      	lsrs	r3, r3, #8
 8001e3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	613b      	str	r3, [r7, #16]
  return result;
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001e50:	2320      	movs	r3, #32
 8001e52:	e003      	b.n	8001e5c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	fab3 f383 	clz	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	210f      	movs	r1, #15
 8001e60:	fa01 f303 	lsl.w	r3, r1, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	401a      	ands	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	61fb      	str	r3, [r7, #28]
  return result;
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001e80:	2320      	movs	r3, #32
 8001e82:	e003      	b.n	8001e8c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	fab3 f383 	clz	r3, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	431a      	orrs	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001e9a:	bf00      	nop
 8001e9c:	372c      	adds	r7, #44	@ 0x2c
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b088      	sub	sp, #32
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	60fb      	str	r3, [r7, #12]
  return result;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <LL_GPIO_Init+0x26>
    return 32U;
 8001ec8:	2320      	movs	r3, #32
 8001eca:	e003      	b.n	8001ed4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fab3 f383 	clz	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001ed6:	e040      	b.n	8001f5a <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2101      	movs	r1, #1
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d032      	beq.n	8001f54 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	69b9      	ldr	r1, [r7, #24]
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff fe8a 	bl	8001c10 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d003      	beq.n	8001f0c <LL_GPIO_Init+0x66>
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d106      	bne.n	8001f1a <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	461a      	mov	r2, r3
 8001f12:	69b9      	ldr	r1, [r7, #24]
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff fed0 	bl	8001cba <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	69b9      	ldr	r1, [r7, #24]
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ff06 	bl	8001d34 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d111      	bne.n	8001f54 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	2bff      	cmp	r3, #255	@ 0xff
 8001f34:	d807      	bhi.n	8001f46 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	69b9      	ldr	r1, [r7, #24]
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ff35 	bl	8001dae <LL_GPIO_SetAFPin_0_7>
 8001f44:	e006      	b.n	8001f54 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	69b9      	ldr	r1, [r7, #24]
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff ff6a 	bl	8001e28 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	3301      	adds	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1b7      	bne.n	8001ed8 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d003      	beq.n	8001f78 <LL_GPIO_Init+0xd2>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d107      	bne.n	8001f88 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	6819      	ldr	r1, [r3, #0]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	461a      	mov	r2, r3
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff fe81 	bl	8001c8a <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3720      	adds	r7, #32
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <LL_RCC_HSI_IsReady>:
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001f98:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <LL_RCC_HSI_IsReady+0x24>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa4:	d101      	bne.n	8001faa <LL_RCC_HSI_IsReady+0x16>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <LL_RCC_HSI_IsReady+0x18>
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000

08001fbc <LL_RCC_LSE_IsReady>:
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8001fc0:	4b07      	ldr	r3, [pc, #28]	@ (8001fe0 <LL_RCC_LSE_IsReady+0x24>)
 8001fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d101      	bne.n	8001fd2 <LL_RCC_LSE_IsReady+0x16>
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e000      	b.n	8001fd4 <LL_RCC_LSE_IsReady+0x18>
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000

08001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8001fe8:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0308 	and.w	r3, r3, #8
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d101      	bne.n	8001ff8 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	40021000 	.word	0x40021000

08002008 <LL_RCC_MSI_GetRange>:
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800200c:	4b04      	ldr	r3, [pc, #16]	@ (8002020 <LL_RCC_MSI_GetRange+0x18>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000

08002024 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002028:	4b04      	ldr	r3, [pc, #16]	@ (800203c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800202a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800202e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002032:	4618      	mov	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	40021000 	.word	0x40021000

08002040 <LL_RCC_GetSysClkSource>:
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002044:	4b04      	ldr	r3, [pc, #16]	@ (8002058 <LL_RCC_GetSysClkSource+0x18>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f003 030c 	and.w	r3, r3, #12
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000

0800205c <LL_RCC_GetAHBPrescaler>:
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002060:	4b04      	ldr	r3, [pc, #16]	@ (8002074 <LL_RCC_GetAHBPrescaler+0x18>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002068:	4618      	mov	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000

08002078 <LL_RCC_GetAPB1Prescaler>:
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <LL_RCC_GetAPB1Prescaler+0x18>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000

08002094 <LL_RCC_GetAPB2Prescaler>:
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002098:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <LL_RCC_GetAPB2Prescaler+0x18>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000

080020b0 <LL_RCC_GetUSARTClockSource>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <LL_RCC_GetUSARTClockSource+0x24>)
 80020ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	401a      	ands	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	041b      	lsls	r3, r3, #16
 80020c6:	4313      	orrs	r3, r2
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	40021000 	.word	0x40021000

080020d8 <LL_RCC_GetUARTClockSource>:
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80020e0:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <LL_RCC_GetUARTClockSource+0x24>)
 80020e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	401a      	ands	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	041b      	lsls	r3, r3, #16
 80020ee:	4313      	orrs	r3, r2
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40021000 	.word	0x40021000

08002100 <LL_RCC_PLL_GetMainSource>:
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002104:	4b04      	ldr	r3, [pc, #16]	@ (8002118 <LL_RCC_PLL_GetMainSource+0x18>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0303 	and.w	r3, r3, #3
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40021000 	.word	0x40021000

0800211c <LL_RCC_PLL_GetN>:
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002120:	4b04      	ldr	r3, [pc, #16]	@ (8002134 <LL_RCC_PLL_GetN+0x18>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	0a1b      	lsrs	r3, r3, #8
 8002126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800212a:	4618      	mov	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	40021000 	.word	0x40021000

08002138 <LL_RCC_PLL_GetR>:
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800213c:	4b04      	ldr	r3, [pc, #16]	@ (8002150 <LL_RCC_PLL_GetR+0x18>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000

08002154 <LL_RCC_PLL_GetDivider>:
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002158:	4b04      	ldr	r3, [pc, #16]	@ (800216c <LL_RCC_PLL_GetDivider+0x18>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40021000 	.word	0x40021000

08002170 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b03      	cmp	r3, #3
 8002180:	d137      	bne.n	80021f2 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff ff94 	bl	80020b0 <LL_RCC_GetUSARTClockSource>
 8002188:	4603      	mov	r3, r0
 800218a:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800218e:	2b03      	cmp	r3, #3
 8002190:	f200 80b3 	bhi.w	80022fa <LL_RCC_GetUSARTClockFreq+0x18a>
 8002194:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <LL_RCC_GetUSARTClockFreq+0x2c>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080021db 	.word	0x080021db
 80021a0:	080021ad 	.word	0x080021ad
 80021a4:	080021b5 	.word	0x080021b5
 80021a8:	080021c7 	.word	0x080021c7
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80021ac:	f000 f956 	bl	800245c <RCC_GetSystemClockFreq>
 80021b0:	60f8      	str	r0, [r7, #12]
        break;
 80021b2:	e0b3      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80021b4:	f7ff feee 	bl	8001f94 <LL_RCC_HSI_IsReady>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 809f 	beq.w	80022fe <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80021c0:	4b59      	ldr	r3, [pc, #356]	@ (8002328 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80021c2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80021c4:	e09b      	b.n	80022fe <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80021c6:	f7ff fef9 	bl	8001fbc <LL_RCC_LSE_IsReady>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 8098 	beq.w	8002302 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 80021d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021d6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80021d8:	e093      	b.n	8002302 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80021da:	f000 f93f 	bl	800245c <RCC_GetSystemClockFreq>
 80021de:	4603      	mov	r3, r0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 f9cb 	bl	800257c <RCC_GetHCLKClockFreq>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 f9f1 	bl	80025d0 <RCC_GetPCLK2ClockFreq>
 80021ee:	60f8      	str	r0, [r7, #12]
        break;
 80021f0:	e094      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b0c      	cmp	r3, #12
 80021f6:	d146      	bne.n	8002286 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff59 	bl	80020b0 <LL_RCC_GetUSARTClockSource>
 80021fe:	4603      	mov	r3, r0
 8002200:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8002204:	2b0c      	cmp	r3, #12
 8002206:	d87e      	bhi.n	8002306 <LL_RCC_GetUSARTClockFreq+0x196>
 8002208:	a201      	add	r2, pc, #4	@ (adr r2, 8002210 <LL_RCC_GetUSARTClockFreq+0xa0>)
 800220a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800220e:	bf00      	nop
 8002210:	0800226f 	.word	0x0800226f
 8002214:	08002307 	.word	0x08002307
 8002218:	08002307 	.word	0x08002307
 800221c:	08002307 	.word	0x08002307
 8002220:	08002245 	.word	0x08002245
 8002224:	08002307 	.word	0x08002307
 8002228:	08002307 	.word	0x08002307
 800222c:	08002307 	.word	0x08002307
 8002230:	0800224d 	.word	0x0800224d
 8002234:	08002307 	.word	0x08002307
 8002238:	08002307 	.word	0x08002307
 800223c:	08002307 	.word	0x08002307
 8002240:	0800225d 	.word	0x0800225d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002244:	f000 f90a 	bl	800245c <RCC_GetSystemClockFreq>
 8002248:	60f8      	str	r0, [r7, #12]
        break;
 800224a:	e067      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800224c:	f7ff fea2 	bl	8001f94 <LL_RCC_HSI_IsReady>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d059      	beq.n	800230a <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8002256:	4b34      	ldr	r3, [pc, #208]	@ (8002328 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002258:	60fb      	str	r3, [r7, #12]
        }
        break;
 800225a:	e056      	b.n	800230a <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800225c:	f7ff feae 	bl	8001fbc <LL_RCC_LSE_IsReady>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d053      	beq.n	800230e <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8002266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800226a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800226c:	e04f      	b.n	800230e <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800226e:	f000 f8f5 	bl	800245c <RCC_GetSystemClockFreq>
 8002272:	4603      	mov	r3, r0
 8002274:	4618      	mov	r0, r3
 8002276:	f000 f981 	bl	800257c <RCC_GetHCLKClockFreq>
 800227a:	4603      	mov	r3, r0
 800227c:	4618      	mov	r0, r3
 800227e:	f000 f993 	bl	80025a8 <RCC_GetPCLK1ClockFreq>
 8002282:	60f8      	str	r0, [r7, #12]
        break;
 8002284:	e04a      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b30      	cmp	r3, #48	@ 0x30
 800228a:	d147      	bne.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff ff0f 	bl	80020b0 <LL_RCC_GetUSARTClockSource>
 8002292:	4603      	mov	r3, r0
 8002294:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8002298:	d01a      	beq.n	80022d0 <LL_RCC_GetUSARTClockFreq+0x160>
 800229a:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800229e:	d838      	bhi.n	8002312 <LL_RCC_GetUSARTClockFreq+0x1a2>
 80022a0:	4a22      	ldr	r2, [pc, #136]	@ (800232c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00c      	beq.n	80022c0 <LL_RCC_GetUSARTClockFreq+0x150>
 80022a6:	4a21      	ldr	r2, [pc, #132]	@ (800232c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d832      	bhi.n	8002312 <LL_RCC_GetUSARTClockFreq+0x1a2>
 80022ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80022b0:	d017      	beq.n	80022e2 <LL_RCC_GetUSARTClockFreq+0x172>
 80022b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002330 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d12c      	bne.n	8002312 <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80022b8:	f000 f8d0 	bl	800245c <RCC_GetSystemClockFreq>
 80022bc:	60f8      	str	r0, [r7, #12]
          break;
 80022be:	e02d      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80022c0:	f7ff fe68 	bl	8001f94 <LL_RCC_HSI_IsReady>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d025      	beq.n	8002316 <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 80022ca:	4b17      	ldr	r3, [pc, #92]	@ (8002328 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80022cc:	60fb      	str	r3, [r7, #12]
          }
          break;
 80022ce:	e022      	b.n	8002316 <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80022d0:	f7ff fe74 	bl	8001fbc <LL_RCC_LSE_IsReady>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d01f      	beq.n	800231a <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 80022da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022de:	60fb      	str	r3, [r7, #12]
          }
          break;
 80022e0:	e01b      	b.n	800231a <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80022e2:	f000 f8bb 	bl	800245c <RCC_GetSystemClockFreq>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 f947 	bl	800257c <RCC_GetHCLKClockFreq>
 80022ee:	4603      	mov	r3, r0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f000 f959 	bl	80025a8 <RCC_GetPCLK1ClockFreq>
 80022f6:	60f8      	str	r0, [r7, #12]
          break;
 80022f8:	e010      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80022fa:	bf00      	nop
 80022fc:	e00e      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80022fe:	bf00      	nop
 8002300:	e00c      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002302:	bf00      	nop
 8002304:	e00a      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002306:	bf00      	nop
 8002308:	e008      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800230a:	bf00      	nop
 800230c:	e006      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800230e:	bf00      	nop
 8002310:	e004      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8002312:	bf00      	nop
 8002314:	e002      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002316:	bf00      	nop
 8002318:	e000      	b.n	800231c <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 800231a:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 800231c:	68fb      	ldr	r3, [r7, #12]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	00f42400 	.word	0x00f42400
 800232c:	00300020 	.word	0x00300020
 8002330:	00300010 	.word	0x00300010

08002334 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2bc0      	cmp	r3, #192	@ 0xc0
 8002344:	d13b      	bne.n	80023be <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff fec6 	bl	80020d8 <LL_RCC_GetUARTClockSource>
 800234c:	4603      	mov	r3, r0
 800234e:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002352:	d01a      	beq.n	800238a <LL_RCC_GetUARTClockFreq+0x56>
 8002354:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002358:	d82c      	bhi.n	80023b4 <LL_RCC_GetUARTClockFreq+0x80>
 800235a:	4a3b      	ldr	r2, [pc, #236]	@ (8002448 <LL_RCC_GetUARTClockFreq+0x114>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d00c      	beq.n	800237a <LL_RCC_GetUARTClockFreq+0x46>
 8002360:	4a39      	ldr	r2, [pc, #228]	@ (8002448 <LL_RCC_GetUARTClockFreq+0x114>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d826      	bhi.n	80023b4 <LL_RCC_GetUARTClockFreq+0x80>
 8002366:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800236a:	d017      	beq.n	800239c <LL_RCC_GetUARTClockFreq+0x68>
 800236c:	4a37      	ldr	r2, [pc, #220]	@ (800244c <LL_RCC_GetUARTClockFreq+0x118>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d120      	bne.n	80023b4 <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002372:	f000 f873 	bl	800245c <RCC_GetSystemClockFreq>
 8002376:	60f8      	str	r0, [r7, #12]
        break;
 8002378:	e021      	b.n	80023be <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800237a:	f7ff fe0b 	bl	8001f94 <LL_RCC_HSI_IsReady>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d019      	beq.n	80023b8 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 8002384:	4b32      	ldr	r3, [pc, #200]	@ (8002450 <LL_RCC_GetUARTClockFreq+0x11c>)
 8002386:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002388:	e016      	b.n	80023b8 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800238a:	f7ff fe17 	bl	8001fbc <LL_RCC_LSE_IsReady>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d013      	beq.n	80023bc <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 8002394:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002398:	60fb      	str	r3, [r7, #12]
        }
        break;
 800239a:	e00f      	b.n	80023bc <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800239c:	f000 f85e 	bl	800245c <RCC_GetSystemClockFreq>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 f8ea 	bl	800257c <RCC_GetHCLKClockFreq>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 f8fc 	bl	80025a8 <RCC_GetPCLK1ClockFreq>
 80023b0:	60f8      	str	r0, [r7, #12]
        break;
 80023b2:	e004      	b.n	80023be <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 80023b4:	bf00      	nop
 80023b6:	e002      	b.n	80023be <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80023b8:	bf00      	nop
 80023ba:	e000      	b.n	80023be <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80023bc:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023c4:	d13b      	bne.n	800243e <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff fe86 	bl	80020d8 <LL_RCC_GetUARTClockSource>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80023d2:	d01a      	beq.n	800240a <LL_RCC_GetUARTClockFreq+0xd6>
 80023d4:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80023d8:	d82c      	bhi.n	8002434 <LL_RCC_GetUARTClockFreq+0x100>
 80023da:	4a1e      	ldr	r2, [pc, #120]	@ (8002454 <LL_RCC_GetUARTClockFreq+0x120>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d00c      	beq.n	80023fa <LL_RCC_GetUARTClockFreq+0xc6>
 80023e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002454 <LL_RCC_GetUARTClockFreq+0x120>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d826      	bhi.n	8002434 <LL_RCC_GetUARTClockFreq+0x100>
 80023e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80023ea:	d017      	beq.n	800241c <LL_RCC_GetUARTClockFreq+0xe8>
 80023ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002458 <LL_RCC_GetUARTClockFreq+0x124>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d120      	bne.n	8002434 <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80023f2:	f000 f833 	bl	800245c <RCC_GetSystemClockFreq>
 80023f6:	60f8      	str	r0, [r7, #12]
        break;
 80023f8:	e021      	b.n	800243e <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80023fa:	f7ff fdcb 	bl	8001f94 <LL_RCC_HSI_IsReady>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d019      	beq.n	8002438 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 8002404:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <LL_RCC_GetUARTClockFreq+0x11c>)
 8002406:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002408:	e016      	b.n	8002438 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800240a:	f7ff fdd7 	bl	8001fbc <LL_RCC_LSE_IsReady>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 8002414:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002418:	60fb      	str	r3, [r7, #12]
        }
        break;
 800241a:	e00f      	b.n	800243c <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800241c:	f000 f81e 	bl	800245c <RCC_GetSystemClockFreq>
 8002420:	4603      	mov	r3, r0
 8002422:	4618      	mov	r0, r3
 8002424:	f000 f8aa 	bl	800257c <RCC_GetHCLKClockFreq>
 8002428:	4603      	mov	r3, r0
 800242a:	4618      	mov	r0, r3
 800242c:	f000 f8bc 	bl	80025a8 <RCC_GetPCLK1ClockFreq>
 8002430:	60f8      	str	r0, [r7, #12]
        break;
 8002432:	e004      	b.n	800243e <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 8002434:	bf00      	nop
 8002436:	e002      	b.n	800243e <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002438:	bf00      	nop
 800243a:	e000      	b.n	800243e <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 800243c:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	00c00080 	.word	0x00c00080
 800244c:	00c00040 	.word	0x00c00040
 8002450:	00f42400 	.word	0x00f42400
 8002454:	03000200 	.word	0x03000200
 8002458:	03000100 	.word	0x03000100

0800245c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002462:	f7ff fded 	bl	8002040 <LL_RCC_GetSysClkSource>
 8002466:	4603      	mov	r3, r0
 8002468:	2b0c      	cmp	r3, #12
 800246a:	d851      	bhi.n	8002510 <RCC_GetSystemClockFreq+0xb4>
 800246c:	a201      	add	r2, pc, #4	@ (adr r2, 8002474 <RCC_GetSystemClockFreq+0x18>)
 800246e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002472:	bf00      	nop
 8002474:	080024a9 	.word	0x080024a9
 8002478:	08002511 	.word	0x08002511
 800247c:	08002511 	.word	0x08002511
 8002480:	08002511 	.word	0x08002511
 8002484:	080024fd 	.word	0x080024fd
 8002488:	08002511 	.word	0x08002511
 800248c:	08002511 	.word	0x08002511
 8002490:	08002511 	.word	0x08002511
 8002494:	08002503 	.word	0x08002503
 8002498:	08002511 	.word	0x08002511
 800249c:	08002511 	.word	0x08002511
 80024a0:	08002511 	.word	0x08002511
 80024a4:	08002509 	.word	0x08002509
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80024a8:	f7ff fd9c 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d111      	bne.n	80024d6 <RCC_GetSystemClockFreq+0x7a>
 80024b2:	f7ff fd97 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d004      	beq.n	80024c6 <RCC_GetSystemClockFreq+0x6a>
 80024bc:	f7ff fda4 	bl	8002008 <LL_RCC_MSI_GetRange>
 80024c0:	4603      	mov	r3, r0
 80024c2:	0a1b      	lsrs	r3, r3, #8
 80024c4:	e003      	b.n	80024ce <RCC_GetSystemClockFreq+0x72>
 80024c6:	f7ff fdad 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 80024ca:	4603      	mov	r3, r0
 80024cc:	0a1b      	lsrs	r3, r3, #8
 80024ce:	4a28      	ldr	r2, [pc, #160]	@ (8002570 <RCC_GetSystemClockFreq+0x114>)
 80024d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d4:	e010      	b.n	80024f8 <RCC_GetSystemClockFreq+0x9c>
 80024d6:	f7ff fd85 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d004      	beq.n	80024ea <RCC_GetSystemClockFreq+0x8e>
 80024e0:	f7ff fd92 	bl	8002008 <LL_RCC_MSI_GetRange>
 80024e4:	4603      	mov	r3, r0
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	e003      	b.n	80024f2 <RCC_GetSystemClockFreq+0x96>
 80024ea:	f7ff fd9b 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 80024ee:	4603      	mov	r3, r0
 80024f0:	091b      	lsrs	r3, r3, #4
 80024f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002570 <RCC_GetSystemClockFreq+0x114>)
 80024f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f8:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80024fa:	e033      	b.n	8002564 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80024fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002574 <RCC_GetSystemClockFreq+0x118>)
 80024fe:	607b      	str	r3, [r7, #4]
      break;
 8002500:	e030      	b.n	8002564 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002502:	4b1d      	ldr	r3, [pc, #116]	@ (8002578 <RCC_GetSystemClockFreq+0x11c>)
 8002504:	607b      	str	r3, [r7, #4]
      break;
 8002506:	e02d      	b.n	8002564 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002508:	f000 f876 	bl	80025f8 <RCC_PLL_GetFreqDomain_SYS>
 800250c:	6078      	str	r0, [r7, #4]
      break;
 800250e:	e029      	b.n	8002564 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002510:	f7ff fd68 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d111      	bne.n	800253e <RCC_GetSystemClockFreq+0xe2>
 800251a:	f7ff fd63 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d004      	beq.n	800252e <RCC_GetSystemClockFreq+0xd2>
 8002524:	f7ff fd70 	bl	8002008 <LL_RCC_MSI_GetRange>
 8002528:	4603      	mov	r3, r0
 800252a:	0a1b      	lsrs	r3, r3, #8
 800252c:	e003      	b.n	8002536 <RCC_GetSystemClockFreq+0xda>
 800252e:	f7ff fd79 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 8002532:	4603      	mov	r3, r0
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	4a0e      	ldr	r2, [pc, #56]	@ (8002570 <RCC_GetSystemClockFreq+0x114>)
 8002538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253c:	e010      	b.n	8002560 <RCC_GetSystemClockFreq+0x104>
 800253e:	f7ff fd51 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d004      	beq.n	8002552 <RCC_GetSystemClockFreq+0xf6>
 8002548:	f7ff fd5e 	bl	8002008 <LL_RCC_MSI_GetRange>
 800254c:	4603      	mov	r3, r0
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	e003      	b.n	800255a <RCC_GetSystemClockFreq+0xfe>
 8002552:	f7ff fd67 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 8002556:	4603      	mov	r3, r0
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	4a05      	ldr	r2, [pc, #20]	@ (8002570 <RCC_GetSystemClockFreq+0x114>)
 800255c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002560:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002562:	bf00      	nop
  }

  return frequency;
 8002564:	687b      	ldr	r3, [r7, #4]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	08002a74 	.word	0x08002a74
 8002574:	00f42400 	.word	0x00f42400
 8002578:	007a1200 	.word	0x007a1200

0800257c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002584:	f7ff fd6a 	bl	800205c <LL_RCC_GetAHBPrescaler>
 8002588:	4603      	mov	r3, r0
 800258a:	091b      	lsrs	r3, r3, #4
 800258c:	f003 030f 	and.w	r3, r3, #15
 8002590:	4a04      	ldr	r2, [pc, #16]	@ (80025a4 <RCC_GetHCLKClockFreq+0x28>)
 8002592:	5cd3      	ldrb	r3, [r2, r3]
 8002594:	461a      	mov	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	40d3      	lsrs	r3, r2
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	08002a5c 	.word	0x08002a5c

080025a8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80025b0:	f7ff fd62 	bl	8002078 <LL_RCC_GetAPB1Prescaler>
 80025b4:	4603      	mov	r3, r0
 80025b6:	0a1b      	lsrs	r3, r3, #8
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <RCC_GetPCLK1ClockFreq+0x24>)
 80025ba:	5cd3      	ldrb	r3, [r2, r3]
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	40d3      	lsrs	r3, r2
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	08002a6c 	.word	0x08002a6c

080025d0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80025d8:	f7ff fd5c 	bl	8002094 <LL_RCC_GetAPB2Prescaler>
 80025dc:	4603      	mov	r3, r0
 80025de:	0adb      	lsrs	r3, r3, #11
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <RCC_GetPCLK2ClockFreq+0x24>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	461a      	mov	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	40d3      	lsrs	r3, r2
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	08002a6c 	.word	0x08002a6c

080025f8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80025fe:	f7ff fd7f 	bl	8002100 <LL_RCC_PLL_GetMainSource>
 8002602:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2b03      	cmp	r3, #3
 8002608:	d036      	beq.n	8002678 <RCC_PLL_GetFreqDomain_SYS+0x80>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	2b03      	cmp	r3, #3
 800260e:	d836      	bhi.n	800267e <RCC_PLL_GetFreqDomain_SYS+0x86>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d003      	beq.n	800261e <RCC_PLL_GetFreqDomain_SYS+0x26>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d02a      	beq.n	8002672 <RCC_PLL_GetFreqDomain_SYS+0x7a>
 800261c:	e02f      	b.n	800267e <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800261e:	f7ff fce1 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d111      	bne.n	800264c <RCC_PLL_GetFreqDomain_SYS+0x54>
 8002628:	f7ff fcdc 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d004      	beq.n	800263c <RCC_PLL_GetFreqDomain_SYS+0x44>
 8002632:	f7ff fce9 	bl	8002008 <LL_RCC_MSI_GetRange>
 8002636:	4603      	mov	r3, r0
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	e003      	b.n	8002644 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 800263c:	f7ff fcf2 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 8002640:	4603      	mov	r3, r0
 8002642:	0a1b      	lsrs	r3, r3, #8
 8002644:	4a2f      	ldr	r2, [pc, #188]	@ (8002704 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800264a:	e010      	b.n	800266e <RCC_PLL_GetFreqDomain_SYS+0x76>
 800264c:	f7ff fcca 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d004      	beq.n	8002660 <RCC_PLL_GetFreqDomain_SYS+0x68>
 8002656:	f7ff fcd7 	bl	8002008 <LL_RCC_MSI_GetRange>
 800265a:	4603      	mov	r3, r0
 800265c:	091b      	lsrs	r3, r3, #4
 800265e:	e003      	b.n	8002668 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8002660:	f7ff fce0 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 8002664:	4603      	mov	r3, r0
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	4a26      	ldr	r2, [pc, #152]	@ (8002704 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800266a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266e:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002670:	e02f      	b.n	80026d2 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002672:	4b25      	ldr	r3, [pc, #148]	@ (8002708 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8002674:	607b      	str	r3, [r7, #4]
      break;
 8002676:	e02c      	b.n	80026d2 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002678:	4b24      	ldr	r3, [pc, #144]	@ (800270c <RCC_PLL_GetFreqDomain_SYS+0x114>)
 800267a:	607b      	str	r3, [r7, #4]
      break;
 800267c:	e029      	b.n	80026d2 <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800267e:	f7ff fcb1 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d111      	bne.n	80026ac <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8002688:	f7ff fcac 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d004      	beq.n	800269c <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8002692:	f7ff fcb9 	bl	8002008 <LL_RCC_MSI_GetRange>
 8002696:	4603      	mov	r3, r0
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	e003      	b.n	80026a4 <RCC_PLL_GetFreqDomain_SYS+0xac>
 800269c:	f7ff fcc2 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 80026a0:	4603      	mov	r3, r0
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	4a17      	ldr	r2, [pc, #92]	@ (8002704 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	e010      	b.n	80026ce <RCC_PLL_GetFreqDomain_SYS+0xd6>
 80026ac:	f7ff fc9a 	bl	8001fe4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d004      	beq.n	80026c0 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 80026b6:	f7ff fca7 	bl	8002008 <LL_RCC_MSI_GetRange>
 80026ba:	4603      	mov	r3, r0
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	e003      	b.n	80026c8 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 80026c0:	f7ff fcb0 	bl	8002024 <LL_RCC_MSI_GetRangeAfterStandby>
 80026c4:	4603      	mov	r3, r0
 80026c6:	091b      	lsrs	r3, r3, #4
 80026c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002704 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80026ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ce:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80026d0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80026d2:	f7ff fd3f 	bl	8002154 <LL_RCC_PLL_GetDivider>
 80026d6:	4603      	mov	r3, r0
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	3301      	adds	r3, #1
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	fbb2 f4f3 	udiv	r4, r2, r3
 80026e2:	f7ff fd1b 	bl	800211c <LL_RCC_PLL_GetN>
 80026e6:	4603      	mov	r3, r0
 80026e8:	fb03 f404 	mul.w	r4, r3, r4
 80026ec:	f7ff fd24 	bl	8002138 <LL_RCC_PLL_GetR>
 80026f0:	4603      	mov	r3, r0
 80026f2:	0e5b      	lsrs	r3, r3, #25
 80026f4:	3301      	adds	r3, #1
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	08002a74 	.word	0x08002a74
 8002708:	00f42400 	.word	0x00f42400
 800270c:	007a1200 	.word	0x007a1200

08002710 <LL_SPI_IsEnabled>:
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002720:	2b40      	cmp	r3, #64	@ 0x40
 8002722:	d101      	bne.n	8002728 <LL_SPI_IsEnabled+0x18>
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <LL_SPI_IsEnabled+0x1a>
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <LL_SPI_SetCRCPolynomial>:
{
 8002736:	b480      	push	{r7}
 8002738:	b083      	sub	sp, #12
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
 800273e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	611a      	str	r2, [r3, #16]
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b084      	sub	sp, #16
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff ffd3 	bl	8002710 <LL_SPI_IsEnabled>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d13b      	bne.n	80027e8 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002778:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	6811      	ldr	r1, [r2, #0]
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	6852      	ldr	r2, [r2, #4]
 8002784:	4311      	orrs	r1, r2
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	68d2      	ldr	r2, [r2, #12]
 800278a:	4311      	orrs	r1, r2
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	6912      	ldr	r2, [r2, #16]
 8002790:	4311      	orrs	r1, r2
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	6952      	ldr	r2, [r2, #20]
 8002796:	4311      	orrs	r1, r2
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	6992      	ldr	r2, [r2, #24]
 800279c:	4311      	orrs	r1, r2
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	69d2      	ldr	r2, [r2, #28]
 80027a2:	4311      	orrs	r1, r2
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	6a12      	ldr	r2, [r2, #32]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80027b8:	f023 0304 	bic.w	r3, r3, #4
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	6891      	ldr	r1, [r2, #8]
 80027c0:	683a      	ldr	r2, [r7, #0]
 80027c2:	6952      	ldr	r2, [r2, #20]
 80027c4:	0c12      	lsrs	r2, r2, #16
 80027c6:	430a      	orrs	r2, r1
 80027c8:	431a      	orrs	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027d6:	d105      	bne.n	80027e4 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027dc:	4619      	mov	r1, r3
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ffa9 	bl	8002736 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80027e4:	2300      	movs	r3, #0
 80027e6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <LL_USART_IsEnabled>:
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <LL_USART_IsEnabled+0x18>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <LL_USART_IsEnabled+0x1a>
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <LL_USART_SetStopBitsLength>:
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	605a      	str	r2, [r3, #4]
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <LL_USART_SetHWFlowCtrl>:
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	609a      	str	r2, [r3, #8]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_USART_SetBaudRate>:
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
 8002870:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002878:	d11a      	bne.n	80028b0 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	005a      	lsls	r2, r3, #1
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	085b      	lsrs	r3, r3, #1
 8002882:	441a      	add	r2, r3
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	fbb2 f3f3 	udiv	r3, r2, r3
 800288a:	b29b      	uxth	r3, r3
 800288c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8002894:	4013      	ands	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	085b      	lsrs	r3, r3, #1
 800289c:	b29b      	uxth	r3, r3
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	60da      	str	r2, [r3, #12]
}
 80028ae:	e00a      	b.n	80028c6 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	085a      	lsrs	r2, r3, #1
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	441a      	add	r2, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80028be:	b29b      	uxth	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	60da      	str	r2, [r3, #12]
}
 80028c6:	bf00      	nop
 80028c8:	371c      	adds	r7, #28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
	...

080028d4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff ff83 	bl	80027f2 <LL_USART_IsEnabled>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d15b      	bne.n	80029aa <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	4b2f      	ldr	r3, [pc, #188]	@ (80029b4 <LL_USART_Init+0xe0>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	6851      	ldr	r1, [r2, #4]
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	68d2      	ldr	r2, [r2, #12]
 8002902:	4311      	orrs	r1, r2
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	6912      	ldr	r2, [r2, #16]
 8002908:	4311      	orrs	r1, r2
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	6992      	ldr	r2, [r2, #24]
 800290e:	430a      	orrs	r2, r1
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	4619      	mov	r1, r3
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ff7b 	bl	8002818 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	4619      	mov	r1, r3
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ff88 	bl	800283e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a21      	ldr	r2, [pc, #132]	@ (80029b8 <LL_USART_Init+0xe4>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d104      	bne.n	8002940 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002936:	2003      	movs	r0, #3
 8002938:	f7ff fc1a 	bl	8002170 <LL_RCC_GetUSARTClockFreq>
 800293c:	60b8      	str	r0, [r7, #8]
 800293e:	e023      	b.n	8002988 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a1e      	ldr	r2, [pc, #120]	@ (80029bc <LL_USART_Init+0xe8>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d104      	bne.n	8002952 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002948:	200c      	movs	r0, #12
 800294a:	f7ff fc11 	bl	8002170 <LL_RCC_GetUSARTClockFreq>
 800294e:	60b8      	str	r0, [r7, #8]
 8002950:	e01a      	b.n	8002988 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a1a      	ldr	r2, [pc, #104]	@ (80029c0 <LL_USART_Init+0xec>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d104      	bne.n	8002964 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800295a:	2030      	movs	r0, #48	@ 0x30
 800295c:	f7ff fc08 	bl	8002170 <LL_RCC_GetUSARTClockFreq>
 8002960:	60b8      	str	r0, [r7, #8]
 8002962:	e011      	b.n	8002988 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a17      	ldr	r2, [pc, #92]	@ (80029c4 <LL_USART_Init+0xf0>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d104      	bne.n	8002976 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800296c:	20c0      	movs	r0, #192	@ 0xc0
 800296e:	f7ff fce1 	bl	8002334 <LL_RCC_GetUARTClockFreq>
 8002972:	60b8      	str	r0, [r7, #8]
 8002974:	e008      	b.n	8002988 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a13      	ldr	r2, [pc, #76]	@ (80029c8 <LL_USART_Init+0xf4>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d104      	bne.n	8002988 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800297e:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8002982:	f7ff fcd7 	bl	8002334 <LL_RCC_GetUARTClockFreq>
 8002986:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00d      	beq.n	80029aa <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d009      	beq.n	80029aa <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8002996:	2300      	movs	r3, #0
 8002998:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68b9      	ldr	r1, [r7, #8]
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff5d 	bl	8002864 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	efff69f3 	.word	0xefff69f3
 80029b8:	40013800 	.word	0x40013800
 80029bc:	40004400 	.word	0x40004400
 80029c0:	40004800 	.word	0x40004800
 80029c4:	40004c00 	.word	0x40004c00
 80029c8:	40005000 	.word	0x40005000

080029cc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80029d4:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <LL_SetSystemCoreClock+0x1c>)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6013      	str	r3, [r2, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000000 	.word	0x20000000

080029ec <memset>:
 80029ec:	4402      	add	r2, r0
 80029ee:	4603      	mov	r3, r0
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d100      	bne.n	80029f6 <memset+0xa>
 80029f4:	4770      	bx	lr
 80029f6:	f803 1b01 	strb.w	r1, [r3], #1
 80029fa:	e7f9      	b.n	80029f0 <memset+0x4>

080029fc <__libc_init_array>:
 80029fc:	b570      	push	{r4, r5, r6, lr}
 80029fe:	4d0d      	ldr	r5, [pc, #52]	@ (8002a34 <__libc_init_array+0x38>)
 8002a00:	4c0d      	ldr	r4, [pc, #52]	@ (8002a38 <__libc_init_array+0x3c>)
 8002a02:	1b64      	subs	r4, r4, r5
 8002a04:	10a4      	asrs	r4, r4, #2
 8002a06:	2600      	movs	r6, #0
 8002a08:	42a6      	cmp	r6, r4
 8002a0a:	d109      	bne.n	8002a20 <__libc_init_array+0x24>
 8002a0c:	4d0b      	ldr	r5, [pc, #44]	@ (8002a3c <__libc_init_array+0x40>)
 8002a0e:	4c0c      	ldr	r4, [pc, #48]	@ (8002a40 <__libc_init_array+0x44>)
 8002a10:	f000 f818 	bl	8002a44 <_init>
 8002a14:	1b64      	subs	r4, r4, r5
 8002a16:	10a4      	asrs	r4, r4, #2
 8002a18:	2600      	movs	r6, #0
 8002a1a:	42a6      	cmp	r6, r4
 8002a1c:	d105      	bne.n	8002a2a <__libc_init_array+0x2e>
 8002a1e:	bd70      	pop	{r4, r5, r6, pc}
 8002a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a24:	4798      	blx	r3
 8002a26:	3601      	adds	r6, #1
 8002a28:	e7ee      	b.n	8002a08 <__libc_init_array+0xc>
 8002a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a2e:	4798      	blx	r3
 8002a30:	3601      	adds	r6, #1
 8002a32:	e7f2      	b.n	8002a1a <__libc_init_array+0x1e>
 8002a34:	08002aa4 	.word	0x08002aa4
 8002a38:	08002aa4 	.word	0x08002aa4
 8002a3c:	08002aa4 	.word	0x08002aa4
 8002a40:	08002aa8 	.word	0x08002aa8

08002a44 <_init>:
 8002a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a46:	bf00      	nop
 8002a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a4a:	bc08      	pop	{r3}
 8002a4c:	469e      	mov	lr, r3
 8002a4e:	4770      	bx	lr

08002a50 <_fini>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	bf00      	nop
 8002a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a56:	bc08      	pop	{r3}
 8002a58:	469e      	mov	lr, r3
 8002a5a:	4770      	bx	lr
