{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555689033417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555689033428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 17:50:33 2019 " "Processing started: Fri Apr 19 17:50:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555689033428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689033428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689033428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555689043321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_sram_data-behave " "Found design unit 1: write_sram_data-behave" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057134 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_sram_data " "Found entity 1: write_sram_data" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_pack " "Found design unit 1: soc_eq_solver_pack" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057142 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 soc_eq_solver_pack-body " "Found design unit 2: soc_eq_solver_pack-body" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_solver-behave " "Found design unit 1: serial_solver-behave" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057153 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_solver " "Found entity 1: serial_solver" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fifo_data-behave " "Found design unit 1: read_fifo_data-behave" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057165 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fifo_data " "Found entity 1: read_fifo_data" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_solver-behave " "Found design unit 1: parallel_solver-behave" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057175 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_solver " "Found entity 1: parallel_solver" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_reducer-behave " "Found design unit 1: eq_reducer-behave" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057188 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_reducer " "Found entity 1: eq_reducer" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_rearrange-behave " "Found design unit 1: eq_rearrange-behave" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057202 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_rearrange " "Found entity 1: eq_rearrange" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps-rtl " "Found design unit 1: soc_eq_solver_hps-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057224 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps " "Found entity 1: soc_eq_solver_hps" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057235 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller " "Found entity 1: soc_eq_solver_hps_rst_controller" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller_002-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller_002-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057246 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller_002 " "Found entity 1: soc_eq_solver_hps_rst_controller_002" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_irq_mapper " "Found entity 1: soc_eq_solver_hps_irq_mapper" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057469 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057469 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057469 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057469 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057572 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057596 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057607 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057756 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555689057769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057771 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ready " "Found entity 1: soc_eq_solver_hps_ready" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo " "Found entity 1: soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057801 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls " "Found entity 2: soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057801 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_eq_solver_hps_fifo_HPS_to_FPGA " "Found entity 3: soc_eq_solver_hps_fifo_HPS_to_FPGA" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL " "Found entity 1: soc_eq_solver_hps_System_PLL" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL_sys_pll " "Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_Onchip_SRAM " "Found entity 1: soc_eq_solver_hps_Onchip_SRAM" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689057998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689057998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io_border " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io_border" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_design_files/soc_eq_solver_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_design_files/soc_eq_solver_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_system-behave " "Found design unit 1: soc_eq_solver_system-behave" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058192 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_system " "Found entity 1: soc_eq_solver_system" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689058192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689058192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689058199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_eq_solver_system " "Elaborating entity \"soc_eq_solver_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555689058627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN soc_eq_solver_system.vhd(17) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(17): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058632 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK soc_eq_solver_system.vhd(19) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(19): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058632 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT soc_eq_solver_system.vhd(25) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(25): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK soc_eq_solver_system.vhd(27) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(27): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR soc_eq_solver_system.vhd(30) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA soc_eq_solver_system.vhd(31) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(31): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N soc_eq_solver_system.vhd(32) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(32): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE soc_eq_solver_system.vhd(33) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(33): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK soc_eq_solver_system.vhd(34) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(34): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N soc_eq_solver_system.vhd(35) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(35): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM soc_eq_solver_system.vhd(37) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(37): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N soc_eq_solver_system.vhd(38) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(38): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM soc_eq_solver_system.vhd(39) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(39): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N soc_eq_solver_system.vhd(40) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(40): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058633 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK soc_eq_solver_system.vhd(43) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(43): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058634 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD soc_eq_solver_system.vhd(60) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(60): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058634 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR soc_eq_solver_system.vhd(65) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(65): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689058634 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hps_to_fpga_out_csr_address soc_eq_solver_system.vhd(140) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(140): used explicit default value for signal \"hps_to_fpga_out_csr_address\" because signal was never assigned a value" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555689058634 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sram_read_data soc_eq_solver_system.vhd(144) " "Verilog HDL or VHDL warning at soc_eq_solver_system.vhd(144): object \"sram_read_data\" assigned a value but never read" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689058635 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_done soc_eq_solver_system.vhd(153) " "Verilog HDL or VHDL warning at soc_eq_solver_system.vhd(153): object \"store_done\" assigned a value but never read" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689058635 "|soc_eq_solver_system"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058715 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo_data read_fifo_data:u0 " "Elaborating entity \"read_fifo_data\" for hierarchy \"read_fifo_data:u0\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689058766 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arrayCode soc_eq_solver_pack.vhd(211) " "VHDL Variable Declaration warning at soc_eq_solver_pack.vhd(211): used initial value expression for variable \"arrayCode\" because variable was never assigned a value" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 211 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555689058801 "|soc_eq_solver_system|read_fifo_data:u0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_solver parallel_solver:u1 " "Elaborating entity \"parallel_solver\" for hierarchy \"parallel_solver:u1\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689058806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reducer_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reducer_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rearrange_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rearrange_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_rearrange parallel_solver:u1\|eq_rearrange:u1 " "Elaborating entity \"eq_rearrange\" for hierarchy \"parallel_solver:u1\|eq_rearrange:u1\"" {  } { { "../vhdl_design_files/parallel_solver.vhd" "u1" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689058894 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "eq_rearrange.vhd(39) " "VHDL warning at eq_rearrange.vhd(39): constant value overflow" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 39 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 "|soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689058941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_reducer parallel_solver:u1\|eq_reducer:\\GEN_EQ_REDUCER:0:ERX " "Elaborating entity \"eq_reducer\" for hierarchy \"parallel_solver:u1\|eq_reducer:\\GEN_EQ_REDUCER:0:ERX\"" {  } { { "../vhdl_design_files/parallel_solver.vhd" "\\GEN_EQ_REDUCER:0:ERX" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689058949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_sram_data write_sram_data:u7 " "Elaborating entity \"write_sram_data\" for hierarchy \"write_sram_data:u7\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u7" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059049 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689059068 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689059068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps soc_eq_solver_hps:u2 " "Elaborating entity \"soc_eq_solver_hps\" for hierarchy \"soc_eq_solver_hps:u2\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u2" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "arm_a9_hps" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "fpga_interfaces" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_hps_io soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_hps_io\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "hps_io" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_hps_io_border\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" "border" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059199 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689059207 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059207 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059212 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689059226 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059232 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555689059248 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689059248 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555689059248 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059248 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689059262 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689059262 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059284 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059284 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059284 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555689059284 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689059738 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555689059738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689059812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689059812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689059996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555689060014 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_Onchip_SRAM soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram " "Elaborating entity \"soc_eq_solver_hps_Onchip_SRAM\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "onchip_sram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "the_altsyncram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060312 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555689060312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k52 " "Found entity 1: altsyncram_1k52" {  } { { "db/altsyncram_1k52.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/altsyncram_1k52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689060417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689060417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k52 soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated " "Elaborating entity \"altsyncram_1k52\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_System_PLL soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll " "Elaborating entity \"soc_eq_solver_hps_System_PLL\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "system_pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_System_PLL_sys_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll " "Elaborating entity \"soc_eq_solver_hps_System_PLL_sys_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "sys_pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "altera_pll_i" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060554 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555689060568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689060569 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555689060569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "reset_from_locked" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "fifo_hps_to_fpga" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "the_dcfifo_with_controls" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "the_dcfifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689060625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "dual_clock_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689061171 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555689061171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h482.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h482.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h482 " "Found entity 1: dcfifo_h482" {  } { { "db/dcfifo_h482.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h482 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated " "Elaborating entity \"dcfifo_h482\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h482.tdf" "rdptr_g_gray2bin" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_h482.tdf" "rdptr_g1p" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_h482.tdf" "wrptr_g1p" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/altsyncram_46d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_h482.tdf" "fifo_ram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_h482.tdf" "rdaclr" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_h482.tdf" "rs_brp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_h482.tdf" "rs_dgwp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe15 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe15" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_h482.tdf" "ws_dgrp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe18 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe18" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555689061968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689061968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_h482.tdf" "rdempty_eq_comp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689061971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "rdreq_sync_i" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555689062074 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555689062074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ready soc_eq_solver_hps:u2\|soc_eq_solver_hps_ready:ready " "Elaborating entity \"soc_eq_solver_hps_ready\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ready:ready\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "ready" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "mm_interconnect_0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rsp_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rdata_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "router" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "router_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_cmd_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_cmd_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_rsp_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_rsp_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_rsp_width_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689062683 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689062683 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555689062683 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_cmd_width_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062705 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555689062727 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555689062727 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "mm_interconnect_1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ready_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ready_s1_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "ready_s1_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent_rsp_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "router" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "router_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689062991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_cmd_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "cmd_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_cmd_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "cmd_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "crosser" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_irq_mapper soc_eq_solver_hps:u2\|soc_eq_solver_hps_irq_mapper:irq_mapper " "Elaborating entity \"soc_eq_solver_hps_irq_mapper\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_irq_mapper:irq_mapper\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "irq_mapper" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_rst_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller " "Elaborating entity \"soc_eq_solver_hps_rst_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "rst_controller" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "rst_controller" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_rst_controller_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002 " "Elaborating entity \"soc_eq_solver_hps_rst_controller_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "rst_controller_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_eq_solver_hps_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at soc_eq_solver_hps_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689063415 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "rst_controller_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689063418 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } } { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 25 0 0 } } { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 960 0 0 } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689067350 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555689067350 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1555689067350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555689090546 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1555689105603 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1555689105603 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689109834 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555689109834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555689109839 "|soc_eq_solver_system|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555689109839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "642 " "642 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555689128862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.map.smsg " "Generated suppressed messages file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689130593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555689306926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555689306926 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1555689307986 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1555689307986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555689309340 "|soc_eq_solver_system|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555689309340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27721 " "Implemented 27721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "164 " "Implemented 164 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26598 " "Implemented 26598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1555689309422 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "84 " "Implemented 84 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555689309422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555689309422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 307 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555689309595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 17:55:09 2019 " "Processing ended: Fri Apr 19 17:55:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555689309595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555689309595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:04 " "Total CPU time (on all processors): 00:06:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555689309595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555689309595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555689314841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555689314853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 17:55:11 2019 " "Processing started: Fri Apr 19 17:55:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555689314853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555689314853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_eq_solver -c soc_eq_solver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555689314853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555689315828 ""}
{ "Info" "0" "" "Project  = soc_eq_solver" {  } {  } 0 0 "Project  = soc_eq_solver" 0 0 "Fitter" 0 0 1555689315828 ""}
{ "Info" "0" "" "Revision = soc_eq_solver" {  } {  } 0 0 "Revision = soc_eq_solver" 0 0 "Fitter" 0 0 1555689315828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555689316437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_eq_solver 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"soc_eq_solver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555689316705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555689316768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555689316768 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1555689316881 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1555689316881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555689317644 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555689317712 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555689324924 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555689325699 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 323 " "No exact pin location assignment(s) for 72 pins of 323 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1555689326581 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1555689326630 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1555689326630 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1555689344052 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555689346457 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1134 global CLKCTRL_G6 " "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1134 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555689346457 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1555689346457 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 10054 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 10054 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555689346459 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1555689346459 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689346461 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689355422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555689355422 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h482 " "Entity dcfifo_h482" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689355422 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689355422 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555689355422 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1555689355422 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555689355511 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555689355536 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555689355546 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555689355576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1555689355588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356266 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356269 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356269 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555689356274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356276 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356276 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356277 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356277 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356278 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356278 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356278 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356278 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356279 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356279 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356280 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356280 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356280 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356281 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356281 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356281 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356282 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356282 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356282 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356282 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356283 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356283 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356283 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356284 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356284 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356284 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356285 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356285 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356285 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356286 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356286 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356286 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356286 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356287 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356287 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356287 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356288 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356288 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356288 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356289 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356289 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356289 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356289 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356290 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356290 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356291 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356291 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356292 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356292 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356292 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356293 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356293 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356294 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356294 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356295 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356295 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356296 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356296 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356297 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356298 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356298 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356299 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356299 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356299 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356300 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356300 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356300 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356300 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356301 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356301 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356301 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356302 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356302 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356302 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356303 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356303 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356303 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356303 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356304 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356304 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356304 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356305 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356305 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356305 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356305 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689356306 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1555689356306 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689356435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1555689356435 "|soc_eq_solver_system|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689356435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1555689356435 "|soc_eq_solver_system|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689356435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1555689356435 "|soc_eq_solver_system|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689356435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1555689356435 "|soc_eq_solver_system|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689356439 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1555689356439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555689356849 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1555689356849 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555689356894 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1555689356894 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689356898 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1555689356898 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1555689356902 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555689356903 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1555689356903 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555689358100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555689358103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555689358115 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555689358149 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555689358335 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1555689358336 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1555689358336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555689358336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555689358402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555689358444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555689358477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555689361641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2100 DSP block " "Packed 2100 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1555689361676 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2100 " "Created 2100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1555689361676 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555689361676 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555689363312 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1555689363312 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:39 " "Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689363315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555689370142 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1555689375866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:39 " "Fitter placement preparation operations ending: elapsed time is 00:01:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689470085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555689509866 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555689560969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689560970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555689570809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555689594667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555689594667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1555689624501 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555689624501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689624511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.40 " "Total time spent on timing analysis during the Fitter is 9.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555689669942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555689670485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555689688277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555689688295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555689705132 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:28 " "Fitter post-fit operations ending: elapsed time is 00:01:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555689757204 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555689759189 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "94 " "Following 94 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555689759642 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1555689759642 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1555689759649 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1555689759649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.fit.smsg " "Generated suppressed messages file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555689761767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 226 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7933 " "Peak virtual memory: 7933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555689770737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:02:50 2019 " "Processing ended: Fri Apr 19 18:02:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555689770737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:39 " "Elapsed time: 00:07:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555689770737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:08 " "Total CPU time (on all processors): 00:21:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555689770737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555689770737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555689773262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555689773274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:02:53 2019 " "Processing started: Fri Apr 19 18:02:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555689773274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555689773274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_eq_solver -c soc_eq_solver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555689773274 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555689799773 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1555689801742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5190 " "Peak virtual memory: 5190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555689802175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:03:22 2019 " "Processing ended: Fri Apr 19 18:03:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555689802175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555689802175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555689802175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555689802175 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555689803264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555689806763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555689806776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:03:23 2019 " "Processing started: Fri Apr 19 18:03:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555689806776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1555689806776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_eq_solver -c soc_eq_solver " "Command: quartus_sta soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1555689806776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1555689807231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1555689812943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689812999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689812999 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689816468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555689816468 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h482 " "Entity dcfifo_h482" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689816468 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555689816468 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555689816468 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1555689816468 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555689816576 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555689816615 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555689816632 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555689816684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1555689816721 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1555689816722 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689817344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817445 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817449 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817449 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1555689817451 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555689817462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817464 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817465 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817465 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817465 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817466 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817466 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817466 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817467 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817467 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817467 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817468 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817468 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817468 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817469 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817469 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817469 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817470 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817470 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817470 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817470 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817471 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817471 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817471 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817471 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817472 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817472 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817472 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817473 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817473 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817473 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817473 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817474 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817474 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817474 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817475 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817475 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817475 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817475 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817476 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817476 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817476 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817477 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817477 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817477 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817477 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817478 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817478 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817478 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817479 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817479 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817479 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817479 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817480 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817480 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817480 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817481 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817481 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817481 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817482 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817482 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817482 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817483 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817483 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817483 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817483 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817484 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817484 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817484 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817485 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817485 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817485 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817485 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817486 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817486 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817486 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817486 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817487 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817487 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817487 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817487 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817488 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817488 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817488 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817488 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817489 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1555689817489 ""}  } { { "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1555689817489 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689817635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689817635 "|soc_eq_solver_system|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689817635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689817635 "|soc_eq_solver_system|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689817635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689817635 "|soc_eq_solver_system|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689817635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689817635 "|soc_eq_solver_system|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689817638 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555689817638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689817854 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689817854 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555689817901 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689817901 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689817904 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689817904 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1555689817913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555689817970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689818016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689818026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689818037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689818048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689818058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689818058 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1555689818416 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689819168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820751 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689820751 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689820808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689820859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689820859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689821353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689821353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689821353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689821353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689821353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689821353 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689821433 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1555689821434 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555689821635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555689821751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555689846725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689848875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689848875 "|soc_eq_solver_system|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689848875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689848875 "|soc_eq_solver_system|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689848875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689848875 "|soc_eq_solver_system|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689848875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689848875 "|soc_eq_solver_system|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689848878 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555689848878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689848883 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689848883 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555689848918 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689848918 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689848921 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689848921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689849013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689849054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689849096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689849138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689849177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689849177 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1555689849629 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689850293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689851801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689851887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689851974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689851974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689852063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689852063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689852063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689852063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689852063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689852063 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1555689852183 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Timing Analyzer" 0 0 1555689852184 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1555689852184 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Timing Analyzer" 0 0 1555689852184 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Timing Analyzer" 0 0 1555689852184 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555689852454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555689852752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555689877771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689879826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689879826 "|soc_eq_solver_system|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689879826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689879826 "|soc_eq_solver_system|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689879826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689879826 "|soc_eq_solver_system|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689879826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689879826 "|soc_eq_solver_system|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689879829 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555689879829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689879833 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689879833 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555689879870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689879869 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689879872 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689879872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689879950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689879950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689879950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689879950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689880022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689880095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689880169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689880239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689880239 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1555689880774 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689881419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689883093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883209 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689883209 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689883333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689883451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689883451 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689883592 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1555689883592 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Timing Analyzer" 0 0 1555689883592 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Timing Analyzer" 0 0 1555689883592 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1555689883592 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1555689883593 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Timing Analyzer" 0 0 1555689883593 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1555689883593 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1555689883593 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Timing Analyzer" 0 0 1555689883593 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555689883923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689885336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689885336 "|soc_eq_solver_system|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689885336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689885336 "|soc_eq_solver_system|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689885336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689885336 "|soc_eq_solver_system|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1555689885336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1555689885336 "|soc_eq_solver_system|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555689885340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555689885340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689885344 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689885344 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u2\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555689885381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689885381 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555689885383 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1555689885383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689885489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689885588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689885690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689885793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555689885890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555689885890 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1555689886586 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689887230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689889354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689889493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689889629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u2\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1555689889769 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555689889769 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u2\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1555689889931 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Timing Analyzer" 0 0 1555689889932 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1555689889932 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1555689889932 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1555689889932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555689894930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555689894935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 171 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6126 " "Peak virtual memory: 6126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555689896207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:04:56 2019 " "Processing ended: Fri Apr 19 18:04:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555689896207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555689896207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:20 " "Total CPU time (on all processors): 00:03:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555689896207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555689896207 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 704 s " "Quartus Prime Full Compilation was successful. 0 errors, 704 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555689898618 ""}
