Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi , Davide Patti, Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip, IEEE Transactions on Computers, v.57 n.6, p.809-820, June 2008[doi>10.1109/TC.2008.38]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Huei-Wen Ferng , Jin-Fu Chang, Connection-wise end-to-end performance analysis of queuing networks with MMPP inputs, Performance Evaluation, v.43 n.1, p.39-62, Jan. 2001[doi>10.1016/S0166-5316(00)00036-5]
Wolfgang Fischer , Kathleen Meier-Hellstern, The Markov-modulated Poisson process (MMPP) cookbook, Performance Evaluation, v.18 n.2, p.149-171, Sept. 1993[doi>10.1016/0166-5316(93)90035-S]
Cristian Grecu , Partha Pratim Pande , André Ivanov , Res Saleh, Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988999]
Heffes, H. 1980. A class of data traffic processes-covariance function characterization and related queueing results. Bell Syst. Tech. J. 59, 897--929.
H. Heffes , D. Lucantoni, A Markov Modulated Characterization of Packetized Voice and Data Traffic and Related Statistical Multiplexer Performance, IEEE Journal on Selected Areas in Communications, v.4 n.6, p.856-868, September 2006[doi>10.1109/JSAC.1986.1146393]
Bahman Javadi , Mohammad K. Akbari , Jemal H. Abawajy, A performance model for analysis of heterogeneous multi-cluster systems, Parallel Computing, v.32 n.11-12, p.831-851, December, 2006[doi>10.1016/j.parco.2006.09.006]
Nachiket Kapre , Nikil Mehta , Michael deLorimier , Raphael Rubin , Henry Barnor , Michael J. Wilson , Michael Wrighton , Andre DeHon, Packet Switched vs. Time Multiplexed FPGA Overlay Networks, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.205-216, April 24-26, 2006[doi>10.1109/FCCM.2006.55]
Leonard Kleinrock, Theory, Volume 1, Queueing Systems, Wiley-Interscience, 1975
Avinash Karanth Kodi , Ashwini Sarathy , Ahmed Louri, Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance Analysis, IEEE Transactions on Computers, v.57 n.9, p.1169-1181, September 2008[doi>10.1109/TC.2008.77]
Hyung Gyu Lee , Umit Y. Ogras , Radu Marculescu , Naehyuck Chang, Design space exploration and prototyping for on-chip multimedia applications, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146949]
Lin, X.-Y., Chung, Y.-C., and Huang, T.-Y. 2004. A multiple LID routing scheme for fat-tree-based Infiniband networks. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS'04), CD-ROM.
Liu, K.-H., Ling, X., Shen, X., and Mark, J. W. 2008. Performance analysis of prioritized MAC in UWB WPAN with bursty multimedia traffic. IEEE Trans. Vehic. Tech. 57, 2462--2473.
Deepak Majeti , Aditya Pasalapudi , Kishore Yalamanchili, Low Energy Tree Based Network on Chip Architectures Using Homogeneous Routers for Bandwidth and Latency Constrained Multimedia Applications, Proceedings of the 2009 Second International Conference on Emerging Trends in Engineering & Technology, p.358-363, December 16-18, 2009[doi>10.1109/ICETET.2009.139]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Hiroki Matsutani , Michihiro Koibuchi , Yutaka Yamada , D. Frank Hsu , Hideharu Amano, Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network, IEEE Transactions on Parallel and Distributed Systems, v.20 n.8, p.1126-1141, August 2009[doi>10.1109/TPDS.2008.233]
Meier-Hellstern, K. S. 1989. The Analysis of a queue arising in overflow models. IEEE Trans. Commun. 37, 367--372.
Geyong Min , Mohamed Ould-Khaoua, Performance modelling and evaluation of virtual channels in multicomputer networks with bursty traffic, Performance Evaluation, v.58 n.2+3, p.143-162, November 2004[doi>10.1016/j.peva.2004.07.011]
M. Mirza-Aghatabar , S. Koohi , S. Hessabi , M. Pedram, An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.19-26, August 29-31, 2007[doi>10.1109/DSD.2007.28]
Mahmoud Moadeli , Alireza Shahrabi , Wim Vanderbauwhede , Partha Maji, An analytical performance model for the Spidergon NoC with virtual channels, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.1, p.16-26, January, 2010[doi>10.1016/j.sysarc.2009.10.002]
Umit Y. Ogras , Radu Marculescu, Analysis and optimization of prediction-based flow control in networks-on-chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-28, January 2008[doi>10.1145/1297666.1297677]
Mohamed Ould-Khaoua , Hamid Sarbazi-Azad, An Analytical Model of Adaptive Wormhole Routing in Hypercubes in the Presence of Hot Spot Traffic, IEEE Transactions on Parallel and Distributed Systems, v.12 n.3, p.283-292, March 2001[doi>10.1109/71.914770]
Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]
Huan-Kai Peng , Youn-Long Lin, An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitration, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.4, p.1-39, March 2010[doi>10.1145/1721695.1721701]
Pfister, G. J. and Norton, V. A. 1985. Hot-spot contention and combining in multistage interconnection networks. IEEE Trans. Comput. 34, 943--948.
Salminen, E., Kulmala, A., and Hamalainen, T. D. 2008. Survey of network-on-chip proposals. White Paper, OCP-IP.
Daniel Sanchez , George Michelogiannakis , Christos Kozyrakis, An analysis of on-chip interconnection networks for large-scale chip multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.1, p.1-28, April 2010[doi>10.1145/1756065.1736069]
Hamid Sarbazi-Azad , Mohamed Ould-Khaoua , Lewis M. Mackenzie, Analytical Modeling of Wormhole-Routed k-Ary n-Cubes in the Presence of Hot-Spot Traffic, IEEE Transactions on Computers, v.50 n.7, p.623-634, July 2001[doi>10.1109/12.936230]
M. D. Schroeder , A. D. Birrell , M. Burrows , H. Murray , R. M. Needham , T. L. Rodeheffer , E. H. Satterthwaite , C. P. Thacker, Autonet: a high-speed, self-configuring local area network using point-to-point links, IEEE Journal on Selected Areas in Communications, v.9 n.8, p.1318-1335, September 2006[doi>10.1109/49.105178]
Shah-Heydari, S. and Le-Ngoc, T. 2000. MMPP models for multimedia traffic. Telecommun. Syst. 15, 273--293.
Sami Taktak , Jean-Lou Desbarbieux , Emmanuelle Encrenaz, A tool for automatic detection of deadlock in wormhole networks on chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-22, January 2008[doi>10.1145/1297666.1297672]
Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514116]
Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004[doi>10.1109/TVLSI.2003.820523]
Wang, Z., Xu, J., Wu, X., Ye, Y., Zhang, W., Liu, W., Nikdast, M., Wang, X., and Wang, Z. 2012. A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip. In Proceedings of the 2012 IEEE Optical Interconnects Conference, 100--101.
Yulei Wu , Geyong Min , Mohamed Ould-Khaoua , Hao Yin, Analytical Modelling of Pipelined Circuit Switching with Bursty and Hot-Spot Traffic, Proceedings of the 2008 10th IEEE International Conference on High Performance Computing and Communications, p.470-477, September 25-27, 2008[doi>10.1109/HPCC.2008.131]
Yulei Wu , Geyong Min , Mohamed Ould-Khaoua , Hao Yin, Modelling and analysis of pipelined circuit switching in interconnection networks with bursty traffic and hot-spot destinations, Journal of Systems and Software, v.84 n.12, p.2097-2106, December, 2011[doi>10.1016/j.jss.2011.05.045]
Yong Xiong , S. Liu , P. Sun, On the defense of the distributed denial of service attacks: an on-off feedback control approach, IEEE Transactions on Systems, Man, and Cybernetics, Part A: Systems and Humans, v.31 n.4, p.282-293, July 2001[doi>10.1109/3468.935045]
Yu Zhang , Alex K. Jones, Non-uniform fat-meshes for chip multiprocessors, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-8, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161093]
