Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 10 11:12:12 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.606    -1604.763                    996                 2213        0.081        0.000                      0                 2213        3.000        0.000                       0                   488  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.606     -395.164                     94                  672        0.262        0.000                      0                  672        3.000        0.000                       0                   130  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.673        0.000                      0                   66        0.171        0.000                      0                   66        4.500        0.000                       0                    28  
  clkout3          74.270        0.000                      0                  357        0.081        0.000                      0                  357       38.750        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       sys_clk_pin         0.551        0.000                      0                    8        0.807        0.000                      0                    8  
clkout3       sys_clk_pin         3.166        0.000                      0                   64        0.321        0.000                      0                   64  
sys_clk_pin   clkout3            -4.005    -1209.599                    902                 1117        0.336        0.000                      0                 1117  
clkout0       clkout3             5.915        0.000                      0                    1        0.837        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           94  Failing Endpoints,  Worst Slack       -6.606ns,  Total Violation     -395.164ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.606ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 5.070ns (30.595%)  route 11.501ns (69.405%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.834    mips/dp/BT_carry__4_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.948    mips/dp/BT_carry__5_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  mips/dp/BT_carry__6/O[1]
                         net (fo=1, routed)           0.292    21.574    mips/dp/pcm/newPC1[29]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.303    21.877 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    21.877    mips/dp/pcm/newPC[30]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X85Y148        FDCE (Setup_fdce_C_D)        0.031    15.272    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -21.877    
  -------------------------------------------------------------------
                         slack                                 -6.606    

Slack (VIOLATED) :        -6.504ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 4.974ns (30.202%)  route 11.495ns (69.798%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.834    mips/dp/BT_carry__4_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.948    mips/dp/BT_carry__5_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.187 r  mips/dp/BT_carry__6/O[2]
                         net (fo=1, routed)           0.287    21.474    mips/dp/pcm/newPC1[30]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.302    21.776 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.776    mips/dp/pcm/newPC[31]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X85Y148        FDCE (Setup_fdce_C_D)        0.031    15.272    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                 -6.504    

Slack (VIOLATED) :        -6.488ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.454ns  (logic 4.954ns (30.107%)  route 11.500ns (69.893%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.834    mips/dp/BT_carry__4_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.948    mips/dp/BT_carry__5_n_0
    SLICE_X82Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.170 r  mips/dp/BT_carry__6/O[0]
                         net (fo=1, routed)           0.292    21.462    mips/dp/pcm/newPC1[28]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.299    21.761 r  mips/dp/pcm/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    21.761    mips/dp/pcm/newPC[29]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X85Y148        FDCE (Setup_fdce_C_D)        0.032    15.273    mips/dp/pcm/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -21.761    
  -------------------------------------------------------------------
                         slack                                 -6.488    

Slack (VIOLATED) :        -6.470ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.436ns  (logic 4.938ns (30.044%)  route 11.498ns (69.956%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.834    mips/dp/BT_carry__4_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.147 r  mips/dp/BT_carry__5/O[3]
                         net (fo=1, routed)           0.289    21.436    mips/dp/pcm/newPC1[27]
    SLICE_X85Y147        LUT6 (Prop_lut6_I5_O)        0.306    21.742 r  mips/dp/pcm/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.742    mips/dp/pcm/newPC[28]
    SLICE_X85Y147        FDCE                                         r  mips/dp/pcm/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y147        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X85Y147        FDCE (Setup_fdce_C_D)        0.031    15.272    mips/dp/pcm/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                 -6.470    

Slack (VIOLATED) :        -6.453ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.468ns  (logic 4.956ns (30.094%)  route 11.512ns (69.906%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.834 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.834    mips/dp/BT_carry__4_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.168 r  mips/dp/BT_carry__5/O[1]
                         net (fo=1, routed)           0.303    21.471    mips/dp/pcm/newPC1[25]
    SLICE_X84Y147        LUT6 (Prop_lut6_I5_O)        0.303    21.774 r  mips/dp/pcm/Q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.774    mips/dp/pcm/newPC[26]
    SLICE_X84Y147        FDCE                                         r  mips/dp/pcm/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X84Y147        FDCE                                         r  mips/dp/pcm/Q_reg[26]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X84Y147        FDCE (Setup_fdce_C_D)        0.081    15.322    mips/dp/pcm/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -21.774    
  -------------------------------------------------------------------
                         slack                                 -6.453    

Slack (VIOLATED) :        -6.450ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.461ns  (logic 4.596ns (27.920%)  route 11.865ns (72.080%))
  Logic Levels:           25  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.805 r  mips/dp/BT_carry__2/O[3]
                         net (fo=1, routed)           0.657    21.462    mips/dp/pcm/newPC1[15]
    SLICE_X84Y147        LUT6 (Prop_lut6_I5_O)        0.306    21.768 r  mips/dp/pcm/Q[16]_i_1/O
                         net (fo=1, routed)           0.000    21.768    mips/dp/pcm/newPC[16]
    SLICE_X84Y147        FDCE                                         r  mips/dp/pcm/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.595    15.017    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X84Y147        FDCE                                         r  mips/dp/pcm/Q_reg[16]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X84Y147        FDCE (Setup_fdce_C_D)        0.077    15.318    mips/dp/pcm/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                 -6.450    

Slack (VIOLATED) :        -6.379ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.343ns  (logic 4.842ns (29.627%)  route 11.501ns (70.373%))
  Logic Levels:           27  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 r  mips/dp/BT_carry__4/O[1]
                         net (fo=1, routed)           0.292    21.346    mips/dp/pcm/newPC1[21]
    SLICE_X85Y146        LUT6 (Prop_lut6_I5_O)        0.303    21.649 r  mips/dp/pcm/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    21.649    mips/dp/pcm/newPC[22]
    SLICE_X85Y146        FDPE                                         r  mips/dp/pcm/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y146        FDPE                                         r  mips/dp/pcm/Q_reg[22]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X85Y146        FDPE (Setup_fdpe_C_D)        0.031    15.271    mips/dp/pcm/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -6.379    

Slack (VIOLATED) :        -6.373ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 4.728ns (28.857%)  route 11.656ns (71.143%))
  Logic Levels:           26  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.940 r  mips/dp/BT_carry__3/O[1]
                         net (fo=1, routed)           0.447    21.387    mips/dp/pcm/newPC1[17]
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.303    21.690 r  mips/dp/pcm/Q[18]_i_1/O
                         net (fo=1, routed)           0.000    21.690    mips/dp/pcm/newPC[18]
    SLICE_X84Y146        FDCE                                         r  mips/dp/pcm/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  mips/dp/pcm/Q_reg[18]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.077    15.317    mips/dp/pcm/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -21.690    
  -------------------------------------------------------------------
                         slack                                 -6.373    

Slack (VIOLATED) :        -6.371ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.336ns  (logic 4.824ns (29.530%)  route 11.512ns (70.470%))
  Logic Levels:           27  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.720    mips/dp/BT_carry__3_n_0
    SLICE_X82Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.033 r  mips/dp/BT_carry__4/O[3]
                         net (fo=1, routed)           0.303    21.336    mips/dp/pcm/newPC1[23]
    SLICE_X85Y145        LUT6 (Prop_lut6_I5_O)        0.306    21.642 r  mips/dp/pcm/Q[24]_i_1/O
                         net (fo=1, routed)           0.000    21.642    mips/dp/pcm/newPC[24]
    SLICE_X85Y145        FDCE                                         r  mips/dp/pcm/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y145        FDCE                                         r  mips/dp/pcm/Q_reg[24]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X85Y145        FDCE (Setup_fdce_C_D)        0.031    15.271    mips/dp/pcm/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -21.642    
  -------------------------------------------------------------------
                         slack                                 -6.371    

Slack (VIOLATED) :        -6.368ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.381ns  (logic 4.710ns (28.753%)  route 11.671ns (71.247%))
  Logic Levels:           26  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704     5.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456     5.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558     7.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000     7.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934     8.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299     8.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395     9.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124     9.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567     9.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.369    11.467    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X79Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.591 f  mips/dp/pcm/mem_reg_0_63_0_2_i_126/O
                         net (fo=5, routed)           0.637    12.228    mips/dp/pcm/mem_reg_0_63_0_2_i_126_n_0
    SLICE_X76Y133        LUT3 (Prop_lut3_I2_O)        0.124    12.352 f  mips/dp/pcm/mem_reg_0_31_0_0_i_15/O
                         net (fo=1, routed)           0.165    12.517    mips/dp/pcm/mem_reg_0_31_0_0_i_15_n_0
    SLICE_X76Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.641 f  mips/dp/pcm/mem_reg_0_31_0_0_i_13/O
                         net (fo=2, routed)           0.676    13.317    mips/dp/pcm/mem_reg_0_31_0_0_i_13_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.441 f  mips/dp/pcm/mem_reg_0_31_0_0_i_12/O
                         net (fo=1, routed)           0.316    13.757    mips/dp/pcm/mem_reg_0_31_0_0_i_12_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    13.881 r  mips/dp/pcm/mem_reg_0_31_0_0_i_9/O
                         net (fo=1, routed)           0.149    14.030    mips/dp/pcm/mem_reg_0_31_0_0_i_9_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.154 r  mips/dp/pcm/mem_reg_0_31_0_0_i_4/O
                         net (fo=1, routed)           0.154    14.308    mips/dp/pcm/mem_reg_0_31_0_0_i_4_n_0
    SLICE_X81Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.432 r  mips/dp/pcm/mem_reg_0_31_0_0_i_2/O
                         net (fo=53, routed)          1.031    15.463    mips/dp/pcm/Q_reg[7]_2[6]
    SLICE_X81Y142        LUT6 (Prop_lut6_I0_O)        0.124    15.587 r  mips/dp/pcm/BT_carry_i_12/O
                         net (fo=1, routed)           0.433    16.020    mips/dp/pcm/BT_carry_i_12_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I3_O)        0.124    16.144 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.294    16.438    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.124    16.562 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.263    16.825    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.862    17.811    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.935 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.403    18.338    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.124    18.462 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.433    18.896    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124    19.020 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.570    19.590    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124    19.714 r  mips/dp/pcm/BT_carry_i_3/O
                         net (fo=1, routed)           0.000    19.714    mips/dp/pcm_n_153
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    20.264    mips/dp/BT_carry_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.378    mips/dp/BT_carry__0_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.492    mips/dp/BT_carry__1_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.606 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.606    mips/dp/BT_carry__2_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.919 r  mips/dp/BT_carry__3/O[3]
                         net (fo=1, routed)           0.462    21.381    mips/dp/pcm/newPC1[19]
    SLICE_X84Y145        LUT6 (Prop_lut6_I5_O)        0.306    21.687 r  mips/dp/pcm/Q[20]_i_1/O
                         net (fo=1, routed)           0.000    21.687    mips/dp/pcm/newPC[20]
    SLICE_X84Y145        FDCE                                         r  mips/dp/pcm/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X84Y145        FDCE                                         r  mips/dp/pcm/Q_reg[20]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X84Y145        FDCE (Setup_fdce_C_D)        0.079    15.319    mips/dp/pcm/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -21.687    
  -------------------------------------------------------------------
                         slack                                 -6.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.599     1.518    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y140        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mips/dp/pcm/Q_reg[0]/Q
                         net (fo=2, routed)           0.167     1.827    mips/dp/pcm/pc[0]
    SLICE_X83Y140        LUT5 (Prop_lut5_I4_O)        0.045     1.872 r  mips/dp/pcm/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    mips/dp/pcm/newPC[0]
    SLICE_X83Y140        FDCE                                         r  mips/dp/pcm/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.036    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y140        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X83Y140        FDCE (Hold_fdce_C_D)         0.091     1.609    mips/dp/pcm/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.601     1.520    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/pcm/Q_reg[29]/Q
                         net (fo=2, routed)           0.170     1.832    mips/dp/pcm/pc[29]
    SLICE_X85Y148        LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  mips/dp/pcm/Q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.877    mips/dp/pcm/newPC[29]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.873     2.038    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X85Y148        FDCE (Hold_fdce_C_D)         0.092     1.612    mips/dp/pcm/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.601     1.520    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/pcm/Q_reg[30]/Q
                         net (fo=2, routed)           0.231     1.893    mips/dp/pcm/pc[30]
    SLICE_X85Y148        LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.938    mips/dp/pcm/newPC[30]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.873     2.038    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X85Y148        FDCE (Hold_fdce_C_D)         0.092     1.612    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.601     1.520    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y147        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/pcm/Q_reg[28]/Q
                         net (fo=2, routed)           0.231     1.893    mips/dp/pcm/pc[28]
    SLICE_X85Y147        LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  mips/dp/pcm/Q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.938    mips/dp/pcm/newPC[28]
    SLICE_X85Y147        FDCE                                         r  mips/dp/pcm/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.873     2.038    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y147        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X85Y147        FDCE (Hold_fdce_C_D)         0.092     1.612    mips/dp/pcm/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.601     1.520    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/pcm/Q_reg[31]/Q
                         net (fo=2, routed)           0.232     1.894    mips/dp/pcm/pc[31]
    SLICE_X85Y148        LUT6 (Prop_lut6_I3_O)        0.045     1.939 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.939    mips/dp/pcm/newPC[31]
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.873     2.038    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y148        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X85Y148        FDCE (Hold_fdce_C_D)         0.092     1.612    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.267%)  route 0.472ns (71.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.599     1.518    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y140        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mips/dp/pcm/Q_reg[0]/Q
                         net (fo=2, routed)           0.169     1.829    mips/dp/pcm/pc[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.303     2.176    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.700    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.474%)  route 0.491ns (72.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.599     1.518    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y140        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mips/dp/pcm/Q_reg[0]/Q
                         net (fo=2, routed)           0.169     1.829    mips/dp/pcm/pc[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.322     2.195    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.697    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.431ns (60.762%)  route 0.278ns (39.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.901 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=4, routed)           0.278     2.180    mips/dp/pcm/ReadData10[5]
    SLICE_X79Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.225 r  mips/dp/pcm/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.225    mips/dp/pcm/newPC[5]
    SLICE_X79Y141        FDCE                                         r  mips/dp/pcm/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y141        FDCE                                         r  mips/dp/pcm/Q_reg[5]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X79Y141        FDCE (Hold_fdce_C_D)         0.092     1.642    mips/dp/pcm/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.512ns (68.050%)  route 0.240ns (31.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.909 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.240     2.150    mips/dp/pcm/ReadData10[2]
    SLICE_X79Y142        LUT6 (Prop_lut6_I1_O)        0.118     2.268 r  mips/dp/pcm/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.268    mips/dp/pcm/newPC[2]
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X79Y142        FDCE (Hold_fdce_C_D)         0.092     1.642    mips/dp/pcm/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.431ns (52.080%)  route 0.397ns (47.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X80Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.901 r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/O
                         net (fo=2, routed)           0.397     2.298    mips/dp/pcm/ReadData10[23]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.045     2.343 r  mips/dp/pcm/Q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.343    mips/dp/pcm/newPC[23]
    SLICE_X84Y146        FDCE                                         r  mips/dp/pcm/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  mips/dp/pcm/Q_reg[23]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.121     1.678    mips/dp/pcm/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.665    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y140    mips/dp/pcm/Q_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y143    mips/dp/pcm/Q_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y143    mips/dp/pcm/Q_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y143    mips/dp/pcm/Q_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X84Y145    mips/dp/pcm/Q_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X84Y145    mips/dp/pcm/Q_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y144    mips/dp/pcm/Q_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X84Y147    mips/dp/pcm/Q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y144    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y145    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y141    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y141    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y141    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y142    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y142    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y142    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y142    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y141    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf100/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.779ns (34.050%)  route 1.509ns (65.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 13.334 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.699     6.411    clockdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.301     6.712 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.810     7.522    clockdv/not_clock_enable
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clockdv/buf100/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clockdv/buf100/I0
                         clock pessimism              0.094    13.428    
                         clock uncertainty           -0.074    13.354    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    13.195    clockdv/buf100
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[0]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[1]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.828ns (22.409%)  route 2.867ns (77.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.780     9.010    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.593    15.018    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.273    15.291    
                         clock uncertainty           -0.074    15.218    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.524    14.694    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.348%)  route 2.877ns (77.652%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.790     9.020    display/vga/xy/y[9]_i_1_n_0
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.594    15.019    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
                         clock pessimism              0.273    15.292    
                         clock uncertainty           -0.074    15.219    
    SLICE_X87Y135        FDRE (Setup_fdre_C_R)       -0.429    14.790    display/vga/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.348%)  route 2.877ns (77.652%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.790     9.020    display/vga/xy/y[9]_i_1_n_0
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.594    15.019    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism              0.273    15.292    
                         clock uncertainty           -0.074    15.219    
    SLICE_X87Y135        FDRE (Setup_fdre_C_R)       -0.429    14.790    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.828ns (24.260%)  route 2.585ns (75.740%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.482     7.254    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.124     7.378 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.319     7.697    display/vga/xy/x[9]_i_4_n_0
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.286     8.106    display/vga/xy/y[9]_i_2_n_0
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.498     8.728    display/vga/xy/y[9]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  display/vga/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.594    15.019    display/vga/xy/CLK
    SLICE_X88Y135        FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism              0.273    15.292    
                         clock uncertainty           -0.074    15.219    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.524    14.695    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.295%)  route 0.090ns (32.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X86Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          0.090     1.752    display/vga/xy/Q[0]
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  display/vga/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    display/vga/xy/p_0_in[5]
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X87Y134        FDRE (Hold_fdre_C_D)         0.092     1.625    display/vga/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.028%)  route 0.146ns (43.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/x_reg[5]/Q
                         net (fo=84, routed)          0.146     1.807    display/vga/xy/Q[1]
    SLICE_X89Y134        LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  display/vga/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    display/vga/xy/p_0_in[6]
    SLICE_X89Y134        FDRE                                         r  display/vga/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X89Y134        FDRE                                         r  display/vga/xy/x_reg[6]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X89Y134        FDRE (Hold_fdre_C_D)         0.091     1.625    display/vga/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.937%)  route 0.161ns (46.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.598     1.519    display/vga/xy/CLK
    SLICE_X87Y133        FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           0.161     1.822    display/vga/xy/x__0[0]
    SLICE_X87Y134        LUT3 (Prop_lut3_I1_O)        0.048     1.870 r  display/vga/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    display/vga/xy/p_0_in[2]
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X87Y134        FDRE (Hold_fdre_C_D)         0.107     1.641    display/vga/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.598     1.519    display/vga/xy/CLK
    SLICE_X87Y133        FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           0.161     1.822    display/vga/xy/x__0[0]
    SLICE_X87Y134        LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  display/vga/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    display/vga/xy/p_0_in[1]
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[1]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X87Y134        FDRE (Hold_fdre_C_D)         0.091     1.625    display/vga/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.464%)  route 0.115ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y136        FDRE                                         r  display/vga/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  display/vga/xy/x_reg[7]/Q
                         net (fo=9, routed)           0.115     1.763    display/vga/xy/Q[2]
    SLICE_X87Y136        LUT6 (Prop_lut6_I5_O)        0.099     1.862 r  display/vga/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display/vga/xy/p_0_in[8]
    SLICE_X87Y136        FDRE                                         r  display/vga/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.869     2.037    display/vga/xy/CLK
    SLICE_X87Y136        FDRE                                         r  display/vga/xy/x_reg[8]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X87Y136        FDRE (Hold_fdre_C_D)         0.091     1.611    display/vga/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.957%)  route 0.177ns (46.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clockdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.177     1.825    clockdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.868 r  clockdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clockdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.133     1.617    clockdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/vga/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.175     1.860    display/vga/xy/y_reg_n_0_[0]
    SLICE_X88Y134        LUT5 (Prop_lut5_I1_O)        0.043     1.903 r  display/vga/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    display/vga/xy/y[4]_i_1_n_0
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)         0.131     1.651    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/vga/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/CLK
    SLICE_X89Y135        FDRE                                         r  display/vga/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.841    display/vga/clk_count[0]
    SLICE_X89Y135        LUT2 (Prop_lut2_I0_O)        0.042     1.883 r  display/vga/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    display/vga/p_0_in_0[1]
    SLICE_X89Y135        FDRE                                         r  display/vga/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.869     2.037    display/vga/CLK
    SLICE_X89Y135        FDRE                                         r  display/vga/clk_count_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X89Y135        FDRE (Hold_fdre_C_D)         0.107     1.627    display/vga/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.172     1.857    display/vga/xy/y[5]
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  display/vga/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    display/vga/xy/p_0_in__0[5]
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)         0.121     1.641    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/vga/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.175     1.860    display/vga/xy/y_reg_n_0_[0]
    SLICE_X88Y134        LUT4 (Prop_lut4_I1_O)        0.045     1.905 r  display/vga/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    display/vga/xy/p_0_in__0[3]
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.868     2.036    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y134        FDRE (Hold_fdre_C_D)         0.121     1.641    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y135    display/vga/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y135    display/vga/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y133    display/vga/xy/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y134    display/vga/xy/x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y133    display/vga/xy/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y134    display/vga/xy/x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y134    display/vga/xy/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y134    display/vga/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y134    display/vga/xy/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y134    display/vga/xy/y_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y135    display/vga/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y135    display/vga/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y135    display/vga/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y135    display/vga/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y133    display/vga/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y134    display/vga/xy/x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       74.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.270ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.138ns (20.847%)  route 4.321ns (79.153%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.632     5.236    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X10Y142        FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.518     5.754 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/Q
                         net (fo=2, routed)           0.969     6.723    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[10]
    SLICE_X8Y142         LUT4 (Prop_lut4_I3_O)        0.124     6.847 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.667     7.514    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X8Y141         LUT5 (Prop_lut5_I4_O)        0.124     7.638 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.427     8.065    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I5_O)        0.124     8.189 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.919     9.108    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.796    10.028    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X5Y144         LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.543    10.695    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.257    85.272    
                         clock uncertainty           -0.102    85.170    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    84.965    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         84.965    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 74.270    

Slack (MET) :             74.270ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.138ns (20.847%)  route 4.321ns (79.153%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.632     5.236    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X10Y142        FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.518     5.754 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/Q
                         net (fo=2, routed)           0.969     6.723    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[10]
    SLICE_X8Y142         LUT4 (Prop_lut4_I3_O)        0.124     6.847 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.667     7.514    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X8Y141         LUT5 (Prop_lut5_I4_O)        0.124     7.638 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.427     8.065    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I5_O)        0.124     8.189 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.919     9.108    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.796    10.028    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X5Y144         LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.543    10.695    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.257    85.272    
                         clock uncertainty           -0.102    85.170    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    84.965    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         84.965    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 74.270    

Slack (MET) :             74.270ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.138ns (20.847%)  route 4.321ns (79.153%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.632     5.236    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X10Y142        FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.518     5.754 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/Q
                         net (fo=2, routed)           0.969     6.723    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[10]
    SLICE_X8Y142         LUT4 (Prop_lut4_I3_O)        0.124     6.847 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.667     7.514    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X8Y141         LUT5 (Prop_lut5_I4_O)        0.124     7.638 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.427     8.065    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I5_O)        0.124     8.189 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.919     9.108    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.796    10.028    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X5Y144         LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.543    10.695    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.257    85.272    
                         clock uncertainty           -0.102    85.170    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    84.965    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         84.965    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 74.270    

Slack (MET) :             74.270ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.138ns (20.847%)  route 4.321ns (79.153%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.632     5.236    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X10Y142        FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.518     5.754 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[10]/Q
                         net (fo=2, routed)           0.969     6.723    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[10]
    SLICE_X8Y142         LUT4 (Prop_lut4_I3_O)        0.124     6.847 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.667     7.514    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X8Y141         LUT5 (Prop_lut5_I4_O)        0.124     7.638 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.427     8.065    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I5_O)        0.124     8.189 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.919     9.108    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.796    10.028    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X5Y144         LUT6 (Prop_lut6_I5_O)        0.124    10.152 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.543    10.695    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y145         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.257    85.272    
                         clock uncertainty           -0.102    85.170    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    84.965    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         84.965    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 74.270    

Slack (MET) :             74.834ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.468ns (28.949%)  route 3.603ns (71.051%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/Q
                         net (fo=4, routed)           0.964     6.733    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[4]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.124     6.857 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.585     7.442    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X4Y142         LUT2 (Prop_lut2_I0_O)        0.124     7.566 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.674     8.241    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.365    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.217     8.582 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.642     9.223    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I5_O)        0.299     9.522 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.738    10.260    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X5Y143         LUT4 (Prop_lut4_I3_O)        0.124    10.384 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[1]_i_1/O
                         net (fo=1, routed)           0.000    10.384    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[1]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                         clock pessimism              0.274    85.289    
                         clock uncertainty           -0.102    85.187    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)        0.031    85.218    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]
  -------------------------------------------------------------------
                         required time                         85.218    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 74.834    

Slack (MET) :             74.903ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.468ns (29.360%)  route 3.532ns (70.640%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/Q
                         net (fo=4, routed)           0.964     6.733    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[4]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.124     6.857 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.585     7.442    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X4Y142         LUT2 (Prop_lut2_I0_O)        0.124     7.566 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.674     8.241    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.365    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.217     8.582 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.642     9.223    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I5_O)        0.299     9.522 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.667    10.189    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X5Y143         LUT3 (Prop_lut3_I2_O)        0.124    10.313 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1/O
                         net (fo=1, routed)           0.000    10.313    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                         clock pessimism              0.274    85.289    
                         clock uncertainty           -0.102    85.187    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)        0.029    85.216    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]
  -------------------------------------------------------------------
                         required time                         85.216    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 74.903    

Slack (MET) :             74.906ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.468ns (29.366%)  route 3.531ns (70.634%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 85.015 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/Q
                         net (fo=4, routed)           0.964     6.733    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[4]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.124     6.857 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.585     7.442    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X4Y142         LUT2 (Prop_lut2_I0_O)        0.124     7.566 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.674     8.241    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.365    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X4Y142         MUXF7 (Prop_muxf7_I1_O)      0.217     8.582 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.642     9.223    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I5_O)        0.299     9.522 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.666    10.188    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X5Y143         LUT4 (Prop_lut4_I3_O)        0.124    10.312 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1/O
                         net (fo=1, routed)           0.000    10.312    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1_n_0
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.590    85.015    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/C
                         clock pessimism              0.274    85.289    
                         clock uncertainty           -0.102    85.187    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)        0.031    85.218    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]
  -------------------------------------------------------------------
                         required time                         85.218    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 74.906    

Slack (MET) :             75.434ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/S
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.704ns (18.051%)  route 3.196ns (81.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 85.017 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.710     5.314    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=16, routed)          0.970     6.741    memIO/accel/accel/ADXL_Control/StC_Spi_Trans[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.124     6.865 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=20, routed)          1.241     8.106    memIO/accel/accel/ADXL_Control/Load_Cmd_Reg
    SLICE_X3Y143         LUT5 (Prop_lut5_I0_O)        0.124     8.230 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=5, routed)           0.985     9.214    memIO/accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.592    85.017    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
                         clock pessimism              0.257    85.274    
                         clock uncertainty           -0.102    85.172    
    SLICE_X2Y143         FDSE (Setup_fdse_C_S)       -0.524    84.648    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         84.648    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 75.434    

Slack (MET) :             75.434ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/S
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.704ns (18.051%)  route 3.196ns (81.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 85.017 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.710     5.314    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=16, routed)          0.970     6.741    memIO/accel/accel/ADXL_Control/StC_Spi_Trans[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.124     6.865 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=20, routed)          1.241     8.106    memIO/accel/accel/ADXL_Control/Load_Cmd_Reg
    SLICE_X3Y143         LUT5 (Prop_lut5_I0_O)        0.124     8.230 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=5, routed)           0.985     9.214    memIO/accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.592    85.017    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                         clock pessimism              0.257    85.274    
                         clock uncertainty           -0.102    85.172    
    SLICE_X2Y143         FDSE (Setup_fdse_C_S)       -0.524    84.648    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         84.648    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 75.434    

Slack (MET) :             75.434ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.704ns (18.051%)  route 3.196ns (81.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 85.017 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.710     5.314    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=16, routed)          0.970     6.741    memIO/accel/accel/ADXL_Control/StC_Spi_Trans[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.124     6.865 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][3]_i_1/O
                         net (fo=20, routed)          1.241     8.106    memIO/accel/accel/ADXL_Control/Load_Cmd_Reg
    SLICE_X3Y143         LUT5 (Prop_lut5_I0_O)        0.124     8.230 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=5, routed)           0.985     9.214    memIO/accel/accel/ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.592    85.017    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
                         clock pessimism              0.257    85.274    
                         clock uncertainty           -0.102    85.172    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.524    84.648    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         84.648    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 75.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.597     1.518    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X3Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/Q
                         net (fo=2, routed)           0.070     1.730    memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG[0]
    SLICE_X2Y137         SRL16E                                       r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X2Y137         SRL16E                                       r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/CLK
                         clock pessimism             -0.504     1.531    
    SLICE_X2Y137         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.648    memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/Q
                         net (fo=4, routed)           0.066     1.726    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[4]
    SLICE_X5Y142         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_0[5]
    SLICE_X5Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.092     1.624    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.600     1.521    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y146         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][0]/Q
                         net (fo=2, routed)           0.098     1.761    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1]_1[0]
    SLICE_X2Y146         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    memIO/accel/accel/ADXL_Control/Cmd_Reg[2][0]_i_1_n_0
    SLICE_X2Y146         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.872     2.040    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y146         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.120     1.654    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.600     1.521    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y143         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.108     1.771    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2]_2[2]
    SLICE_X2Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.871     2.039    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.076     1.612    memIO/accel/accel/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 memIO/keyboard/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/keyb_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.281%)  route 0.082ns (36.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X87Y131        FDRE                                         r  memIO/keyboard/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/bits_reg[2]/Q
                         net (fo=4, routed)           0.082     1.740    memIO/keyboard/bits_reg_n_0_[2]
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.865     2.033    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.047     1.577    memIO/keyboard/keyb_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.600     1.521    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDSE (Prop_fdse_C_Q)         0.148     1.669 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/Q
                         net (fo=1, routed)           0.059     1.728    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1]_1[3]
    SLICE_X3Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.872     2.040    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y143         FDSE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y143         FDSE (Hold_fdse_C_D)         0.017     1.551    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memIO/keyboard/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/temp_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X87Y131        FDRE                                         r  memIO/keyboard/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/bits_reg[0]/Q
                         net (fo=3, routed)           0.124     1.782    memIO/keyboard/bits_reg_n_0_[0]
    SLICE_X89Y130        FDRE                                         r  memIO/keyboard/temp_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.864     2.032    memIO/keyboard/clk12
    SLICE_X89Y130        FDRE                                         r  memIO/keyboard/temp_char_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X89Y130        FDRE (Hold_fdre_C_D)         0.070     1.600    memIO/keyboard/temp_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memIO/keyboard/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/temp_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X87Y131        FDRE                                         r  memIO/keyboard/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/bits_reg[1]/Q
                         net (fo=5, routed)           0.121     1.780    memIO/keyboard/bits_reg_n_0_[1]
    SLICE_X89Y130        FDRE                                         r  memIO/keyboard/temp_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.864     2.032    memIO/keyboard/clk12
    SLICE_X89Y130        FDRE                                         r  memIO/keyboard/temp_char_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X89Y130        FDRE (Hold_fdre_C_D)         0.066     1.596    memIO/keyboard/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.546%)  route 0.137ns (42.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.137     1.798    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[5]
    SLICE_X6Y142         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[9]_i_2/O
                         net (fo=1, routed)           0.000     1.843    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_0[9]
    SLICE_X6Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X6Y142         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism             -0.500     1.535    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.121     1.656    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 memIO/keyboard/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/keyb_char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.181%)  route 0.096ns (42.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X87Y131        FDRE                                         r  memIO/keyboard/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y131        FDRE (Prop_fdre_C_Q)         0.128     1.645 r  memIO/keyboard/bits_reg[6]/Q
                         net (fo=5, routed)           0.096     1.741    memIO/keyboard/bits_reg_n_0_[6]
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.865     2.033    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[6]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.022     1.552    memIO/keyboard/keyb_char_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0    clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X2Y137     memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X2Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X1Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X1Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X1Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y140     memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y138    memIO/smem/mem_reg_1152_1215_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y138    memIO/smem/mem_reg_1152_1215_3_3/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y136    memIO/smem/mem_reg_512_575_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y134    memIO/smem/mem_reg_768_831_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y134    memIO/smem/mem_reg_768_831_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y134    memIO/smem/mem_reg_768_831_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y134    memIO/smem/mem_reg_768_831_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y139    memIO/smem/mem_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y139    memIO/smem/mem_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y136    memIO/smem/mem_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y140    memIO/dmem/mem_reg_0_31_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y140    memIO/dmem/mem_reg_0_31_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y140    memIO/dmem/mem_reg_0_31_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y140    memIO/dmem/mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X84Y144    memIO/dmem/mem_reg_0_31_20_20/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y137    memIO/smem/mem_reg_1152_1215_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y137    memIO/smem/mem_reg_1152_1215_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y137    memIO/smem/mem_reg_1152_1215_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y137    memIO/smem/mem_reg_1152_1215_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y133    memIO/smem/mem_reg_384_447_3_3/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.603ns (29.188%)  route 6.315ns (70.812%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.527 r  display/screenaddr__0_carry/O[3]
                         net (fo=76, routed)          1.438     8.965    memIO/smem/mem_reg_64_127_3_3/DPRA5
    SLICE_X80Y142        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.306     9.271 r  memIO/smem/mem_reg_64_127_3_3/DP/O
                         net (fo=1, routed)           1.304    10.574    memIO/smem/mem_reg_64_127_3_3_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.698 r  memIO/smem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000    10.698    memIO/smem/rf_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    10.907 r  memIO/smem/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.859    11.766    memIO/smem/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.297    12.063 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.590    12.653    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.124    12.777 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.585    13.362    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.486 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.747    14.233    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.172    15.013    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.785    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.603ns (29.242%)  route 6.299ns (70.758%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.527 r  display/screenaddr__0_carry/O[3]
                         net (fo=76, routed)          1.438     8.965    memIO/smem/mem_reg_64_127_3_3/DPRA5
    SLICE_X80Y142        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.306     9.271 r  memIO/smem/mem_reg_64_127_3_3/DP/O
                         net (fo=1, routed)           1.304    10.574    memIO/smem/mem_reg_64_127_3_3_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.698 r  memIO/smem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000    10.698    memIO/smem/rf_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    10.907 r  memIO/smem/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.859    11.766    memIO/smem/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.297    12.063 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.590    12.653    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.124    12.777 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.585    13.362    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.486 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.731    14.217    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.172    15.017    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.789    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 2.569ns (29.350%)  route 6.184ns (70.650%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.467 r  display/screenaddr__0_carry/O[2]
                         net (fo=76, routed)          1.532     8.999    memIO/smem/mem_reg_0_63_0_2/ADDRC4
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.302     9.301 r  memIO/smem/mem_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           1.226    10.527    memIO/smem/mem_reg_0_63_0_2_n_2
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  memIO/smem/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000    10.651    memIO/smem/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    10.889 r  memIO/smem/rf_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.777    11.666    memIO/smem/rf_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.298    11.964 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.717    12.681    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.805 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.287    13.092    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.216 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.852    14.068    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.172    15.017    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.832    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.569ns (29.606%)  route 6.108ns (70.393%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.467 r  display/screenaddr__0_carry/O[2]
                         net (fo=76, routed)          1.532     8.999    memIO/smem/mem_reg_0_63_0_2/ADDRC4
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.302     9.301 r  memIO/smem/mem_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           1.226    10.527    memIO/smem/mem_reg_0_63_0_2_n_2
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  memIO/smem/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000    10.651    memIO/smem/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.238    10.889 r  memIO/smem/rf_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.777    11.666    memIO/smem/rf_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.298    11.964 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.717    12.681    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.805 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.287    13.092    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.216 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.776    13.992    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.172    15.013    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.828    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 2.608ns (30.359%)  route 5.982ns (69.641%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.527 r  display/screenaddr__0_carry/O[3]
                         net (fo=76, routed)          1.458     8.985    memIO/smem/mem_reg_0_63_0_2/ADDRB5
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.306     9.291 r  memIO/smem/mem_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           1.022    10.313    memIO/smem/mem_reg_0_63_0_2_n_1
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  memIO/smem/red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    10.437    memIO/smem/red_OBUF[3]_inst_i_17_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    10.649 r  memIO/smem/red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.767    11.415    memIO/smem/red_OBUF[3]_inst_i_10_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.299    11.714 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.640    12.354    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.478 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.431    12.909    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.873    13.906    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.172    15.017    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 2.608ns (30.815%)  route 5.855ns (69.185%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X88Y134        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.478     5.793 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.793     6.586    display/vga/xy/y_reg[9]_0[0]
    SLICE_X86Y134        LUT2 (Prop_lut2_I1_O)        0.301     6.887 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.887    display/vga_n_17
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.527 r  display/screenaddr__0_carry/O[3]
                         net (fo=76, routed)          1.458     8.985    memIO/smem/mem_reg_0_63_0_2/ADDRB5
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.306     9.291 r  memIO/smem/mem_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           1.022    10.313    memIO/smem/mem_reg_0_63_0_2_n_1
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.437 r  memIO/smem/red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    10.437    memIO/smem/red_OBUF[3]_inst_i_17_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    10.649 r  memIO/smem/red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.767    11.415    memIO/smem/red_OBUF[3]_inst_i_10_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.299    11.714 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.640    12.354    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.478 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.431    12.909    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.746    13.779    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.172    15.013    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 1.468ns (17.310%)  route 7.012ns (82.689%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[5]/Q
                         net (fo=84, routed)          3.261     9.032    memIO/smem/mem_reg_832_895_0_2/ADDRA1
    SLICE_X78Y132        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  memIO/smem/mem_reg_832_895_0_2/RAMA/O
                         net (fo=1, routed)           1.084    10.240    memIO/smem/mem_reg_832_895_0_2_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I3_O)        0.124    10.364 r  memIO/smem/red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    10.364    display/vga/xy/x_reg[5]_2
    SLICE_X83Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    10.581 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.771    11.351    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.299    11.650 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.707    12.357    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.481 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.455    12.936    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.060 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.736    13.796    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.172    15.013    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.852    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.468ns (17.321%)  route 7.007ns (82.679%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.711     5.315    display/vga/xy/CLK
    SLICE_X87Y134        FDRE                                         r  display/vga/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  display/vga/xy/x_reg[5]/Q
                         net (fo=84, routed)          3.261     9.032    memIO/smem/mem_reg_832_895_0_2/ADDRA1
    SLICE_X78Y132        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.156 r  memIO/smem/mem_reg_832_895_0_2/RAMA/O
                         net (fo=1, routed)           1.084    10.240    memIO/smem/mem_reg_832_895_0_2_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I3_O)        0.124    10.364 r  memIO/smem/red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    10.364    display/vga/xy/x_reg[5]_2
    SLICE_X83Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    10.581 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.771    11.351    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.299    11.650 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.707    12.357    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.481 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.455    12.936    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.060 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.731    13.791    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.172    15.017    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.856    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                  1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.449ns (32.244%)  route 0.943ns (67.756%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.163     2.015    display/vga/xy/smem_addr[1]
    SLICE_X85Y136        LUT5 (Prop_lut5_I3_O)        0.110     2.125 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.252     2.377    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.422 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.144     2.565    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.610 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.303     2.913    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.172     1.959    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.106    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.449ns (31.810%)  route 0.962ns (68.190%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.163     2.015    display/vga/xy/smem_addr[1]
    SLICE_X85Y136        LUT5 (Prop_lut5_I3_O)        0.110     2.125 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.252     2.377    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.422 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.144     2.565    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.610 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.322     2.932    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.172     1.956    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.103    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.449ns (29.338%)  route 1.081ns (70.662%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.312     2.164    memIO/smem/smem_addr[7]
    SLICE_X85Y136        LUT5 (Prop_lut5_I3_O)        0.110     2.274 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.251     2.525    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.570 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.096     2.667    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.712 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.339     3.051    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.172     1.956    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.102    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.449ns (28.723%)  route 1.114ns (71.277%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.312     2.164    memIO/smem/smem_addr[7]
    SLICE_X85Y136        LUT5 (Prop_lut5_I3_O)        0.110     2.274 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.251     2.525    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.570 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.096     2.667    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.712 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.372     3.084    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.172     1.959    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.105    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.449ns (28.502%)  route 1.126ns (71.498%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.323     2.175    memIO/smem/smem_addr[7]
    SLICE_X85Y135        LUT5 (Prop_lut5_I3_O)        0.110     2.285 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.238     2.523    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.568 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.158     2.726    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.771 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.325     3.096    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.172     1.956    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.076    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.552ns (33.774%)  route 1.082ns (66.226%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.904 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.904    display/screenaddr__0_carry__0_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  display/screenaddr__0_carry__1/O[0]
                         net (fo=4, routed)           0.216     2.174    memIO/smem/smem_addr[8]
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.107     2.281 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.231     2.512    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.045     2.557 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.226     2.783    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.828 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.327     3.155    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.172     1.956    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.080    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.552ns (33.661%)  route 1.088ns (66.339%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.904 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.904    display/screenaddr__0_carry__0_n_0
    SLICE_X86Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  display/screenaddr__0_carry__1/O[0]
                         net (fo=4, routed)           0.216     2.174    memIO/smem/smem_addr[8]
    SLICE_X85Y135        LUT5 (Prop_lut5_I1_O)        0.107     2.281 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.231     2.512    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.045     2.557 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.226     2.783    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.828 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.333     3.160    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.172     1.959    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.083    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.449ns (27.357%)  route 1.192ns (72.643%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.599     1.520    display/vga/xy/CLK
    SLICE_X87Y135        FDRE                                         r  display/vga/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/vga/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.083     1.744    display/vga/xy/y_reg[9]_0[1]
    SLICE_X86Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  display/vga/xy/screenaddr__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.789    display/vga_n_19
    SLICE_X86Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=4, routed)           0.323     2.175    memIO/smem/smem_addr[7]
    SLICE_X85Y135        LUT5 (Prop_lut5_I3_O)        0.110     2.285 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.238     2.523    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.045     2.568 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.158     2.726    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.771 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.391     3.162    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.172     1.959    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.079    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  1.082    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_64_127_3_3/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.192ns (34.922%)  route 4.085ns (65.078%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_64_127_3_3/WCLK
    SLICE_X80Y142        RAMD64E                                      r  memIO/smem/mem_reg_64_127_3_3/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     6.627 r  memIO/smem/mem_reg_64_127_3_3/DP/O
                         net (fo=1, routed)           1.304     7.931    memIO/smem/mem_reg_64_127_3_3_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I3_O)        0.124     8.055 r  memIO/smem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000     8.055    memIO/smem/rf_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.209     8.264 r  memIO/smem/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.859     9.123    memIO/smem/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.297     9.420 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.590    10.010    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.134 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.585    10.719    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.747    11.590    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.201    14.984    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.756    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_64_127_3_3/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 2.192ns (35.014%)  route 4.068ns (64.986%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_64_127_3_3/WCLK
    SLICE_X80Y142        RAMD64E                                      r  memIO/smem/mem_reg_64_127_3_3/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     6.627 r  memIO/smem/mem_reg_64_127_3_3/DP/O
                         net (fo=1, routed)           1.304     7.931    memIO/smem/mem_reg_64_127_3_3_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I3_O)        0.124     8.055 r  memIO/smem/rf_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.000     8.055    memIO/smem/rf_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.209     8.264 r  memIO/smem/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.859     9.123    memIO/smem/rf_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.297     9.420 r  memIO/smem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.590    10.010    memIO/dmem/charcode[1]
    SLICE_X86Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.134 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.585    10.719    mips/dp/pcm/keyb_char_reg[3]
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.124    10.843 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.731    11.574    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.760    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.222ns (36.540%)  route 3.859ns (63.460%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_0_63_0_2/WCLK
    SLICE_X80Y141        RAMD64E                                      r  memIO/smem/mem_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     6.627 r  memIO/smem/mem_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           1.226     7.853    memIO/smem/mem_reg_0_63_0_2_n_2
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.977 r  memIO/smem/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     7.977    memIO/smem/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.238     8.215 r  memIO/smem/rf_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.777     8.992    memIO/smem/rf_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.298     9.290 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.717    10.007    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.131 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.287    10.418    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.852    11.394    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.803    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 2.222ns (37.001%)  route 3.783ns (62.999%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_0_63_0_2/WCLK
    SLICE_X80Y141        RAMD64E                                      r  memIO/smem/mem_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     6.627 r  memIO/smem/mem_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           1.226     7.853    memIO/smem/mem_reg_0_63_0_2_n_2
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.977 r  memIO/smem/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.000     7.977    memIO/smem/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.238     8.215 r  memIO/smem/rf_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.777     8.992    memIO/smem/rf_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.298     9.290 r  memIO/smem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.717    10.007    memIO/dmem/charcode[0]
    SLICE_X85Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.131 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.287    10.418    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.776    11.319    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.201    14.984    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.799    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_63_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 2.200ns (37.089%)  route 3.732ns (62.911%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_0_63_0_2/WCLK
    SLICE_X80Y141        RAMD64E                                      r  memIO/smem/mem_reg_0_63_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     6.630 r  memIO/smem/mem_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           1.022     7.652    memIO/smem/mem_reg_0_63_0_2_n_1
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.776 r  memIO/smem/red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     7.776    memIO/smem/red_OBUF[3]_inst_i_17_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.212     7.988 r  memIO/smem/red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.767     8.755    memIO/smem/red_OBUF[3]_inst_i_10_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.299     9.054 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.640     9.694    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     9.818 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.431    10.248    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    10.372 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.873    11.245    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.730    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_832_895_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 2.197ns (36.933%)  route 3.752ns (63.067%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.698     5.302    memIO/smem/mem_reg_832_895_0_2/WCLK
    SLICE_X78Y132        RAMD64E                                      r  memIO/smem/mem_reg_832_895_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     6.611 r  memIO/smem/mem_reg_832_895_0_2/RAMA/O
                         net (fo=1, routed)           1.084     7.695    memIO/smem/mem_reg_832_895_0_2_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I3_O)        0.124     7.819 r  memIO/smem/red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.819    display/vga/xy/x_reg[5]_2
    SLICE_X83Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     8.036 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.771     8.807    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.299     9.106 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.707     9.813    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.455    10.391    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.515 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.736    11.251    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.201    14.984    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.823    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_832_895_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.197ns (36.964%)  route 3.747ns (63.036%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.698     5.302    memIO/smem/mem_reg_832_895_0_2/WCLK
    SLICE_X78Y132        RAMD64E                                      r  memIO/smem/mem_reg_832_895_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     6.611 r  memIO/smem/mem_reg_832_895_0_2/RAMA/O
                         net (fo=1, routed)           1.084     7.695    memIO/smem/mem_reg_832_895_0_2_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I3_O)        0.124     7.819 r  memIO/smem/red_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000     7.819    display/vga/xy/x_reg[5]_2
    SLICE_X83Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     8.036 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.771     8.807    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.299     9.106 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.707     9.813    memIO/dmem/y_reg[8][0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.124     9.937 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.455    10.391    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.515 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.731    11.246    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.827    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_63_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.200ns (37.900%)  route 3.605ns (62.100%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.709     5.313    memIO/smem/mem_reg_0_63_0_2/WCLK
    SLICE_X80Y141        RAMD64E                                      r  memIO/smem/mem_reg_0_63_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     6.630 r  memIO/smem/mem_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           1.022     7.652    memIO/smem/mem_reg_0_63_0_2_n_1
    SLICE_X81Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.776 r  memIO/smem/red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     7.776    memIO/smem/red_OBUF[3]_inst_i_17_n_0
    SLICE_X81Y134        MUXF7 (Prop_muxf7_I0_O)      0.212     7.988 r  memIO/smem/red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.767     8.755    memIO/smem/red_OBUF[3]_inst_i_10_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I4_O)        0.299     9.054 r  memIO/smem/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.640     9.694    memIO/dmem/y_reg[8]_0[0]
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.124     9.818 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.431    10.248    mips/dp/pcm/keyb_char_reg[1]
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124    10.372 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.746    11.118    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.583    15.005    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.185    
                         clock uncertainty           -0.201    14.984    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.726    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_31_28_28/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.567ns (35.236%)  route 2.880ns (64.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.708     5.312    memIO/dmem/mem_reg_0_31_28_28/WCLK
    SLICE_X80Y139        RAMS32                                       r  memIO/dmem/mem_reg_0_31_28_28/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.631 r  memIO/dmem/mem_reg_0_31_28_28/SP/O
                         net (fo=1, routed)           1.069     7.700    mips/dp/pcm/mem_readdata[22]
    SLICE_X86Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.824 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_14/O
                         net (fo=1, routed)           0.883     8.707    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_14_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.831 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.928     9.759    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X76Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.581    15.003    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X76Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.180    15.183    
                         clock uncertainty           -0.201    14.982    
    SLICE_X76Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.807    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_31_5_5/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.562ns (37.175%)  route 2.640ns (62.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=325, routed)         1.707     5.311    memIO/dmem/mem_reg_0_31_5_5/WCLK
    SLICE_X80Y138        RAMS32                                       r  memIO/dmem/mem_reg_0_31_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        RAMS32 (Prop_rams32_CLK_O)
                                                      1.314     6.625 r  memIO/dmem/mem_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           1.005     7.630    mips/dp/pcm/mem_readdata[1]
    SLICE_X87Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.754 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.761     8.515    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.874     9.513    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.739    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.272ns (29.088%)  route 0.663ns (70.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.128     1.645 r  memIO/keyboard/keyb_char_reg[6]/Q
                         net (fo=1, routed)           0.308     1.954    memIO/keyboard/keyb_char_reg_n_0_[6]
    SLICE_X83Y140        LUT5 (Prop_lut5_I1_O)        0.099     2.053 r  memIO/keyboard/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.082     2.134    mips/dp/pcm/keyb_char_reg[6]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.179 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.273     2.453    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X78Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.132    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.272ns (27.361%)  route 0.722ns (72.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.128     1.645 r  memIO/keyboard/keyb_char_reg[6]/Q
                         net (fo=1, routed)           0.308     1.954    memIO/keyboard/keyb_char_reg_n_0_[6]
    SLICE_X83Y140        LUT5 (Prop_lut5_I1_O)        0.099     2.053 r  memIO/keyboard/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.082     2.134    mips/dp/pcm/keyb_char_reg[6]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.179 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.332     2.512    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X78Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.031    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X78Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.133    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.231ns (22.645%)  route 0.789ns (77.355%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/keyb_char_reg[2]/Q
                         net (fo=1, routed)           0.354     2.012    memIO/dmem/Q[2]
    SLICE_X85Y139        LUT6 (Prop_lut6_I1_O)        0.045     2.057 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.096     2.153    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.198 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.339     2.538    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.131    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.231ns (22.425%)  route 0.799ns (77.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/keyb_char_reg[4]/Q
                         net (fo=1, routed)           0.279     1.937    mips/dp/pcm/keyb_char_reg[13][0]
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.112     2.094    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.139 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.408     2.548    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.132    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_31_16_16/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.431ns (41.755%)  route 0.601ns (58.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.601     1.522    memIO/dmem/mem_reg_0_31_16_16/WCLK
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_31_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 r  memIO/dmem/mem_reg_0_31_16_16/SP/O
                         net (fo=1, routed)           0.342     2.251    mips/dp/pcm/mem_readdata[10]
    SLICE_X85Y144        LUT6 (Prop_lut6_I1_O)        0.045     2.296 r  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.259     2.555    mips/dp/rf/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.132    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.231ns (22.329%)  route 0.804ns (77.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/keyb_char_reg[4]/Q
                         net (fo=1, routed)           0.279     1.937    mips/dp/pcm/keyb_char_reg[13][0]
    SLICE_X86Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.112     2.094    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.139 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.413     2.552    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.129    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.231ns (21.941%)  route 0.822ns (78.059%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.596     1.517    memIO/keyboard/clk12
    SLICE_X86Y131        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/keyboard/keyb_char_reg[2]/Q
                         net (fo=1, routed)           0.354     2.012    memIO/dmem/Q[2]
    SLICE_X85Y139        LUT6 (Prop_lut6_I1_O)        0.045     2.057 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.096     2.153    mips/dp/pcm/keyb_char_reg[2]
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.198 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.372     2.570    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.134    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_31_16_16/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.431ns (41.064%)  route 0.619ns (58.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.601     1.522    memIO/dmem/mem_reg_0_31_16_16/WCLK
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_31_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.908 r  memIO/dmem/mem_reg_0_31_16_16/SP/O
                         net (fo=1, routed)           0.342     2.251    mips/dp/pcm/mem_readdata[10]
    SLICE_X85Y144        LUT6 (Prop_lut6_I1_O)        0.045     2.296 r  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.276     2.572    mips/dp/rf/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X78Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.031    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X78Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.130    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_31_8_8/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.433ns (40.305%)  route 0.641ns (59.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.601     1.522    memIO/dmem/mem_reg_0_31_8_8/WCLK
    SLICE_X84Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_8_8/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.910 r  memIO/dmem/mem_reg_0_31_8_8/SP/O
                         net (fo=1, routed)           0.279     2.190    mips/dp/pcm/mem_readdata[3]
    SLICE_X85Y138        LUT5 (Prop_lut5_I2_O)        0.045     2.235 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.362     2.597    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X78Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.131    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.274%)  route 0.855ns (78.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=325, routed)         0.597     1.518    memIO/keyboard/clk12
    SLICE_X87Y132        FDRE                                         r  memIO/keyboard/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/keyboard/keyb_char_reg[0]/Q
                         net (fo=1, routed)           0.408     2.068    memIO/dmem/Q[0]
    SLICE_X83Y139        LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  memIO/dmem/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.144     2.256    mips/dp/pcm/keyb_char_reg[0]
    SLICE_X83Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.301 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.303     2.604    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.033    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.135    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :          902  Failing Endpoints,  Worst Slack       -4.005ns,  Total Violation    -1209.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_128_191_3_3/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.743ns  (logic 2.951ns (21.473%)  route 10.792ns (78.527%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.746    89.049    memIO/smem/mem_reg_128_191_3_3/A0
    SLICE_X78Y133        RAMD64E                                      r  memIO/smem/mem_reg_128_191_3_3/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.580    85.005    memIO/smem/mem_reg_128_191_3_3/WCLK
    SLICE_X78Y133        RAMD64E                                      r  memIO/smem/mem_reg_128_191_3_3/DP/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.044    memIO/smem/mem_reg_128_191_3_3/DP
  -------------------------------------------------------------------
                         required time                         85.044    
                         arrival time                         -89.049    
  -------------------------------------------------------------------
                         slack                                 -4.005    

Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_128_191_3_3/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.743ns  (logic 2.951ns (21.473%)  route 10.792ns (78.527%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.746    89.049    memIO/smem/mem_reg_128_191_3_3/A0
    SLICE_X78Y133        RAMD64E                                      r  memIO/smem/mem_reg_128_191_3_3/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.580    85.005    memIO/smem/mem_reg_128_191_3_3/WCLK
    SLICE_X78Y133        RAMD64E                                      r  memIO/smem/mem_reg_128_191_3_3/SP/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.044    memIO/smem/mem_reg_128_191_3_3/SP
  -------------------------------------------------------------------
                         required time                         85.044    
                         arrival time                         -89.049    
  -------------------------------------------------------------------
                         slack                                 -4.005    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_448_511_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.731ns  (logic 2.951ns (21.492%)  route 10.780ns (78.508%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.734    89.037    memIO/smem/mem_reg_448_511_0_2/ADDRD0
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.582    85.007    memIO/smem/mem_reg_448_511_0_2/WCLK
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.180    85.187    
                         clock uncertainty           -0.201    84.986    
    SLICE_X78Y136        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.046    memIO/smem/mem_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         85.046    
                         arrival time                         -89.037    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_448_511_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.731ns  (logic 2.951ns (21.492%)  route 10.780ns (78.508%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.734    89.037    memIO/smem/mem_reg_448_511_0_2/ADDRD0
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.582    85.007    memIO/smem/mem_reg_448_511_0_2/WCLK
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.180    85.187    
                         clock uncertainty           -0.201    84.986    
    SLICE_X78Y136        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.046    memIO/smem/mem_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         85.046    
                         arrival time                         -89.037    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_448_511_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.731ns  (logic 2.951ns (21.492%)  route 10.780ns (78.508%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.734    89.037    memIO/smem/mem_reg_448_511_0_2/ADDRD0
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.582    85.007    memIO/smem/mem_reg_448_511_0_2/WCLK
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.180    85.187    
                         clock uncertainty           -0.201    84.986    
    SLICE_X78Y136        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.046    memIO/smem/mem_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         85.046    
                         arrival time                         -89.037    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.991ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_448_511_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.731ns  (logic 2.951ns (21.492%)  route 10.780ns (78.508%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.734    89.037    memIO/smem/mem_reg_448_511_0_2/ADDRD0
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.582    85.007    memIO/smem/mem_reg_448_511_0_2/WCLK
    SLICE_X78Y136        RAMD64E                                      r  memIO/smem/mem_reg_448_511_0_2/RAMD/CLK
                         clock pessimism              0.180    85.187    
                         clock uncertainty           -0.201    84.986    
    SLICE_X78Y136        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.046    memIO/smem/mem_reg_448_511_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         85.046    
                         arrival time                         -89.037    
  -------------------------------------------------------------------
                         slack                                 -3.991    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_576_639_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.637ns  (logic 2.951ns (21.640%)  route 10.686ns (78.360%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.640    88.943    memIO/smem/mem_reg_576_639_0_2/ADDRD0
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.586    85.011    memIO/smem/mem_reg_576_639_0_2/WCLK
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMA/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X80Y137        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.050    memIO/smem/mem_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         85.050    
                         arrival time                         -88.943    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_576_639_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.637ns  (logic 2.951ns (21.640%)  route 10.686ns (78.360%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.640    88.943    memIO/smem/mem_reg_576_639_0_2/ADDRD0
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.586    85.011    memIO/smem/mem_reg_576_639_0_2/WCLK
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMB/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X80Y137        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.050    memIO/smem/mem_reg_576_639_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         85.050    
                         arrival time                         -88.943    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_576_639_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.637ns  (logic 2.951ns (21.640%)  route 10.686ns (78.360%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.640    88.943    memIO/smem/mem_reg_576_639_0_2/ADDRD0
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.586    85.011    memIO/smem/mem_reg_576_639_0_2/WCLK
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMC/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X80Y137        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.050    memIO/smem/mem_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         85.050    
                         arrival time                         -88.943    
  -------------------------------------------------------------------
                         slack                                 -3.893    

Slack (VIOLATED) :        -3.893ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_576_639_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        13.637ns  (logic 2.951ns (21.640%)  route 10.686ns (78.360%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 75.306 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.704    75.306    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y142        FDCE                                         r  mips/dp/pcm/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDCE (Prop_fdce_C_Q)         0.456    75.762 r  mips/dp/pcm/Q_reg[2]/Q
                         net (fo=62, routed)          1.558    77.320    mips/dp/pcm/DI[0]
    SLICE_X79Y138        LUT6 (Prop_lut6_I0_O)        0.124    77.444 f  mips/dp/pcm/g0_b31/O
                         net (fo=2, routed)           0.000    77.444    imem/Q_reg[2]_57
    SLICE_X79Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    77.656 f  imem/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=54, routed)          0.934    78.590    mips/dp/pcm/instr[30]
    SLICE_X81Y139        LUT6 (Prop_lut6_I3_O)        0.299    78.889 f  mips/dp/pcm/mem_reg_0_63_0_2_i_94/O
                         net (fo=6, routed)           0.395    79.284    mips/dp/pcm/mem_reg_0_63_0_2_i_94_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I0_O)        0.124    79.408 f  mips/dp/pcm/mem_reg_0_63_0_2_i_62/O
                         net (fo=53, routed)          0.567    79.975    mips/dp/pcm/mem_reg_0_63_0_2_i_62_n_0
    SLICE_X75Y139        LUT5 (Prop_lut5_I2_O)        0.124    80.099 r  mips/dp/pcm/mem_reg_0_63_0_2_i_69/O
                         net (fo=113, routed)         1.640    81.739    mips/dp/pcm/mem_reg_0_63_0_2_i_69_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I4_O)        0.124    81.863 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61/O
                         net (fo=1, routed)           0.291    82.154    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_61_n_0
    SLICE_X79Y148        LUT6 (Prop_lut6_I5_O)        0.124    82.278 f  mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46/O
                         net (fo=2, routed)           0.302    82.580    mips/dp/pcm/rf_reg_r1_0_31_12_17_i_46_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    82.704 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51/O
                         net (fo=1, routed)           0.324    83.028    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_51_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    83.152 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41/O
                         net (fo=2, routed)           0.541    83.694    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_41_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    83.818 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.154    83.972    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    84.096 f  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77/O
                         net (fo=2, routed)           0.277    84.373    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_77_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I0_O)        0.124    84.497 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86/O
                         net (fo=1, routed)           0.298    84.795    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_86_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I5_O)        0.124    84.919 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62/O
                         net (fo=2, routed)           0.275    85.194    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_62_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    85.318 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50/O
                         net (fo=1, routed)           0.431    85.748    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_50_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.124    85.872 f  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27/O
                         net (fo=2, routed)           0.443    86.315    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_27_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I3_O)        0.124    86.439 f  mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10/O
                         net (fo=2, routed)           0.304    86.744    mips/dp/pcm/rf_reg_r1_0_31_30_31_i_10_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I5_O)        0.124    86.868 f  mips/dp/pcm/mem_reg_0_63_0_2_i_39/O
                         net (fo=2, routed)           0.312    87.179    mips/dp/pcm/mem_reg_0_63_0_2_i_39_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124    87.303 r  mips/dp/pcm/mem_reg_0_63_0_2_i_10/O
                         net (fo=154, routed)         1.640    88.943    memIO/smem/mem_reg_576_639_0_2/ADDRD0
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=325, routed)         1.586    85.011    memIO/smem/mem_reg_576_639_0_2/WCLK
    SLICE_X80Y137        RAMD64E                                      r  memIO/smem/mem_reg_576_639_0_2/RAMD/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X80Y137        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    85.050    memIO/smem/mem_reg_576_639_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         85.050    
                         arrival time                         -88.943    
  -------------------------------------------------------------------
                         slack                                 -3.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_31_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.433ns (45.979%)  route 0.509ns (54.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.901 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.317     2.218    mips/dp/pcm/ReadData20[15]
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.263 r  mips/dp/pcm/mem_reg_0_31_15_15_i_1/O
                         net (fo=1, routed)           0.192     2.455    memIO/dmem/mem_reg_0_31_15_15/D
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_31_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.872     2.040    memIO/dmem/mem_reg_0_31_15_15/WCLK
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X84Y142        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.119    memIO/dmem/mem_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_1024_1087_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.433ns (44.789%)  route 0.534ns (55.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.329     2.229    mips/dp/pcm/ReadData20[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  mips/dp/pcm/mem_reg_0_63_3_3_i_1/O
                         net (fo=41, routed)          0.205     2.479    memIO/smem/mem_reg_1024_1087_3_3/D
    SLICE_X78Y139        RAMD64E                                      r  memIO/smem/mem_reg_1024_1087_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.866     2.033    memIO/smem/mem_reg_1024_1087_3_3/WCLK
    SLICE_X78Y139        RAMD64E                                      r  memIO/smem/mem_reg_1024_1087_3_3/SP/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X78Y139        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.132    memIO/smem/mem_reg_1024_1087_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_1024_1087_3_3/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.433ns (44.789%)  route 0.534ns (55.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.329     2.229    mips/dp/pcm/ReadData20[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  mips/dp/pcm/mem_reg_0_63_3_3_i_1/O
                         net (fo=41, routed)          0.205     2.479    memIO/smem/mem_reg_1024_1087_3_3/D
    SLICE_X78Y139        RAMD64E                                      r  memIO/smem/mem_reg_1024_1087_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.866     2.033    memIO/smem/mem_reg_1024_1087_3_3/WCLK
    SLICE_X78Y139        RAMD64E                                      r  memIO/smem/mem_reg_1024_1087_3_3/DP/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X78Y139        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.089    memIO/smem/mem_reg_1024_1087_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_320_383_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.433ns (42.639%)  route 0.583ns (57.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.329     2.229    mips/dp/pcm/ReadData20[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  mips/dp/pcm/mem_reg_0_63_3_3_i_1/O
                         net (fo=41, routed)          0.253     2.528    memIO/smem/mem_reg_320_383_3_3/D
    SLICE_X76Y138        RAMD64E                                      r  memIO/smem/mem_reg_320_383_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.864     2.031    memIO/smem/mem_reg_320_383_3_3/WCLK
    SLICE_X76Y138        RAMD64E                                      r  memIO/smem/mem_reg_320_383_3_3/SP/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X76Y138        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.130    memIO/smem/mem_reg_320_383_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_31_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.431ns (42.262%)  route 0.589ns (57.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.899 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=3, routed)           0.421     2.320    mips/dp/pcm/ReadData20[17]
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.365 r  mips/dp/pcm/mem_reg_0_31_17_17_i_1/O
                         net (fo=1, routed)           0.168     2.533    memIO/dmem/mem_reg_0_31_17_17/D
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.873     2.041    memIO/dmem/mem_reg_0_31_17_17/WCLK
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_17_17/SP/CLK
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.201     1.996    
    SLICE_X88Y140        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     2.117    memIO/dmem/mem_reg_0_31_17_17/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_31_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.603ns (58.715%)  route 0.424ns (41.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.509    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X76Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.001 r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           0.113     2.115    mips/dp/pcm/ReadData20[30]
    SLICE_X75Y141        LUT6 (Prop_lut6_I0_O)        0.111     2.226 r  mips/dp/pcm/mem_reg_0_31_30_30_i_1/O
                         net (fo=1, routed)           0.311     2.536    memIO/dmem/mem_reg_0_31_30_30/D
    SLICE_X80Y139        RAMS32                                       r  memIO/dmem/mem_reg_0_31_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.867     2.035    memIO/dmem/mem_reg_0_31_30_30/WCLK
    SLICE_X80Y139        RAMS32                                       r  memIO/dmem/mem_reg_0_31_30_30/SP/CLK
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.201     1.990    
    SLICE_X80Y139        RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     2.104    memIO/dmem/mem_reg_0_31_30_30/SP
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_320_383_3_3/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.433ns (42.639%)  route 0.583ns (57.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.329     2.229    mips/dp/pcm/ReadData20[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  mips/dp/pcm/mem_reg_0_63_3_3_i_1/O
                         net (fo=41, routed)          0.253     2.528    memIO/smem/mem_reg_320_383_3_3/D
    SLICE_X76Y138        RAMD64E                                      r  memIO/smem/mem_reg_320_383_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.864     2.031    memIO/smem/mem_reg_320_383_3_3/WCLK
    SLICE_X76Y138        RAMD64E                                      r  memIO/smem/mem_reg_320_383_3_3/DP/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X76Y138        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.087    memIO/smem/mem_reg_320_383_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_256_319_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.433ns (40.891%)  route 0.626ns (59.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.329     2.229    mips/dp/pcm/ReadData20[3]
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  mips/dp/pcm/mem_reg_0_63_3_3_i_1/O
                         net (fo=41, routed)          0.297     2.571    memIO/smem/mem_reg_256_319_3_3/D
    SLICE_X76Y136        RAMD64E                                      r  memIO/smem/mem_reg_256_319_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.860     2.028    memIO/smem/mem_reg_256_319_3_3/WCLK
    SLICE_X76Y136        RAMD64E                                      r  memIO/smem/mem_reg_256_319_3_3/SP/CLK
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.201     1.983    
    SLICE_X76Y136        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.127    memIO/smem/mem_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_31_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.433ns (41.524%)  route 0.610ns (58.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.900 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=2, routed)           0.390     2.290    mips/dp/pcm/ReadData20[9]
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.335 r  mips/dp/pcm/mem_reg_0_31_9_9_i_1/O
                         net (fo=1, routed)           0.220     2.555    memIO/dmem/mem_reg_0_31_9_9/D
    SLICE_X84Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.872     2.040    memIO/dmem/mem_reg_0_31_9_9/WCLK
    SLICE_X84Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X84Y140        RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     2.109    memIO/dmem/mem_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_31_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.512ns (47.311%)  route 0.570ns (52.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.593     1.512    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X78Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.906 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/O
                         net (fo=3, routed)           0.397     2.303    mips/dp/pcm/ReadData20[8]
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.118     2.421 r  mips/dp/pcm/mem_reg_0_31_8_8_i_1/O
                         net (fo=1, routed)           0.173     2.595    memIO/dmem/mem_reg_0_31_8_8/D
    SLICE_X84Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=325, routed)         0.872     2.040    memIO/dmem/mem_reg_0_31_8_8/WCLK
    SLICE_X84Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X84Y140        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.119    memIO/dmem/mem_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.898ns  (logic 0.779ns (41.053%)  route 1.119ns (58.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 83.334 - 80.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 75.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    73.604 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630    75.235    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478    75.713 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.699    76.411    clockdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.301    76.712 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.420    77.132    clockdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.094    83.428    
                         clock uncertainty           -0.222    83.206    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    83.047    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         83.047    
                         arrival time                         -77.132    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.247ns (36.617%)  route 0.428ns (63.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.248     1.880    clockdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.099     1.979 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.180     2.159    clockdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism             -0.198     0.940    
                         clock uncertainty            0.222     1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.322    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.837    





