$date
	Sat Jun  3 10:04:50 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delay_line_tb $end
$var wire 4 ! monitor [3:0] $end
$var wire 1 " data_out $end
$var reg 1 # clk $end
$var reg 1 $ data_clr $end
$var reg 1 % data_in $end
$var reg 1 & data_in_gate $end
$var reg 1 ' data_out_gate $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
z"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#17000
1%
1&
#20000
0#
#25000
b1000 !
1#
#30000
0#
#35000
b1100 !
1#
#36000
0%
#40000
0#
#45000
b110 !
1#
#50000
0#
#55000
b11 !
1#
#60000
0#
0&
#65000
b1001 !
1#
#70000
0#
#75000
b1100 !
1#
#80000
0#
#85000
b110 !
1#
#87000
0"
1'
#90000
0#
#95000
b11 !
1"
1#
#100000
0#
#105000
b1001 !
1#
#110000
0#
#115000
b1100 !
0"
1#
#120000
0#
#125000
b110 !
1#
#130000
0#
#135000
b11 !
1"
1#
#140000
0#
#145000
b1001 !
1#
#150000
0#
#155000
b1100 !
0"
1#
#160000
0#
#165000
b110 !
1#
#168000
z"
0'
#170000
0#
#175000
b11 !
1#
#180000
0#
#181000
1$
#185000
b1 !
1#
#190000
0#
#195000
b0 !
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#234000
0$
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#277000
