<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv</a>
time_elapsed: 0.095s
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup p_cg with function sample(bit a, int x);
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;with&#39;
covergroup p_cg with function sample(bit a, int x);
                ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:3</a>: syntax error, unexpected function, expecting IDENTIFIER
covergroup p_cg with function sample(bit a, int x);
                     ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  coverpoint x;
  ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
  cross x, a;
  ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup : p_cg
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
p_cg cg1 = new;
           ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv:12</a>: syntax error, unexpected &#39;@&#39;
  @(posedge clk)(a, x = b) ##1 (c, cg1.sample(a, x));
  ^
%Error: Exiting due to 8 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p584.sv</a>

</pre>
</body>