// Seed: 1674172686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1 & id_2;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
