<stg><name>simulatedAnnealingTop_Pipeline_3</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem16"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="120" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shiftreg12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:4 %sext_ln26_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln26

]]></Node>
<StgValue><ssdm name="sext_ln26_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:5 %sext_ln26_cast = sext i60 %sext_ln26_read

]]></Node>
<StgValue><ssdm name="sext_ln26_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i9 0, i9 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="120" op_1_bw="120">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i120 0, i120 %shiftreg12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i19 0, i19 %phi_mul14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %phi_urem16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
load-store-loop2:0 %loop_index3_load = load i9 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop2:4 %exitcond15 = icmp_eq  i9 %loop_index3_load, i9 400

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop2:6 %empty_57 = add i9 %loop_index3_load, i9 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2:7 %br_ln0 = br i1 %exitcond15, void %load-store-loop2.split, void %memcpy-split1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="9">
<![CDATA[
load-store-loop2.split:2 %empty_65 = trunc i9 %loop_index3_load

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop2.split:3 %empty_66 = icmp_eq  i4 %empty_65, i4 0

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:20 %store_ln0 = store i9 %empty_57, i9 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
load-store-loop2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
load-store-loop2:2 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln26_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
<literal name="empty_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
memcpy-split1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="120" op_0_bw="120" op_1_bw="0">
<![CDATA[
load-store-loop2.split:0 %shiftreg12_load = load i120 %shiftreg12

]]></Node>
<StgValue><ssdm name="shiftreg12_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="120">
<![CDATA[
load-store-loop2.split:1 %shiftreg12_cast = zext i120 %shiftreg12_load

]]></Node>
<StgValue><ssdm name="shiftreg12_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2.split:4 %br_ln0 = br i1 %empty_66, void %load-store-loop2.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
<literal name="empty_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %load-store-loop2.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:0 %empty_58 = phi i128 %gmem_addr_read, void, i128 %shiftreg12_cast, void %load-store-loop2.split

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:1 %phi_urem16_load = load i9 %phi_urem16

]]></Node>
<StgValue><ssdm name="phi_urem16_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:2 %phi_mul14_load = load i19 %phi_mul14

]]></Node>
<StgValue><ssdm name="phi_mul14_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop2.split._crit_edge:3 %next_urem17 = add i9 %phi_urem16_load, i9 1

]]></Node>
<StgValue><ssdm name="next_urem17"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop2.split._crit_edge:4 %empty_59 = icmp_ult  i9 %next_urem17, i9 100

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
load-store-loop2.split._crit_edge:5 %idx_urem18 = select i1 %empty_59, i9 %next_urem17, i9 0

]]></Node>
<StgValue><ssdm name="idx_urem18"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="128">
<![CDATA[
load-store-loop2.split._crit_edge:6 %empty_60 = trunc i128 %empty_58

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="120" op_0_bw="120" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2.split._crit_edge:7 %p_cast7 = partselect i120 @_ssdm_op_PartSelect.i120.i128.i32.i32, i128 %empty_58, i32 8, i32 127

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop2.split._crit_edge:8 %next_mul15 = add i19 %phi_mul14_load, i19 656

]]></Node>
<StgValue><ssdm name="next_mul15"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2.split._crit_edge:9 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %phi_mul14_load, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
load-store-loop2.split._crit_edge:10 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
load-store-loop2.split._crit_edge:11 %p_cast27 = zext i9 %phi_urem16_load

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split._crit_edge:12 %n_l_V_addr = getelementptr i32 %n_l_V, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="n_l_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop2.split._crit_edge:13 %empty_61 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split._crit_edge:14 %empty_62 = zext i8 %empty_60

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop2.split._crit_edge:15 %empty_63 = shl i32 %empty_62, i32 %empty_61

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop2.split._crit_edge:16 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n_l_V

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="2">
<![CDATA[
load-store-loop2.split._crit_edge:17 %empty_64 = zext i2 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop2.split._crit_edge:18 %mask27 = shl i4 1, i4 %empty_64

]]></Node>
<StgValue><ssdm name="mask27"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop2.split._crit_edge:19 %store_ln26 = store void @_ssdm_op_Write.bram.i32, i7 %n_l_V_addr, i32 %empty_63, i4 %mask27

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="120" op_1_bw="120" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:21 %store_ln26 = store i120 %p_cast7, i120 %shiftreg12

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:22 %store_ln0 = store i19 %next_mul15, i19 %phi_mul14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:23 %store_ln0 = store i9 %idx_urem18, i9 %phi_urem16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2.split._crit_edge:24 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="75" name="sext_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln26"/></StgValue>
</port>
<port id="76" name="n_l_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="n_l_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="phi_urem16" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_77" to="phi_mul14" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_77" to="shiftreg12" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_77" to="loop_index3" fromId="77" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln26_read" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="sext_ln26" to="sext_ln26_read" fromId="75" toId="10">
</dataflow>
<dataflow id="85" from="sext_ln26_read" to="sext_ln26_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="gmem" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="90" from="empty_12" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="100" from="empty_11" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="empty_10" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="empty_1" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="110" from="empty_1" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="116" from="loop_index3" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="shiftreg12" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="122" from="phi_mul14" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_114" to="store_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="124" from="phi_urem16" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="125" from="loop_index3" to="loop_index3_load" fromId="9" toId="18">
</dataflow>
<dataflow id="126" from="loop_index3_load" to="exitcond15" fromId="18" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="exitcond15" fromId="127" toId="19">
</dataflow>
<dataflow id="129" from="loop_index3_load" to="empty_57" fromId="18" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_130" to="empty_57" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="exitcond15" to="br_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="133" from="loop_index3_load" to="empty_65" fromId="18" toId="22">
</dataflow>
<dataflow id="134" from="empty_65" to="empty_66" fromId="22" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_135" to="empty_66" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="empty_57" to="store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="138" from="loop_index3" to="store_ln0" fromId="9" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="gmem" to="specbitsmap_ln0" fromId="74" toId="25">
</dataflow>
<dataflow id="142" from="gmem" to="gmem_addr" fromId="74" toId="26">
</dataflow>
<dataflow id="143" from="sext_ln26_cast" to="gmem_addr" fromId="11" toId="26">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="144" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_111" to="specpipeline_ln0" fromId="111" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_91" to="specpipeline_ln0" fromId="91" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_91" to="specpipeline_ln0" fromId="91" toId="27">
</dataflow>
<dataflow id="151" from="p_str" to="specpipeline_ln0" fromId="150" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="152" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="157" from="StgValue_154" to="empty" fromId="154" toId="28">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.m_axi.p1i128" to="gmem_addr_read" fromId="158" toId="29">
</dataflow>
<dataflow id="160" from="gmem_addr" to="gmem_addr_read" fromId="26" toId="29">
</dataflow>
<dataflow id="161" from="shiftreg12" to="shiftreg12_load" fromId="8" toId="30">
</dataflow>
<dataflow id="162" from="shiftreg12_load" to="shiftreg12_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="163" from="empty_66" to="br_ln0" fromId="23" toId="32">
</dataflow>
<dataflow id="164" from="gmem_addr_read" to="empty_58" fromId="29" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
<literal name="empty_66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln0" to="empty_58" fromId="33" toId="34">
</dataflow>
<dataflow id="166" from="shiftreg12_cast" to="empty_58" fromId="31" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
<literal name="empty_66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln0" to="empty_58" fromId="32" toId="34">
</dataflow>
<dataflow id="168" from="phi_urem16" to="phi_urem16_load" fromId="6" toId="35">
</dataflow>
<dataflow id="169" from="phi_mul14" to="phi_mul14_load" fromId="7" toId="36">
</dataflow>
<dataflow id="170" from="phi_urem16_load" to="next_urem17" fromId="35" toId="37">
</dataflow>
<dataflow id="171" from="StgValue_130" to="next_urem17" fromId="130" toId="37">
</dataflow>
<dataflow id="172" from="next_urem17" to="empty_59" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_173" to="empty_59" fromId="173" toId="38">
</dataflow>
<dataflow id="175" from="empty_59" to="idx_urem18" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="next_urem17" to="idx_urem18" fromId="37" toId="39">
</dataflow>
<dataflow id="177" from="StgValue_114" to="idx_urem18" fromId="114" toId="39">
</dataflow>
<dataflow id="178" from="empty_58" to="empty_60" fromId="34" toId="40">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i120.i128.i32.i32" to="p_cast7" fromId="179" toId="41">
</dataflow>
<dataflow id="181" from="empty_58" to="p_cast7" fromId="34" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_182" to="p_cast7" fromId="182" toId="41">
</dataflow>
<dataflow id="185" from="StgValue_184" to="p_cast7" fromId="184" toId="41">
</dataflow>
<dataflow id="186" from="phi_mul14_load" to="next_mul15" fromId="36" toId="42">
</dataflow>
<dataflow id="188" from="StgValue_187" to="next_mul15" fromId="187" toId="42">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i2.i19.i32.i32" to="tmp_s" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="phi_mul14_load" to="tmp_s" fromId="36" toId="43">
</dataflow>
<dataflow id="192" from="StgValue_104" to="tmp_s" fromId="104" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_193" to="tmp_s" fromId="193" toId="43">
</dataflow>
<dataflow id="196" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_9" fromId="195" toId="44">
</dataflow>
<dataflow id="197" from="tmp_s" to="tmp_9" fromId="43" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_198" to="tmp_9" fromId="198" toId="44">
</dataflow>
<dataflow id="200" from="phi_urem16_load" to="p_cast27" fromId="35" toId="45">
</dataflow>
<dataflow id="201" from="n_l_V" to="n_l_V_addr" fromId="76" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_202" to="n_l_V_addr" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="p_cast27" to="n_l_V_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="205" from="tmp_9" to="empty_61" fromId="44" toId="47">
</dataflow>
<dataflow id="206" from="empty_60" to="empty_62" fromId="40" toId="48">
</dataflow>
<dataflow id="207" from="empty_62" to="empty_63" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="empty_61" to="empty_63" fromId="47" toId="49">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="209" toId="50">
</dataflow>
<dataflow id="211" from="n_l_V" to="specbramwithbyteenable_ln0" fromId="76" toId="50">
</dataflow>
<dataflow id="212" from="tmp_s" to="empty_64" fromId="43" toId="51">
</dataflow>
<dataflow id="214" from="StgValue_213" to="mask27" fromId="213" toId="52">
</dataflow>
<dataflow id="215" from="empty_64" to="mask27" fromId="51" toId="52">
</dataflow>
<dataflow id="217" from="_ssdm_op_Write.bram.i32" to="store_ln26" fromId="216" toId="53">
</dataflow>
<dataflow id="218" from="n_l_V_addr" to="store_ln26" fromId="46" toId="53">
</dataflow>
<dataflow id="219" from="empty_63" to="store_ln26" fromId="49" toId="53">
</dataflow>
<dataflow id="220" from="mask27" to="store_ln26" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="p_cast7" to="store_ln26" fromId="41" toId="54">
</dataflow>
<dataflow id="222" from="shiftreg12" to="store_ln26" fromId="8" toId="54">
</dataflow>
<dataflow id="223" from="next_mul15" to="store_ln0" fromId="42" toId="55">
</dataflow>
<dataflow id="224" from="phi_mul14" to="store_ln0" fromId="7" toId="55">
</dataflow>
<dataflow id="225" from="idx_urem18" to="store_ln0" fromId="39" toId="56">
</dataflow>
<dataflow id="226" from="phi_urem16" to="store_ln0" fromId="6" toId="56">
</dataflow>
<dataflow id="227" from="exitcond15" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="228" from="exitcond15" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="229" from="empty_66" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="230" from="exitcond15" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="231" from="empty_66" to="StgValue_4" fromId="23" toId="4">
</dataflow>
</dataflows>


</stg>
