INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhangshuai/develop/soft_core/vivado_project/test_core_add_saferegion/safe_region.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module safe_region
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhangshuai/develop/soft_core/vivado_project/test_core_add_saferegion/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhangshuai/develop/soft_core/vivado_project/test_core_add_saferegion/picosoc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picosoc
INFO: [VRFC 10-311] analyzing module picosoc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhangshuai/develop/soft_core/vivado_project/test_core_add_saferegion/test_core_add_saferegion.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
