<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1619250716">
  <File Type="ROUTE-PWR" Name="fpga_clock_power_routed.rpt"/>
  <File Type="PA-TCL" Name="fpga_clock.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="fpga_clock_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="fpga_clock_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="fpga_clock.msk"/>
  <File Type="ROUTE-CLK" Name="fpga_clock_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="fpga_clock.vdi"/>
  <File Type="BG-BIT" Name="fpga_clock.bit"/>
  <File Type="BG-DRC" Name="fpga_clock.drc"/>
  <File Type="BG-BGN" Name="fpga_clock.bgn"/>
  <File Type="BG-BIN" Name="fpga_clock.bin"/>
  <File Type="BITSTR-RBT" Name="fpga_clock.rbt"/>
  <File Type="BITSTR-NKY" Name="fpga_clock.nky"/>
  <File Type="BITSTR-BMM" Name="fpga_clock_bd.bmm"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="fpga_clock_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="fpga_clock.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="fpga_clock.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="fpga_clock.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="fpga_clock_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="fpga_clock.hwdef"/>
  <File Type="PLACE-IO" Name="fpga_clock_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="fpga_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="fpga_clock_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="fpga_clock_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="fpga_clock_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="fpga_clock_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="fpga_clock_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="fpga_clock_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="fpga_clock_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="fpga_clock_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="fpga_clock_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="fpga_clock_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="fpga_clock_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="fpga_clock_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="fpga_clock_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="fpga_clock_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="fpga_clock_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="fpga_clock_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="fpga_clock_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="fpga_clock_opt.dcp"/>
  <File Type="PLACE-DCP" Name="fpga_clock_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="fpga_clock_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="fpga_clock_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="fpga_clock_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="fpga_clock_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="fpga_clock_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="fpga_clock_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="fpga_clock_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="fpga_clock_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="fpga_clock.pdi"/>
  <File Type="RCFI_FILE" Name="fpga_clock.rcfi"/>
  <File Type="CFI_FILE" Name="fpga_clock.cfi"/>
  <File Type="RNPI_FILE" Name="fpga_clock.rnpi"/>
  <File Type="NPI_FILE" Name="fpga_clock.npi"/>
  <File Type="RBD_FILE" Name="fpga_clock.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/am_pm_convert.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/bchrom.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/sources_1/imports/new/bchrom.vhd"/>
        <Attr Name="ImportTime" Val="1615213792"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/math_real.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/blinker.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clock_counter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_convert.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/decoder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/sources_1/new/decoder.vhd"/>
        <Attr Name="ImportTime" Val="1618864783"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/math_real-body.vhdl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/modulo_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/sources_1/new/modulo_counter.vhd"/>
        <Attr Name="ImportTime" Val="1618862562"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/move_toggle.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/multiplexer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/sources_1/new/multiplexer.vhd"/>
        <Attr Name="ImportTime" Val="1618864479"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/passthrough_modulo_counter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/setup_controller.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/design_sources/seven_segment_driver.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/sources_1/imports/design_sources/seven_segment_driver.vhd"/>
        <Attr Name="ImportTime" Val="1618864965"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/signal_toggle.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fpga_clock.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fpga_clock"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraint_sources/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../eecs443_lab08/lab08Q1_viv2020T/lab08Q1_viv2020T.srcs/constrs_1/imports/constraint_sources/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1618851378"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
