<?xml version='1.0'?>
<island simulinkPath='ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/PhasorGenerate' topLevelEntity='ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_v_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_v_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='v' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_c_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_c_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='c' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_real_d1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_real_d1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='d1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_3_imag_d1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_imag_d1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='d1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_4_Tsym1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_Tsym1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='Tsym1' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_cp_T1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_5_cp_T1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='cp_T1' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_CP_EN1_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_6_CP_EN1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='CP_EN1' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_fft_size_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_7_fft_size_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='fft_size' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_CPLen_tpl' clock='clk' reset='areset' width='11' dir='in' role='data' qsys_role='data_in_8_CPLen_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='CPLen' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_nsc_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_9_nsc_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='nsc' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_eAxC_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_10_eAxC_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='eAxC' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_sym_metadata_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_11_sym_metadata_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='sym_metadata' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_ul_timerefin_tpl' clock='clk' reset='areset' width='64' dir='in' role='data' qsys_role='data_in_12_ul_timerefin_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelIn_cunroll_x.stm' highLevelName='ul_timerefin' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_real_dout1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_dout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='dout1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_imag_dout1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_dout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='dout1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_4_sin_tpl' clock='clk' reset='areset' width='18' dir='out' role='data' qsys_role='data_out_4_sin_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='sin' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_cos_tpl' clock='clk' reset='areset' width='18' dir='out' role='data' qsys_role='data_out_5_cos_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='cos' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_fft_size_out_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_6_fft_size_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='fft_size_out' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_CPLenout_tpl' clock='clk' reset='areset' width='11' dir='out' role='data' qsys_role='data_out_7_CPLenout_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='CPLenout' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_8_nsc_out_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_8_nsc_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='nsc_out' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_9_eAxC_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_9_eAxC_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='eAxC_out' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_10_sym_metadata_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_10_sym_metadata_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='sym_metadata_out' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_11_ul_timeref_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_11_ul_timeref_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_ChannelOut_cunroll_x.stm' highLevelName='ul_timeref_out' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField1_x_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField1_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField1_x_tpl' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField2_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField2_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField2_x_tpl' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField3_x_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField3_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField3_x_tpl' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField4_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField4_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate_RegField4_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
