
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-init scripts/top.tcl -win 
Date:		Sun May 29 22:53:21 2022
Host:		EEX058 (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (7cores*14cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "scripts/top.tcl" ...
<CMD> set init_verilog ../syn/results/riscv8bit.mapped.v
<CMD> set init_mmmc_file scripts/mmc2.view
<CMD> set init_lef_file {/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=05/29 22:53:47, mem=560.1M)
#% End Load MMMC data ... (date=05/29 22:53:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=560.3M, current mem=560.3M)
rc_best rc_worst

Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...

Loading LEF file /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun May 29 22:53:47 2022
viaInitial ends at Sun May 29 22:53:47 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from scripts/mmc2.view
Reading lib_slow timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading lib_fast timing library '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, real=0.03min, mem=21.0M, fe_cpu=0.37min, fe_real=0.47min, fe_mem=779.7M) ***
#% Begin Load netlist data ... (date=05/29 22:53:49, mem=576.4M)
*** Begin netlist parsing (mem=779.7M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/results/riscv8bit.mapped.v'

*** Memory Usage v#1 (Current mem = 779.703M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=779.7M) ***
#% End Load netlist data ... (date=05/29 22:53:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=581.5M, current mem=581.5M)
Top level cell is riscv8bit.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell riscv8bit ...
*** Netlist is unique.
** info: there are 283 modules.
** info: there are 686 stdCell insts.

*** Memory Usage v#1 (Current mem = 823.129M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: FreePDK45.
Reading Capacitance Table File /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: FreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_slow
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.captbl'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/worst.tch'
 
 Analysis View: analysis_fast
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.captbl'
    RC-Corner PreRoute Res Factor         : 1.34
    RC-Corner PreRoute Cap Factor         : 1.1
    RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
    RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
    RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/fireice/best.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/results/riscv8bit.mapped.sdc' ...
Current (total cpu=0:00:23.2, real=0:00:30.0, peak res=783.9M, current mem=783.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/results/riscv8bit.mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../syn/results/riscv8bit.mapped.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=804.7M, current mem=804.7M)
Current (total cpu=0:00:23.4, real=0:00:30.0, peak res=804.7M, current mem=804.7M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> floorPlan -r 1 0.6 6 6 6 6
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile scripts/riscv8bit.ioc -noAdjustDieSize
Reading IO assignment file "scripts/riscv8bit.ioc" ...
<CMD> saveDesign db/riscv8bit_floorplan.enc
#% Begin save design ... (date=05/29 22:53:51, mem=828.7M)
% Begin Save ccopt configuration ... (date=05/29 22:53:51, mem=830.8M)
% End Save ccopt configuration ... (date=05/29 22:53:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.5M, current mem=831.5M)
% Begin Save netlist data ... (date=05/29 22:53:51, mem=831.5M)
Writing Binary DB to db/riscv8bit_floorplan.enc.dat/riscv8bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/29 22:53:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.9M, current mem=831.9M)
Saving symbol-table file ...
Saving congestion map file db/riscv8bit_floorplan.enc.dat/riscv8bit.route.congmap.gz ...
% Begin Save AAE data ... (date=05/29 22:53:52, mem=832.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/29 22:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.5M, current mem=832.5M)
Saving preference file db/riscv8bit_floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/29 22:53:52, mem=836.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/29 22:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.0M, current mem=836.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/29 22:53:52, mem=836.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/29 22:53:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.3M, current mem=836.3M)
% Begin Save routing data ... (date=05/29 22:53:52, mem=836.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1062.9M) ***
% End Save routing data ... (date=05/29 22:53:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=840.5M, current mem=840.5M)
Saving property file db/riscv8bit_floorplan.enc.dat/riscv8bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1065.9M) ***
% Begin Save power constraints data ... (date=05/29 22:53:53, mem=841.1M)
% End Save power constraints data ... (date=05/29 22:53:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=841.2M, current mem=841.2M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design riscv8bit_floorplan.enc.dat
#% End save design ... (date=05/29 22:53:58, total cpu=0:00:05.3, real=0:00:07.0, peak res=866.5M, current mem=844.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -all
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> addRing -center 1 -type core_rings -width 1.5 -spacing 0.9 -nets {VDD VSS} -layer {bottom metal10 right metal9 top metal10 left metal10}
#% Begin addRing (date=05/29 22:53:58, mem=844.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1097.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        2       |       NA       |
|  via9  |        4       |        0       |
| metal10|        6       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/29 22:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=846.8M, current mem=846.8M)
<CMD> addStripe -number_of_sets 1 -width 1.25 -spacing 0.9 -xleft_offset 20 -nets {VDD VSS} -layer metal10
#% Begin addStripe (date=05/29 22:53:58, mem=846.8M)
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Initialize fgc environment(mem: 1097.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1097.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1097.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1097.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1097.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        2       |       NA       |
|  via9  |        4       |        0       |
| metal10|        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/29 22:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=847.9M, current mem=847.9M)
<CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {metal1 metal10} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {metal1 metal10} -allowLayerChange 1 -targetViaLayerRange {metal1 metal10}
#% Begin sroute (date=05/29 22:53:58, mem=847.9M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun May 29 22:53:58 2022 ***
SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/risc_baohui/layout
SPECIAL ROUTE ran on machine: EEX058 (Linux 3.10.0-1160.59.1.el7.x86_64 x86_64 2.89Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2175.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 24 used
Read in 24 components
  24 core components: 24 unplaced, 0 placed, 0 fixed
Read in 61 physical pins
  61 physical pins: 0 unplaced, 0 placed, 61 fixed
Read in 61 nets
Read in 2 special nets, 2 routed
Read in 109 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 70
  Number of Followpin connections: 35
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2183.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 61 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 105 wires.
ViaGen created 908 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       105      |       NA       |
|  via1  |       105      |        0       |
|  via2  |       105      |        0       |
|  via3  |       105      |        0       |
|  via4  |       105      |        0       |
|  via5  |       105      |        0       |
|  via6  |       105      |        0       |
|  via7  |       105      |        0       |
|  via8  |       105      |        0       |
|  via9  |       68       |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/29 22:53:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=851.8M, current mem=851.8M)
<CMD> saveDesign db/riscv8bit_powerplan.enc
#% Begin save design ... (date=05/29 22:53:58, mem=851.8M)
% Begin Save ccopt configuration ... (date=05/29 22:53:58, mem=851.8M)
% End Save ccopt configuration ... (date=05/29 22:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.0M, current mem=852.0M)
% Begin Save netlist data ... (date=05/29 22:53:58, mem=852.0M)
Writing Binary DB to db/riscv8bit_powerplan.enc.dat/riscv8bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/29 22:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.0M, current mem=852.0M)
Saving symbol-table file ...
Saving congestion map file db/riscv8bit_powerplan.enc.dat/riscv8bit.route.congmap.gz ...
% Begin Save AAE data ... (date=05/29 22:53:59, mem=852.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/29 22:53:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.1M, current mem=852.1M)
Saving preference file db/riscv8bit_powerplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/29 22:53:59, mem=852.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/29 22:54:00, total cpu=0:00:00.0, real=0:00:01.0, peak res=852.6M, current mem=852.6M)
Saving PG file db/riscv8bit_powerplan.enc.dat/riscv8bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun May 29 22:54:00 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1101.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/29 22:54:00, mem=852.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/29 22:54:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.6M, current mem=852.6M)
% Begin Save routing data ... (date=05/29 22:54:00, mem=852.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1101.1M) ***
% End Save routing data ... (date=05/29 22:54:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.6M, current mem=852.6M)
Saving property file db/riscv8bit_powerplan.enc.dat/riscv8bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1104.1M) ***
% Begin Save power constraints data ... (date=05/29 22:54:00, mem=852.7M)
% End Save power constraints data ... (date=05/29 22:54:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.7M, current mem=852.7M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design riscv8bit_powerplan.enc.dat
#% End save design ... (date=05/29 22:54:05, total cpu=0:00:05.3, real=0:00:07.0, peak res=883.0M, current mem=854.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -reset
<CMD> setPlaceMode -reorderScan 0
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1146.59 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/slow.cdb
	/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (IMPESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*summary: 19 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.17542 -from {0x96 0x99} -to 0x9a -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.17542 -from {0x9d 0xa0} -to 0xa1 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.17542 -from 0xa3 -to 0xa4
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.17542 -from 0xa7 -to 0xa8
<CMD> setPathGroupOptions reg2reg_tmp.17542 -effortLevel high
Effort level <high> specified for reg2reg_tmp.17542 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1213.88)
Total number of fetched objects 884
End delay calculation. (MEM=1245.56 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1218.48 CPU=0:00:00.4 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1204.3M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.0 mem=1212.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=1212.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 540 (70.1%) nets
3		: 108 (14.0%) nets
4     -	14	: 106 (13.8%) nets
15    -	39	: 15 (1.9%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=668 (0 fixed + 668 movable) #buf cell=0 #inv cell=86 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=770 #term=2565 #term/net=3.33, #fixedIo=61, #floatIo=0, #fixedPin=61, #floatPin=0
stdCell: 668 single + 0 double + 0 multi
Total standard cell length = 0.9808 (mm), area = 0.0014 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 5162 sites (1373 um^2) / alloc_area 8496 sites (2260 um^2).
Pin Density = 0.2947.
            = total # of pins 2565 / total area 8704.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 3.336e+03 (1.77e+03 1.56e+03)
              Est.  stn bbox = 3.543e+03 (1.86e+03 1.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1217.3M
Iteration  2: Total net bbox = 3.336e+03 (1.77e+03 1.56e+03)
              Est.  stn bbox = 3.543e+03 (1.86e+03 1.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1217.3M
Iteration  3: Total net bbox = 3.088e+03 (1.56e+03 1.53e+03)
              Est.  stn bbox = 3.572e+03 (1.80e+03 1.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1219.7M
Active setup views:
    analysis_slow
Iteration  4: Total net bbox = 5.617e+03 (2.96e+03 2.66e+03)
              Est.  stn bbox = 6.479e+03 (3.44e+03 3.04e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1219.7M
Iteration  5: Total net bbox = 5.585e+03 (2.80e+03 2.78e+03)
              Est.  stn bbox = 6.548e+03 (3.35e+03 3.19e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1219.7M
Iteration  6: Total net bbox = 5.897e+03 (2.88e+03 3.02e+03)
              Est.  stn bbox = 6.937e+03 (3.45e+03 3.48e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1220.7M
Iteration  7: Total net bbox = 6.241e+03 (3.06e+03 3.19e+03)
              Est.  stn bbox = 7.309e+03 (3.65e+03 3.66e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1220.7M
Iteration  8: Total net bbox = 6.325e+03 (3.04e+03 3.29e+03)
              Est.  stn bbox = 7.366e+03 (3.62e+03 3.75e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1220.7M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 6.653e+03 (3.29e+03 3.37e+03)
              Est.  stn bbox = 7.701e+03 (3.87e+03 3.83e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1221.7M
Iteration 10: Total net bbox = 6.653e+03 (3.29e+03 3.37e+03)
              Est.  stn bbox = 7.701e+03 (3.87e+03 3.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1221.7M
Iteration 11: Total net bbox = 6.653e+03 (3.29e+03 3.37e+03)
              Est.  stn bbox = 7.701e+03 (3.87e+03 3.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1221.7M
*** cost = 6.653e+03 (3.29e+03 3.37e+03) (cpu for global=0:00:01.9) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:01.7 real: 0:00:01.8
Core Placement runtime cpu: 0:00:01.8 real: 0:00:03.0
*** Starting refinePlace (0:00:39.8 mem=1237.7M) ***
Total net bbox length = 6.653e+03 (3.287e+03 3.367e+03) (ext = 6.890e+02)
Move report: Detail placement moves 668 insts, mean move: 0.77 um, max move: 6.99 um
	Max move on inst (id_to_wb1/id_and_ex1/id1/registerfile1/U110): (46.56, 17.27) --> (49.40, 21.42)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1237.7MB
Summary Report:
Instances move: 668 (out of 668 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 6.99 um (Instance: id_to_wb1/id_and_ex1/id1/registerfile1/U110) (46.5605, 17.2685) -> (49.4, 21.42)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X2
Total net bbox length = 6.127e+03 (2.855e+03 3.272e+03) (ext = 6.586e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1237.7MB
*** Finished refinePlace (0:00:39.9 mem=1237.7M) ***
*** End of Placement (cpu=0:00:03.4, real=0:00:05.0, mem=1237.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
Density distribution unevenness ratio = 5.578%
*** Free Virtual Timing Model ...(mem=1237.7M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.17542 -from {0xb2 0xb5} -to 0xb6 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.17542 -from {0xb9 0xbc} -to 0xbd -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.17542 -from 0xbf -to 0xc0
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.17542 -from 0xc3 -to 0xc4
<CMD> setPathGroupOptions reg2reg_tmp.17542 -effortLevel high
Effort level <high> specified for reg2reg_tmp.17542 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1251.95)
Total number of fetched objects 884
End delay calculation. (MEM=1267.64 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1267.64 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.17542
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1253.43 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1253.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.196000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.11%)   ( 0.11%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1261.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1261.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1261.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1261.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1261.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1261.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1261.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2504
[NR-eGR] metal2  (2V) length: 2.283340e+03um, number of vias: 3176
[NR-eGR] metal3  (3H) length: 3.101550e+03um, number of vias: 1037
[NR-eGR] metal4  (4V) length: 1.706050e+03um, number of vias: 124
[NR-eGR] metal5  (5H) length: 3.154150e+02um, number of vias: 105
[NR-eGR] metal6  (6V) length: 3.422550e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.749450e+03um, number of vias: 6952
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.055100e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1198.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 9, mem = 1198.4M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3311       8760  Pin %s of Cell %s for timing library %s ...
*** Message Summary: 8762 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 921.2M, totSessionCpu=0:00:41 **
Executing: place_opt_design -opt -out_dir reports/preCTSTimingReports
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                   45
setExtractRCMode -coupling_c_th          0.1
setExtractRCMode -engine                 preRoute
setExtractRCMode -relative_c_th          1
setExtractRCMode -total_c_th             0
setDelayCalMode -engine                  aae
setDelayCalMode -ignoreNetLoad           false
setPlaceMode -place_global_reorder_scan  false
setAnalysisMode -analysisType            bcwc
setAnalysisMode -clkSrcPath              true
setAnalysisMode -clockPropagation        sdcControl
setAnalysisMode -virtualIPO              false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 920.4M, totSessionCpu=0:00:41 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 950.0M, totSessionCpu=0:00:42 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1232.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1232.46 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1232.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.256200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1234.46 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1234.46 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.46 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1234.46 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1234.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1234.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2504
[NR-eGR] metal2  (2V) length: 2.254455e+03um, number of vias: 3185
[NR-eGR] metal3  (3H) length: 3.182270e+03um, number of vias: 1034
[NR-eGR] metal4  (4V) length: 1.720140e+03um, number of vias: 126
[NR-eGR] metal5  (5H) length: 3.740500e+02um, number of vias: 95
[NR-eGR] metal6  (6V) length: 2.921800e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.823935e+03um, number of vias: 6950
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.361300e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1234.46 MB )
Extraction called for design 'riscv8bit' of instances=668 and nets=788 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1234.457M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1265.25)
Total number of fetched objects 884
End delay calculation. (MEM=1281.95 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1281.95 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:43.0 mem=1281.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.394  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   203   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 993.4M, totSessionCpu=0:00:43 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1259.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1259.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.2/0:00:51.3 (0.8), mem = 1259.2M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:00:44.4/0:00:52.6 (0.8), mem = 1430.1M

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:44.4/0:00:52.6 (0.8), mem = 1349.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.000|   0.000|    59.31%|   0:00:00.0| 1375.2M|analysis_slow|       NA| NA                                                 |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1375.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1375.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:00:47.5/0:00:55.8 (0.9), mem = 1356.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:48.1/0:00:56.3 (0.9), mem = 1375.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.31%|        -|   0.000|   0.000|   0:00:00.0| 1375.2M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1375.2M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1394.3M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1394.3M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1394.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.31
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:00:48.5/0:00:56.7 (0.9), mem = 1394.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1356.18M, totSessionCpu=0:00:48).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  analysis_slow
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1358.18 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1358.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.196000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.11%)   ( 0.11%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1358.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  4: Total net bbox = 4.906e+03 (2.43e+03 2.47e+03)
              Est.  stn bbox = 5.672e+03 (2.87e+03 2.81e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1329.4M
Iteration  5: Total net bbox = 5.321e+03 (2.66e+03 2.66e+03)
              Est.  stn bbox = 6.203e+03 (3.16e+03 3.05e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1329.4M
Iteration  6: Total net bbox = 5.329e+03 (2.66e+03 2.67e+03)
              Est.  stn bbox = 6.257e+03 (3.19e+03 3.07e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1329.4M
Iteration  7: Total net bbox = 5.757e+03 (2.88e+03 2.88e+03)
              Est.  stn bbox = 6.737e+03 (3.44e+03 3.30e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1329.4M
Iteration  8: Total net bbox = 6.017e+03 (2.96e+03 3.06e+03)
              Est.  stn bbox = 6.992e+03 (3.52e+03 3.47e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1329.4M
Move report: Timing Driven Placement moves 668 insts, mean move: 4.87 um, max move: 16.69 um
	Max move on inst (id_to_wb1/id_and_ex1/id1/registerfile1/U153): (27.36, 28.42) --> (21.12, 17.97)

Finished Incremental Placement (cpu=0:00:02.1, real=0:00:02.0, mem=1329.4M)
*** Starting refinePlace (0:00:50.7 mem=1330.1M) ***
Total net bbox length = 6.344e+03 (3.211e+03 3.134e+03) (ext = 6.881e+02)
Move report: Detail placement moves 668 insts, mean move: 0.57 um, max move: 8.31 um
	Max move on inst (id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_2_): (14.19, 41.83) --> (6.46, 42.42)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1330.1MB
Summary Report:
Instances move: 668 (out of 668 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 8.31 um (Instance: id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_2_) (14.188, 41.833) -> (6.46, 42.42)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 5.830e+03 (2.740e+03 3.090e+03) (ext = 6.647e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1330.1MB
*** Finished refinePlace (0:00:50.8 mem=1330.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1330.13 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.13 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.760600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1330.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1330.13 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1330.13 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1330.13 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1330.13 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1330.13 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1330.13 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2504
[NR-eGR] metal2  (2V) length: 2.072280e+03um, number of vias: 3077
[NR-eGR] metal3  (3H) length: 2.897880e+03um, number of vias: 981
[NR-eGR] metal4  (4V) length: 1.692450e+03um, number of vias: 126
[NR-eGR] metal5  (5H) length: 3.469550e+02um, number of vias: 106
[NR-eGR] metal6  (6V) length: 3.258900e+02um, number of vias: 8
[NR-eGR] metal7  (7H) length: 1.120000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.336575e+03um, number of vias: 6802
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.901500e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1330.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1314.1M)
Extraction called for design 'riscv8bit' of instances=668 and nets=788 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1314.125M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1046.7M, totSessionCpu=0:00:51 **
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1338.12)
Total number of fetched objects 884
End delay calculation. (MEM=1362.82 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1362.82 CPU=0:00:00.3 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.8/0:00:59.9 (0.9), mem = 1429.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.31%|        -|   0.000|   0.000|   0:00:00.0| 1429.9M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1429.9M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1429.9M|
|    59.31%|        0|   0.000|   0.000|   0:00:01.0| 1429.9M|
|    59.31%|        0|   0.000|   0.000|   0:00:00.0| 1429.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.31
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:52.1 mem=1429.9M) ***
Total net bbox length = 5.830e+03 (2.740e+03 3.090e+03) (ext = 6.647e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1429.9MB
Summary Report:
Instances move: 0 (out of 668 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.830e+03 (2.740e+03 3.090e+03) (ext = 6.647e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1429.9MB
*** Finished refinePlace (0:00:52.1 mem=1429.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1429.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1429.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:52.2/0:01:00.4 (0.9), mem = 1429.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1351.83M, totSessionCpu=0:00:52).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:52.2/0:01:00.4 (0.9), mem = 1351.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.39|     0.00|       0|       0|       0|  59.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.39|     0.00|       0|       0|       0|  59.31| 0:00:00.0|  1370.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1370.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:53.0/0:01:01.2 (0.9), mem = 1351.8M
End: GigaOpt postEco DRV Optimization

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv8bit' of instances=668 and nets=788 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1327.625M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1335.66 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.760600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1335.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1349.87)
Total number of fetched objects 884
End delay calculation. (MEM=1365.55 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1365.55 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:53.8 mem=1365.6M)
Reported timing to dir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1087.8M, totSessionCpu=0:00:54 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.393  |  1.393  |  2.741  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   203   |   145   |   203   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1090.8M, totSessionCpu=0:00:54 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1255.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> saveDesign db/riscv8bit_place.enc
#% Begin save design ... (date=05/29 22:54:29, mem=1008.4M)
% Begin Save ccopt configuration ... (date=05/29 22:54:29, mem=1008.4M)
% End Save ccopt configuration ... (date=05/29 22:54:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.5M, current mem=1008.5M)
% Begin Save netlist data ... (date=05/29 22:54:30, mem=1008.5M)
Writing Binary DB to db/riscv8bit_place.enc.dat/riscv8bit.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/29 22:54:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.5M, current mem=1008.5M)
Saving symbol-table file ...
Saving congestion map file db/riscv8bit_place.enc.dat/riscv8bit.route.congmap.gz ...
% Begin Save AAE data ... (date=05/29 22:54:30, mem=1008.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/29 22:54:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.8M, current mem=1008.8M)
Saving preference file db/riscv8bit_place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/29 22:54:30, mem=1009.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/29 22:54:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=1009.3M, current mem=1009.3M)
Saving PG file db/riscv8bit_place.enc.dat/riscv8bit.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun May 29 22:54:31 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1255.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/29 22:54:31, mem=1009.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/29 22:54:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.3M, current mem=1009.3M)
% Begin Save routing data ... (date=05/29 22:54:31, mem=1009.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1255.4M) ***
% End Save routing data ... (date=05/29 22:54:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.5M, current mem=1009.5M)
Saving property file db/riscv8bit_place.enc.dat/riscv8bit.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1258.4M) ***
Saving rc congestion map db/riscv8bit_place.enc.dat/riscv8bit.congmap.gz ...
% Begin Save power constraints data ... (date=05/29 22:54:31, mem=1009.5M)
% End Save power constraints data ... (date=05/29 22:54:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.5M, current mem=1009.5M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design riscv8bit_place.enc.dat
#% End save design ... (date=05/29 22:54:37, total cpu=0:00:05.3, real=0:00:08.0, peak res=1011.7M, current mem=1011.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property buffer_cells {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
<CMD> set_ccopt_property use_inverters auto
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint_slow
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 169 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint_slow was created. It contains 169 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=05/29 22:54:37, mem=976.8M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          32.9
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -activeHoldViews                    { analysis_fast }
setOptMode -activeSetupViews                   { analysis_slow }
setOptMode -autoSetupViews                     { analysis_slow}
setOptMode -autoTDGRSetupViews                 { analysis_slow}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_global_reorder_scan        false

(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1246.3M, init mem=1263.0M)
*info: Placed = 668           
*info: Unplaced = 0           
Placement Density:59.31%(1373/2315)
Placement Density (including fixed std cells):59.31%(1373/2315)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1263.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 169 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 169 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1263.02 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1263.02 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=770  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 770 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 770 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 6.760600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1263.02 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1263.02 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.02 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1263.02 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.02 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1263.02 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2504
[NR-eGR] metal2  (2V) length: 2.072280e+03um, number of vias: 3077
[NR-eGR] metal3  (3H) length: 2.897880e+03um, number of vias: 981
[NR-eGR] metal4  (4V) length: 1.692450e+03um, number of vias: 126
[NR-eGR] metal5  (5H) length: 3.469550e+02um, number of vias: 106
[NR-eGR] metal6  (6V) length: 3.258900e+02um, number of vias: 8
[NR-eGR] metal7  (7H) length: 1.120000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.336575e+03um, number of vias: 6802
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.901500e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1260.02 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2315.264um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.131ns
  Slew time target (trunk):   0.131ns
  Slew time target (top):     0.132ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.127ns
  Buffer max distance: 321.538um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_corner_slow:setup.late, optimalDrivingDistance=321.538um, saturatedSlew=0.112ns, speed=1361.295um per ns, cellArea=4.136um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_corner_slow:setup.late, optimalDrivingDistance=594.667um, saturatedSlew=0.114ns, speed=2428.204um per ns, cellArea=12.972um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=delay_corner_slow:setup.late, optimalDrivingDistance=596.952um, saturatedSlew=0.114ns, speed=2524.110um per ns, cellArea=11.586um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint_slow:
  Sources:                     pin clk
  Total number of sinks:       169
  Delay constrained sinks:     169
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_slow:setup.late:
  Skew target:                 0.127ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/constraint_slow with 169 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:01.3)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 5 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:01 mem=1305.2M) ***
Total net bbox length = 6.000e+03 (2.818e+03 3.182e+03) (ext = 6.657e+02)
Move report: Detail placement moves 10 insts, mean move: 0.70 um, max move: 1.52 um
	Max move on inst (id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__7_): (15.39, 10.22) --> (16.91, 10.22)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1305.2MB
Summary Report:
Instances move: 10 (out of 673 movable)
Instances flipped: 0
Mean displacement: 0.70 um
Max displacement: 1.52 um (Instance: id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__7_) (15.39, 10.22) -> (16.91, 10.22)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 6.005e+03 (2.823e+03 3.182e+03) (ext = 6.657e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1305.2MB
*** Finished refinePlace (0:01:01 mem=1305.2M) ***
    ClockRefiner summary
    All clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 174).
    The largest move was 1.52 um for id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__7_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
    Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.430fF, leaf=48.075fF, total=54.504fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Clustering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1305.21 MB )
[NR-eGR] Read 3153 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3153
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=775  numIgnoredNets=769
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.264000e+02um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.138000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.124000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.124000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.936000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1305.21 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1305.21 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.21 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1305.21 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2514
[NR-eGR] metal2  (2V) length: 1.970150e+03um, number of vias: 3002
[NR-eGR] metal3  (3H) length: 2.933230e+03um, number of vias: 1036
[NR-eGR] metal4  (4V) length: 1.821210e+03um, number of vias: 128
[NR-eGR] metal5  (5H) length: 3.471050e+02um, number of vias: 106
[NR-eGR] metal6  (6V) length: 3.258900e+02um, number of vias: 8
[NR-eGR] metal7  (7H) length: 1.120000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.398705e+03um, number of vias: 6794
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.522800e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 179
[NR-eGR] metal2  (2V) length: 1.323650e+02um, number of vias: 206
[NR-eGR] metal3  (3H) length: 2.570400e+02um, number of vias: 95
[NR-eGR] metal4  (4V) length: 1.620800e+02um, number of vias: 3
[NR-eGR] metal5  (5H) length: 7.950000e-01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.522800e+02um, number of vias: 483
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.522800e+02um, number of vias: 483
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.11 sec, Curr Mem: 1260.21 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1260.21 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1260.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 639
[NR-eGR] Read numTotalNets=775  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 769 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 769 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 6.319600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.16%)   ( 0.16%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1260.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1260.21 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1260.21 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1260.21 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1260.21 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1260.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1260.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2514
[NR-eGR] metal2  (2V) length: 2.004620e+03um, number of vias: 3002
[NR-eGR] metal3  (3H) length: 2.872440e+03um, number of vias: 1041
[NR-eGR] metal4  (4V) length: 1.631120e+03um, number of vias: 180
[NR-eGR] metal5  (5H) length: 4.232100e+02um, number of vias: 156
[NR-eGR] metal6  (6V) length: 4.730650e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.405295e+03um, number of vias: 6899
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1258.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv8bit' of instances=673 and nets=2578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1258.207M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
    cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
    cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
    sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
    wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
    Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 5 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:01.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.543fF, leaf=48.300fF, total=54.843fF
      wire lengths     : top=0.000um, trunk=70.115um, leaf=465.455um, total=535.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.1 real=0:00:01.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 7 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
          wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 5 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
          wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 5 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
          wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 5 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
    cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
    cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
    sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
    wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
    Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
          wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 7 Succeeded: 0
    Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
    Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179], skew [0.008 vs 0.127]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.639fF, leaf=48.132fF, total=54.771fF
      wire lengths     : top=0.000um, trunk=71.035um, leaf=465.175um, total=536.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=206.510um, total=206.510um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.118ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.008 vs 0.127], 100% {0.171, 0.179} (wid=0.008 ws=0.007) (gid=0.175 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=5.968fF, leaf=47.999fF, total=53.968fF
      wire lengths     : top=0.000um, trunk=64.195um, leaf=465.555um, total=529.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.119ns sd=0.002ns min=0.117ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Legalizer API calls during this step: 169 succeeded with high effort: 169 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=160.618fF fall=144.613fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=5.968fF, leaf=47.999fF, total=53.968fF
      wire lengths     : top=0.000um, trunk=64.195um, leaf=465.555um, total=529.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.119ns sd=0.002ns min=0.117ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=5.968fF, leaf=47.999fF, total=53.968fF
      wire lengths     : top=0.000um, trunk=64.195um, leaf=465.555um, total=529.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.119ns sd=0.002ns min=0.117ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=8, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=15, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=5, computed=0, moveTooSmall=10, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
        cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
        cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
        sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=5.968fF, leaf=47.999fF, total=53.968fF
        wire lengths     : top=0.000um, trunk=64.195um, leaf=465.555um, total=529.750um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
        Leaf  : target=0.131ns count=5 avg=0.119ns sd=0.002ns min=0.117ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 5 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
      Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 1 , Constraints Broken = 4 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=5.968fF, leaf=47.992fF, total=53.960fF
      wire lengths     : top=0.000um, trunk=64.195um, leaf=465.455um, total=529.650um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.119ns sd=0.002ns min=0.117ns max=0.121ns {0 <= 0.079ns, 0 <= 0.105ns, 1 <= 0.118ns, 4 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint_slow: insertion delay [min=0.170, max=0.178, avg=0.175, sd=0.002], skew [0.008 vs 0.127], 100% {0.170, 0.178} (wid=0.007 ws=0.006) (gid=0.175 gs=0.006)
    Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=214.578fF fall=198.573fF), of which (rise=53.960fF fall=53.960fF) is wire, and (rise=160.618fF fall=144.613fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:03 mem=1299.4M) ***
Total net bbox length = 6.006e+03 (2.822e+03 3.184e+03) (ext = 6.657e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1299.4MB
Summary Report:
Instances move: 0 (out of 673 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.006e+03 (2.822e+03 3.184e+03) (ext = 6.657e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1299.4MB
*** Finished refinePlace (0:01:03 mem=1299.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 174).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1299.42 MB )
[NR-eGR] Read 3153 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3153
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=775  numIgnoredNets=769
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.250000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.166000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.152000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.152000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.964000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1299.42 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1299.42 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.42 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1299.42 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.42 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.42 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2514
[NR-eGR] metal2  (2V) length: 2.003585e+03um, number of vias: 2996
[NR-eGR] metal3  (3H) length: 2.879220e+03um, number of vias: 1040
[NR-eGR] metal4  (4V) length: 1.627865e+03um, number of vias: 180
[NR-eGR] metal5  (5H) length: 4.240000e+02um, number of vias: 156
[NR-eGR] metal6  (6V) length: 4.730650e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.408575e+03um, number of vias: 6892
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.555600e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 179
[NR-eGR] metal2  (2V) length: 1.313300e+02um, number of vias: 200
[NR-eGR] metal3  (3H) length: 2.638200e+02um, number of vias: 94
[NR-eGR] metal4  (4V) length: 1.588250e+02um, number of vias: 3
[NR-eGR] metal5  (5H) length: 1.585000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.555600e+02um, number of vias: 476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.555600e+02um, number of vias: 476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1258.42 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 6 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv8bit' of instances=673 and nets=2578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1258.418M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
        Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.073fF, leaf=49.828fF, total=55.901fF
          wire lengths     : top=0.000um, trunk=64.685um, leaf=490.875um, total=555.560um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.119ns max=0.123ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 5 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
            cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
            cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
            sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
            wire capacitance : top=0.000fF, trunk=6.073fF, leaf=49.828fF, total=55.901fF
            wire lengths     : top=0.000um, trunk=64.685um, leaf=490.875um, total=555.560um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
            Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.119ns max=0.123ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 5 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
            cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
            cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
            sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
            wire capacitance : top=0.000fF, trunk=6.073fF, leaf=49.828fF, total=55.901fF
            wire lengths     : top=0.000um, trunk=64.685um, leaf=490.875um, total=555.560um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
            Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.119ns max=0.123ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 5 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
            cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
            cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
            sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
            wire capacitance : top=0.000fF, trunk=6.073fF, leaf=49.828fF, total=55.901fF
            wire lengths     : top=0.000um, trunk=64.685um, leaf=490.875um, total=555.560um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
            Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.119ns max=0.123ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 5 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
          cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
          cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
          sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=6.073fF, leaf=49.828fF, total=55.901fF
          wire lengths     : top=0.000um, trunk=64.685um, leaf=490.875um, total=555.560um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
          Leaf  : target=0.131ns count=5 avg=0.120ns sd=0.002ns min=0.119ns max=0.123ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 5 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
        Skew group summary before routing clock trees:
          skew_group clk/constraint_slow: insertion delay [min=0.171, max=0.179, avg=0.176, sd=0.002], skew [0.007 vs 0.127], 100% {0.171, 0.179} (wid=0.006 ws=0.005) (gid=0.176 gs=0.006)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:03 mem=1296.6M) ***
Total net bbox length = 6.006e+03 (2.822e+03 3.184e+03) (ext = 6.657e+02)
Move report: Detail placement moves 6 insts, mean move: 0.41 um, max move: 0.57 um
	Max move on inst (id_to_wb1/id_and_ex1/id1/registerfile1/U47): (38.95, 7.42) --> (39.52, 7.42)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.6MB
Summary Report:
Instances move: 6 (out of 673 movable)
Instances flipped: 0
Mean displacement: 0.41 um
Max displacement: 0.57 um (Instance: id_to_wb1/id_and_ex1/id1/registerfile1/U47) (38.95, 7.42) -> (39.52, 7.42)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 6.008e+03 (2.824e+03 3.184e+03) (ext = 6.657e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.6MB
*** Finished refinePlace (0:01:04 mem=1296.6M) ***
  ClockRefiner summary
  All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 174).
  The largest move was 0.38 um for id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__4_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1296.57 MB )
[NR-eGR] Read 3153 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3153
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=775  numIgnoredNets=769
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.250000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.166000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.152000e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.152000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.964000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1296.57 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1296.57 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1296.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1296.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1296.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1296.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2514
[NR-eGR] metal2  (2V) length: 2.003585e+03um, number of vias: 2996
[NR-eGR] metal3  (3H) length: 2.878840e+03um, number of vias: 1040
[NR-eGR] metal4  (4V) length: 1.627865e+03um, number of vias: 180
[NR-eGR] metal5  (5H) length: 4.240000e+02um, number of vias: 156
[NR-eGR] metal6  (6V) length: 4.730650e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.408195e+03um, number of vias: 6892
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.551800e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 179
[NR-eGR] metal2  (2V) length: 1.313300e+02um, number of vias: 200
[NR-eGR] metal3  (3H) length: 2.634400e+02um, number of vias: 94
[NR-eGR] metal4  (4V) length: 1.588250e+02um, number of vias: 3
[NR-eGR] metal5  (5H) length: 1.585000e+00um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.551800e+02um, number of vias: 476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.551800e+02um, number of vias: 476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1258.57 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17542_EEX058_bxieaf_j4zhtp/.rgf6wg074
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 6 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 6 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/29 22:54:41, mem=973.9M)

globalDetailRoute

#Start globalDetailRoute on Sun May 29 22:54:41 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=2578)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun May 29 22:54:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 2571 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 6 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.02 (MB), peak = 1101.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.39 (MB), peak = 1101.43 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Sun May 29 22:54:42 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.01 (MB)
#Total memory = 981.51 (MB)
#Peak memory = 1101.43 (MB)
#
#
#Start global routing on Sun May 29 22:54:42 2022
#
#
#Start global routing initialization on Sun May 29 22:54:42 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May 29 22:54:42 2022
#
#Start routing resource analysis on Sun May 29 22:54:42 2022
#
#Routing resource analysis is done on Sun May 29 22:54:42 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         426           0         812    42.61%
#  metal2         V         320           0         812     0.00%
#  metal3         H         426           0         812     0.00%
#  metal4         V         217           0         812     0.00%
#  metal5         H         213           0         812     0.00%
#  metal6         V         217           0         812     0.00%
#  metal7         H          70           0         812     8.87%
#  metal8         V          71           0         812    11.58%
#  metal9         H          29           0         812    28.57%
#  metal10        V          24           5         812    31.77%
#  --------------------------------------------------------------
#  Total                   2013       1.72%        8120    12.34%
#
#  6 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 29 22:54:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.88 (MB), peak = 1101.43 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun May 29 22:54:42 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.94 (MB), peak = 1101.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.98 (MB), peak = 1101.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.07 (MB), peak = 1101.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1803 (skipped).
#Total number of selected nets for routing = 6.
#Total number of unselected nets (but routable) for routing = 769 (skipped).
#Total number of nets in the design = 2578.
#
#769 skipped nets do not have any wires.
#6 routable nets have only global wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6               0  
#------------------------------------------------
#        Total                  6               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6             769  
#------------------------------------------------
#        Total                  6             769  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 533 um.
#Total half perimeter of net bounding box = 269 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 109 um.
#Total wire length on LAYER metal3 = 262 um.
#Total wire length on LAYER metal4 = 162 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 408
#Up-Via Summary (total 408):
#           
#-----------------------
# metal1            179
# metal2            146
# metal3             82
# metal4              1
#-----------------------
#                   408 
#
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 43.4
#Average of max src_to_sink distance for priority net 36.3
#Average of ave src_to_sink distance for priority net 21.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.65 (MB)
#Total memory = 983.17 (MB)
#Peak memory = 1101.43 (MB)
#
#Finished global routing on Sun May 29 22:54:42 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.19 (MB), peak = 1101.43 (MB)
#Start Track Assignment.
#Done with 99 horizontal wires in 1 hboxes and 111 vertical wires in 1 hboxes.
#Done with 101 horizontal wires in 1 hboxes and 109 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 577 um.
#Total half perimeter of net bounding box = 269 um.
#Total wire length on LAYER metal1 = 45 um.
#Total wire length on LAYER metal2 = 107 um.
#Total wire length on LAYER metal3 = 259 um.
#Total wire length on LAYER metal4 = 166 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 408
#Up-Via Summary (total 408):
#           
#-----------------------
# metal1            179
# metal2            146
# metal3             82
# metal4              1
#-----------------------
#                   408 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.48 (MB), peak = 1101.43 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.04 (MB)
#Total memory = 983.49 (MB)
#Peak memory = 1101.43 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 80.0% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 991.29 (MB), peak = 1101.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 570 um.
#Total half perimeter of net bounding box = 269 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 41 um.
#Total wire length on LAYER metal3 = 299 um.
#Total wire length on LAYER metal4 = 230 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 480
#Up-Via Summary (total 480):
#           
#-----------------------
# metal1            180
# metal2            166
# metal3            133
# metal4              1
#-----------------------
#                   480 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.46 (MB)
#Total memory = 987.95 (MB)
#Peak memory = 1101.43 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.48 (MB)
#Total memory = 987.97 (MB)
#Peak memory = 1101.43 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 22.17 (MB)
#Total memory = 996.14 (MB)
#Peak memory = 1101.43 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 29 22:54:43 2022
#
% End globalDetailRoute (date=05/29 22:54:43, total cpu=0:00:01.3, real=0:00:02.0, peak res=996.2M, current mem=996.2M)
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 6 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       20.000      25.000            1
       25.000      30.000            0
       30.000      35.000            1
       35.000      40.000            3
       40.000      45.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            5
       0.000      1.000            1
      -------------------------------------
      

    Top 2 notable deviations of routed length from guided length
    =============================================================

    Net id_to_wb1/CTS_3 (34 terminals)
    Guided length:  max path =    40.705um, total =    95.140um
    Routed length:  max path =    36.980um, total =   108.460um
    Deviation:      max path =    -9.151%,  total =    14.000%

    Net clk (6 terminals)
    Guided length:  max path =    38.545um, total =    64.195um
    Routed length:  max path =    38.335um, total =    64.685um
    Deviation:      max path =    -0.545%,  total =     0.763%

Set FIXED routing status on 6 net(s)
Set FIXED placed status on 5 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1274.84 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1274.84 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 563
[NR-eGR] Read numTotalNets=775  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 769 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 769 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 6.322400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.11%)   ( 0.11%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1274.84 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1274.84 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.84 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1274.84 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2515
[NR-eGR] metal2  (2V) length: 1.975830e+03um, number of vias: 2994
[NR-eGR] metal3  (3H) length: 2.900845e+03um, number of vias: 1058
[NR-eGR] metal4  (4V) length: 1.583660e+03um, number of vias: 186
[NR-eGR] metal5  (5H) length: 4.400250e+02um, number of vias: 163
[NR-eGR] metal6  (6V) length: 5.233600e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.424560e+03um, number of vias: 6922
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1274.84 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:02.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'riscv8bit' of instances=673 and nets=2578 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1274.840M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
    cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
    cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
    sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
    wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
    Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 5 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
  Skew group summary after routing clock trees:
    skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.2 real=0:00:02.4)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
        cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
        cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
        sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
        wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
        Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 5 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
        cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
        cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
        sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
        wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
        Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 5 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
      cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
      cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
      sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
      wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
      Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
        cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
        cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
        sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
        wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
        Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 5 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2572 (unrouted=1803, trialRouted=769, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1803, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late...
  Clock tree timing engine global stage delay update for delay_corner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
    cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
    cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
    sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
    wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
    Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
  Skew group summary after post-conditioning:
    skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         5      6.650       6.900
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             5      6.650       6.900
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       64.685
  Leaf       505.350
  Total      570.035
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        207.730
  Total       207.730
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk      6.900     6.011     12.910
  Leaf     153.718    50.831    204.549
  Total    160.618    56.841    217.459
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   169     153.719     0.910       0.000      0.910    0.910
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.131       1       0.002       0.000      0.002    0.002    {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}         -
  Leaf        0.131       5       0.121       0.001      0.119    0.122    {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer      5        6.650
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                     Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_slow:setup.late    clk/constraint_slow    0.173     0.178     0.005       0.127         0.005           0.004           0.176        0.001     100% {0.173, 0.178}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                     Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_slow:setup.late    clk/constraint_slow    0.173     0.178     0.005       0.127         0.005           0.004           0.176        0.001     100% {0.173, 0.178}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1348.63)
Total number of fetched objects 889
Total number of fetched objects 889
End delay calculation. (MEM=1366.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1366.32 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: analysis_fast, Ideal Latency: 0, Propagated Latency: 0.0391391
	 Executing: set_clock_latency -source -early -min -rise -0.0391391 [get_pins clk]
	Clock: clk, View: analysis_fast, Ideal Latency: 0, Propagated Latency: 0.0391391
	 Executing: set_clock_latency -source -late -min -rise -0.0391391 [get_pins clk]
	Clock: clk, View: analysis_fast, Ideal Latency: 0, Propagated Latency: 0.0445118
	 Executing: set_clock_latency -source -early -min -fall -0.0445118 [get_pins clk]
	Clock: clk, View: analysis_fast, Ideal Latency: 0, Propagated Latency: 0.0445118
	 Executing: set_clock_latency -source -late -min -fall -0.0445118 [get_pins clk]
	Clock: clk, View: analysis_slow, Ideal Latency: 0, Propagated Latency: 0.176498
	 Executing: set_clock_latency -source -early -max -rise -0.176498 [get_pins clk]
	Clock: clk, View: analysis_slow, Ideal Latency: 0, Propagated Latency: 0.176498
	 Executing: set_clock_latency -source -late -max -rise -0.176498 [get_pins clk]
	Clock: clk, View: analysis_slow, Ideal Latency: 0, Propagated Latency: 0.15866
	 Executing: set_clock_latency -source -early -max -fall -0.15866 [get_pins clk]
	Clock: clk, View: analysis_slow, Ideal Latency: 0, Propagated Latency: 0.15866
	 Executing: set_clock_latency -source -late -max -fall -0.15866 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
  cell areas       : b=6.650um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6.650um^2
  cell capacitance : b=6.900fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=6.900fF
  sink capacitance : count=169, total=153.719fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
  wire capacitance : top=0.000fF, trunk=6.011fF, leaf=50.831fF, total=56.841fF
  wire lengths     : top=0.000um, trunk=64.685um, leaf=505.350um, total=570.035um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=207.730um, total=207.730um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.131ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 0 <= 0.124ns, 0 <= 0.131ns}
  Leaf  : target=0.131ns count=5 avg=0.121ns sd=0.001ns min=0.119ns max=0.122ns {0 <= 0.079ns, 0 <= 0.105ns, 0 <= 0.118ns, 5 <= 0.124ns, 0 <= 0.131ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 5 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
Skew group summary after update timingGraph:
  skew_group clk/constraint_slow: insertion delay [min=0.173, max=0.178, avg=0.176, sd=0.001], skew [0.005 vs 0.127], 100% {0.173, 0.178} (wid=0.006 ws=0.005) (gid=0.176 gs=0.004)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:00:06.5 real=0:00:06.9)
Runtime Summary
===============
Clock Runtime:  (41%) Core CTS           2.83 (Init 1.25, Construction 0.46, Implementation 0.63, eGRPC 0.25, PostConditioning 0.12, Other 0.12)
Clock Runtime:  (43%) CTS services       2.98 (RefinePlace 0.11, EarlyGlobalClock 0.36, NanoRoute 1.43, ExtractRC 1.07, TimingAnalysis 0.00)
Clock Runtime:  (15%) Other CTS          1.05 (Init 0.11, CongRepair/EGR-DP 0.50, TimingUpdate 0.44, Other 0.00)
Clock Runtime: (100%) Total              6.86

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1019.8M, totSessionCpu=0:01:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1042.7M, totSessionCpu=0:01:07 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1280.5M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1470.11)
Total number of fetched objects 889
End delay calculation. (MEM=1423.11 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1423.11 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:08 mem=1423.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.392  |  1.392  |  2.765  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   203   |   145   |   203   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.593%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1141.5M, totSessionCpu=0:01:08 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1370.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1370.4M) ***
*** Starting optimizing excluded clock nets MEM= 1370.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1370.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 6 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:08.0/0:01:20.4 (0.8), mem = 1370.4M
*** DrvOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:09.7/0:01:22.2 (0.8), mem = 1394.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 6 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.7/0:01:22.2 (0.8), mem = 1394.4M
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.000|   0.000|    59.59%|   0:00:00.0| 1419.5M|analysis_slow|       NA| NA                                                 |
+--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1419.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1419.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:01:13.0/0:01:25.4 (0.9), mem = 1400.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.7/0:01:26.1 (0.9), mem = 1418.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 59.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.59%|        -|   0.066|   0.000|   0:00:00.0| 1418.5M|
|    59.59%|        0|   0.066|   0.000|   0:00:00.0| 1440.0M|
|    59.59%|        0|   0.066|   0.000|   0:00:00.0| 1440.0M|
|    59.59%|        0|   0.066|   0.000|   0:00:00.0| 1440.0M|
|    59.59%|        0|   0.066|   0.000|   0:00:00.0| 1440.0M|
|    59.59%|        0|   0.066|   0.000|   0:00:00.0| 1440.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 59.59
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:14 mem=1440.0M) ***
Total net bbox length = 6.008e+03 (2.824e+03 3.184e+03) (ext = 6.657e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1440.0MB
Summary Report:
Instances move: 0 (out of 668 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.008e+03 (2.824e+03 3.184e+03) (ext = 6.657e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1440.0MB
*** Finished refinePlace (0:01:14 mem=1440.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1440.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1440.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:14.2/0:01:26.7 (0.9), mem = 1440.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1401.97M, totSessionCpu=0:01:14).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1401.97 MB )
[NR-eGR] Read 1739 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1401.97 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1739
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 563
[NR-eGR] Read numTotalNets=775  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 769 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 769 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 6.322400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.11%)   ( 0.11%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1401.97 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1401.97 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1401.97 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1401.97 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1401.97 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1401.97 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2515
[NR-eGR] metal2  (2V) length: 1.975830e+03um, number of vias: 2994
[NR-eGR] metal3  (3H) length: 2.900845e+03um, number of vias: 1058
[NR-eGR] metal4  (4V) length: 1.583660e+03um, number of vias: 186
[NR-eGR] metal5  (5H) length: 4.400250e+02um, number of vias: 163
[NR-eGR] metal6  (6V) length: 5.233600e+02um, number of vias: 6
[NR-eGR] metal7  (7H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.424560e+03um, number of vias: 6922
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1381.77 MB )
Extraction called for design 'riscv8bit' of instances=673 and nets=793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1381.766M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1401.99)
Total number of fetched objects 889
End delay calculation. (MEM=1418.42 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1418.42 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 6 nets with fixed/cover wires excluded.
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.2/0:01:27.6 (0.9), mem = 1418.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.39|     0.00|       0|       0|       0|  59.59|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.39|     0.00|       0|       0|       0|  59.59| 0:00:00.0|  1469.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          6 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1469.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:16.0/0:01:28.4 (0.9), mem = 1450.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:16 mem=1450.4M) ***
Density distribution unevenness ratio = 12.817%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.4MB
Summary Report:
Instances move: 0 (out of 668 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.4MB
*** Finished refinePlace (0:01:16 mem=1450.4M) ***

Active setup views:
 analysis_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv8bit' of instances=673 and nets=793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design riscv8bit.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1383.223M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv8bit
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1403.45)
Total number of fetched objects 889
End delay calculation. (MEM=1419.14 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1419.14 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:17 mem=1419.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1149.1M, totSessionCpu=0:01:17 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 analysis_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.392  |  1.392  |  2.765  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   203   |   145   |   203   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.593%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1151.8M, totSessionCpu=0:01:17 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 5 warning(s), 0 error(s)

#% End ccopt_design (date=05/29 22:54:57, total cpu=0:00:17.4, real=0:00:20.0, peak res=1171.5M, current mem=1067.2M)
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**ERROR: (IMPSYT-6692):	Invalid return code while executing 'scripts/top.tcl' was returned and script processing was stopped. Review the following error in 'scripts/top.tcl' then restart.
**ERROR: (IMPSYT-6693):	Error message: scripts/top.tcl: invalid command name "createClockTreeSpec".
<CMD> win
<CMD> panPage 0 1
<CMD> zoomBox -18.26350 9.75300 105.38850 70.38500

--------------------------------------------------------------------------------
Exiting Innovus on Sun May 29 23:00:03 2022
  Total CPU time:     0:02:15
  Total real time:    0:06:50
  Peak memory (main): 1158.86MB


*** Memory Usage v#1 (Current mem = 1344.848M, initial mem = 268.238M) ***
*** Message Summary: 8778 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:07, real=0:06:42, mem=1344.8M) ---
