# Error-correction-code-peripheral-accelerator
Verilog design for accelerator device capable of correcting error of received messages using matrix multiplication
