$date
	Thu Dec 19 18:25:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 6 ! AddrOut_tb [5:0] $end
$var reg 6 " AddrIn_tb [5:0] $end
$var reg 1 # WriteEnable_tb $end
$var reg 1 $ clk_tb $end
$var reg 1 % nReset_tb $end
$scope module PC $end
$var wire 6 & AddrIn [5:0] $end
$var wire 1 # WriteEnable $end
$var wire 1 $ clk $end
$var wire 1 % nReset $end
$var reg 6 ' AddrOut [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b10110 &
0%
0$
0#
b10110 "
bx !
$end
#5000
b0 !
b0 '
1$
#6000
1%
#10000
0$
#15000
b1 !
b1 '
1$
#20000
0$
#25000
b10 !
b10 '
1$
#30000
0$
#35000
b11 !
b11 '
1$
#40000
0$
#45000
b100 !
b100 '
1$
#50000
0$
#55000
b101 !
b101 '
1$
#60000
0$
#65000
b110 !
b110 '
1$
#70000
0$
#75000
b111 !
b111 '
1$
#80000
0$
#85000
b1000 !
b1000 '
1$
#90000
0$
#95000
b1001 !
b1001 '
1$
#100000
0$
b0 "
b0 &
1#
#105000
b0 !
b0 '
1$
#110000
0$
b110111 "
b110111 &
0#
#115000
b1 !
b1 '
1$
#120000
0$
#125000
b10 !
b10 '
1$
#130000
0$
#135000
b11 !
b11 '
1$
#140000
0$
b11010 "
b11010 &
1#
#145000
b11010 !
b11010 '
1$
#150000
0$
b110111 "
b110111 &
0#
#155000
b11011 !
b11011 '
1$
#160000
0$
#165000
b11100 !
b11100 '
1$
#170000
0$
#175000
b11101 !
b11101 '
1$
#180000
0$
#185000
b11110 !
b11110 '
1$
#190000
0$
#195000
b11111 !
b11111 '
1$
#200000
0$
#205000
b100000 !
b100000 '
1$
#210000
0$
#215000
b100001 !
b100001 '
1$
#220000
0$
#225000
b100010 !
b100010 '
1$
#230000
0$
#235000
b100011 !
b100011 '
1$
#240000
0$
#245000
b100100 !
b100100 '
1$
#250000
0$
#255000
b100101 !
b100101 '
1$
#256000
