EESchema-LIBRARY Version 2.4
#encoding utf-8
#
#
# Symbol set of : COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2
#
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2 U 0 50 Y Y 1 L N
F0 "J" 150 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2" 150 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" 150 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" 150 1950 50 H I L TNN
DRAW
S -450 1550 450 -1550 0 0 10 f
S 150 1150 450 250 0 0 10 N
S 150 250 450 -650 0 0 10 N
S 150 -650 450 -1150 0 0 10 N
X 3V3 1 -350 1850 300 D 50 50 0 0 W 
X 3V3 2 -250 1850 300 D 50 50 0 0 W 
X 5V 16 -150 1850 300 D 50 50 0 0 W 
X 3V3 19 -50 1850 300 D 50 50 0 0 W 
X 3V3 20 50 1850 300 D 50 50 0 0 W 
X K18 5 750 1050 300 L 50 50 0 0 B 
X L2 6 750 950 300 L 50 50 0 0 B 
X T18 7 750 850 300 L 50 50 0 0 B 
X C18 8 750 750 300 L 50 50 0 0 B 
X R17 9 750 650 300 L 50 50 0 0 B 
X R18 10 750 550 300 L 50 50 0 0 B 
X M17 11 750 450 300 L 50 50 0 0 B 
X P17 12 750 350 300 L 50 50 0 0 B 
X N18 23 750 150 300 L 50 50 0 0 B 
X N17 24 750 50 300 L 50 50 0 0 B 
X L20 25 750 -50 300 L 50 50 0 0 B 
X M18 26 750 -150 300 L 50 50 0 0 B 
X K20 27 750 -250 300 L 50 50 0 0 B 
X L18 28 750 -350 300 L 50 50 0 0 B 
X G20 29 750 -450 300 L 50 50 0 0 B 
X J20 30 750 -550 300 L 50 50 0 0 B 
X U18 13 750 -750 300 L 50 50 0 0 B 
X T17 14 750 -850 300 L 50 50 0 0 B 
X P18 17 750 -950 300 L 50 50 0 0 B 
X U17 18 750 -1050 300 L 50 50 0 0 B 
X GND 3 -350 -1850 300 U 50 50 0 0 W 
X GND 4 -250 -1850 300 U 50 50 0 0 W 
X GND 15 -150 -1850 300 U 50 50 0 0 W 
X GND 21 -50 -1850 300 U 50 50 0 0 W 
X GND 22 50 -1850 300 U 50 50 0 0 W 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2 -- Multiple units symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2_MU U 0 50 Y Y 4 L N
F0 "J" 0 300 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2" 0 200 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" 0 400 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" 0 500 50 H I L TNN
DRAW
# --- --- --- ---
# EXTPMOD1 -- First Extended PMOD (2×6 pins)
#
T 0 0 100 50 1 1 0 "First Extended PMOD (2×6 pins)" Normal 0 L T
S 0 0 400 -900 1 0 10 f
X K18 5 700 -100 300 L 50 50 1 0 B 
X L2 6 700 -200 300 L 50 50 1 0 B 
X T18 7 700 -300 300 L 50 50 1 0 B 
X C18 8 700 -400 300 L 50 50 1 0 B 
X R17 9 700 -500 300 L 50 50 1 0 B 
X R18 10 700 -600 300 L 50 50 1 0 B 
X M17 11 700 -700 300 L 50 50 1 0 B 
X P17 12 700 -800 300 L 50 50 1 0 B 
# --- --- --- ---
# EXTPMOD2 -- Second Extended PMOD (2×6 pins)
#
T 0 0 100 50 1 2 0 "Second Extended PMOD (2×6 pins)" Normal 0 L T
S 0 0 400 -900 2 0 10 f
X N18 23 700 -100 300 L 50 50 2 0 B 
X N17 24 700 -200 300 L 50 50 2 0 B 
X L20 25 700 -300 300 L 50 50 2 0 B 
X M18 26 700 -400 300 L 50 50 2 0 B 
X K20 27 700 -500 300 L 50 50 2 0 B 
X L18 28 700 -600 300 L 50 50 2 0 B 
X G20 29 700 -700 300 L 50 50 2 0 B 
X J20 30 700 -800 300 L 50 50 2 0 B 
# --- --- --- ---
# MIDDLE -- Extra GPIOs not in a PMOD
#
T 0 0 100 50 1 3 0 "Extra GPIOs not in a PMOD" Normal 0 L T
S 0 0 400 -500 3 0 10 f
X U18 13 700 -100 300 L 50 50 3 0 B 
X T17 14 700 -200 300 L 50 50 3 0 B 
X P18 17 700 -300 300 L 50 50 3 0 B 
X U17 18 700 -400 300 L 50 50 3 0 B 
# --- --- --- ---
# POWER -- Power distribution
#
T 0 0 100 50 1 4 0 "Power distribution" Normal 0 L T
S 0 0 700 -600 4 0 10 f
X 3V3 1 -300 -100 300 R 50 50 4 0 W 
X 3V3 2 -300 -200 300 R 50 50 4 0 W 
X 5V 16 -300 -300 300 R 50 50 4 0 W 
X 3V3 19 -300 -400 300 R 50 50 4 0 W 
X 3V3 20 -300 -500 300 R 50 50 4 0 W 
X GND 3 1000 -100 300 L 50 50 4 0 W 
X GND 4 1000 -200 300 L 50 50 4 0 W 
X GND 15 1000 -300 300 L 50 50 4 0 W 
X GND 21 1000 -400 300 L 50 50 4 0 W 
X GND 22 1000 -500 300 L 50 50 4 0 W 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2 -- Physical, single unit symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2_PHY U 0 50 Y Y 1 L N
F0 "J" -200 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2" -200 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" -200 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" -200 1950 50 H I L TNN
DRAW
S -200 1550 200 -1550 0 0 10 f
X 3V3 1 -500 1450 300 R 50 50 0 0 W 
X 3V3 2 -500 1350 300 R 50 50 0 0 W 
X GND 3 -500 1250 300 R 50 50 0 0 W 
X GND 4 -500 1150 300 R 50 50 0 0 W 
X K18 5 -500 1050 300 R 50 50 0 0 B 
X L2 6 -500 950 300 R 50 50 0 0 B 
X T18 7 -500 850 300 R 50 50 0 0 B 
X C18 8 -500 750 300 R 50 50 0 0 B 
X R17 9 -500 650 300 R 50 50 0 0 B 
X R18 10 -500 550 300 R 50 50 0 0 B 
X M17 11 -500 450 300 R 50 50 0 0 B 
X P17 12 -500 350 300 R 50 50 0 0 B 
X U18 13 -500 250 300 R 50 50 0 0 B 
X T17 14 -500 150 300 R 50 50 0 0 B 
X GND 15 -500 50 300 R 50 50 0 0 W 
X 5V 16 -500 -50 300 R 50 50 0 0 W 
X P18 17 -500 -150 300 R 50 50 0 0 B 
X U17 18 -500 -250 300 R 50 50 0 0 B 
X 3V3 19 -500 -350 300 R 50 50 0 0 W 
X 3V3 20 -500 -450 300 R 50 50 0 0 W 
X GND 21 -500 -550 300 R 50 50 0 0 W 
X GND 22 -500 -650 300 R 50 50 0 0 W 
X N18 23 -500 -750 300 R 50 50 0 0 B 
X N17 24 -500 -850 300 R 50 50 0 0 B 
X L20 25 -500 -950 300 R 50 50 0 0 B 
X M18 26 -500 -1050 300 R 50 50 0 0 B 
X K20 27 -500 -1150 300 R 50 50 0 0 B 
X L18 28 -500 -1250 300 R 50 50 0 0 B 
X G20 29 -500 -1350 300 R 50 50 0 0 B 
X J20 30 -500 -1450 300 R 50 50 0 0 B 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2 -- Physical socket, single unit symbol
#
DEF COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2_SOCKET U 0 50 Y Y 1 L N
F0 "J" -200 1750 50 H V L TNN
F1 "COLORLIGHT_I9_V7.2_EXPANSION_CONNECTOR_P2" -200 1650 50 H V L TNB
F2 "Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical" -200 1850 50 H I L TNN
F3 "https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png" -200 1950 50 H I L TNN
DRAW
S -200 1550 200 -1550 0 0 10 f
X 3V3 1 -500 1450 300 R 50 50 0 0 P 
X 3V3 2 -500 1350 300 R 50 50 0 0 P 
X GND 3 -500 1250 300 R 50 50 0 0 P 
X GND 4 -500 1150 300 R 50 50 0 0 P 
X K18 5 -500 1050 300 R 50 50 0 0 P 
X L2 6 -500 950 300 R 50 50 0 0 P 
X T18 7 -500 850 300 R 50 50 0 0 P 
X C18 8 -500 750 300 R 50 50 0 0 P 
X R17 9 -500 650 300 R 50 50 0 0 P 
X R18 10 -500 550 300 R 50 50 0 0 P 
X M17 11 -500 450 300 R 50 50 0 0 P 
X P17 12 -500 350 300 R 50 50 0 0 P 
X U18 13 -500 250 300 R 50 50 0 0 P 
X T17 14 -500 150 300 R 50 50 0 0 P 
X GND 15 -500 50 300 R 50 50 0 0 P 
X 5V 16 -500 -50 300 R 50 50 0 0 P 
X P18 17 -500 -150 300 R 50 50 0 0 P 
X U17 18 -500 -250 300 R 50 50 0 0 P 
X 3V3 19 -500 -350 300 R 50 50 0 0 P 
X 3V3 20 -500 -450 300 R 50 50 0 0 P 
X GND 21 -500 -550 300 R 50 50 0 0 P 
X GND 22 -500 -650 300 R 50 50 0 0 P 
X N18 23 -500 -750 300 R 50 50 0 0 P 
X N17 24 -500 -850 300 R 50 50 0 0 P 
X L20 25 -500 -950 300 R 50 50 0 0 P 
X M18 26 -500 -1050 300 R 50 50 0 0 P 
X K20 27 -500 -1150 300 R 50 50 0 0 P 
X L18 28 -500 -1250 300 R 50 50 0 0 P 
X G20 29 -500 -1350 300 R 50 50 0 0 P 
X J20 30 -500 -1450 300 R 50 50 0 0 P 
ENDDRAW
ENDDEF
#
#End Library
