project -fileorder "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/bcd00/source/div00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/bcd00/source/osc00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/bcd00/source/packagediv00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/ac8bit04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/ac12bit04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/coderNibbles04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/compadd04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/contIter04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/contring04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/init04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/leeInst04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/mux04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/pcinc04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/portAB04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/shift8bit04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/shift12bit04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/sust04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/packagep04.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/bcd00/source/toposcdiv00.vhdl" "C:/Users/ELITH/Documents/GitHub/arqui3CM3/bcd01/topp04.vhdl" 