From 9adcc4fec8c7c05863d74ab14e224c250f7c50fc Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Tue, 3 Mar 2020 13:31:00 +0700
Subject: [PATCH 036/455] drm: rcar-du: rcar_lvds: Add dual-link mode support

This patch add dual-link mode support for dual channels LVDS.

Signed-off-by: Koji Matsuoka <koji.matsuoka.xm@renesas.com>
Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 drivers/gpu/drm/rcar-du/rcar_lvds.c | 231 ++++++++++++++++++++++++++++++++----
 1 file changed, 206 insertions(+), 25 deletions(-)

diff --git a/drivers/gpu/drm/rcar-du/rcar_lvds.c b/drivers/gpu/drm/rcar-du/rcar_lvds.c
index 32b54a8..41b7376 100644
--- a/drivers/gpu/drm/rcar-du/rcar_lvds.c
+++ b/drivers/gpu/drm/rcar-du/rcar_lvds.c
@@ -8,6 +8,7 @@
  */
 
 #include <linux/clk.h>
+#include <linux/clk-provider.h>
 #include <linux/delay.h>
 #include <linux/io.h>
 #include <linux/of.h>
@@ -35,6 +36,12 @@ enum rcar_lvds_mode {
 	RCAR_LVDS_MODE_VESA = 4,
 };
 
+enum rcar_lvds_link_mode {
+	RCAR_LVDS_SINGLE = 0,
+	RCAR_LVDS_DUAL,
+};
+
+
 #define RCAR_LVDS_QUIRK_LANES		BIT(0)	/* LVDS lanes 1 and 3 inverted */
 #define RCAR_LVDS_QUIRK_GEN3_LVEN	BIT(1)	/* LVEN bit needs to be set on R8A77970/R8A7799x */
 #define RCAR_LVDS_QUIRK_PWD		BIT(2)	/* PWD bit available (all of Gen3 but E3) */
@@ -67,6 +74,7 @@ struct rcar_lvds {
 
 	struct drm_display_mode display_mode;
 	enum rcar_lvds_mode mode;
+	enum rcar_lvds_link_mode link_mode;
 	u32 id;
 };
 
@@ -342,6 +350,9 @@ static void __rcar_lvds_pll_setup_d3_e3(struct rcar_lvds *lvds,
 	if (dot_clock_only)
 		lvdpllcr |= LVDPLLCR_OCKSEL;
 
+	/* Wait 200us until pll-lock */
+	usleep_range(200, 250);
+
 	rcar_lvds_write(lvds, LVDPLLCR, lvdpllcr);
 
 	if (pll.div > 1)
@@ -360,6 +371,79 @@ static void rcar_lvds_pll_setup_d3_e3(struct rcar_lvds *lvds, unsigned int freq)
 	__rcar_lvds_pll_setup_d3_e3(lvds, freq, false);
 }
 
+static void rcar_lvds_dual_mode(struct rcar_lvds *lvds0,
+				struct rcar_lvds *lvds1)
+{
+	u32 lvdcr0 = 0, lvdcr1 = 0, lvdhcr;
+	u32 lvdcr0_lvres, lvdcr1_lvres;
+
+	lvdcr0_lvres = rcar_lvds_read(lvds0, LVDCR0) & LVDCR0_LVRES;
+	lvdcr1_lvres = rcar_lvds_read(lvds1, LVDCR0) & LVDCR0_LVRES;
+
+	if (lvdcr0_lvres && lvdcr1_lvres)
+		return;
+
+	lvdhcr = LVDCHCR_CHSEL_CH(0, 0) | LVDCHCR_CHSEL_CH(1, 1) |
+			LVDCHCR_CHSEL_CH(2, 2) | LVDCHCR_CHSEL_CH(3, 3);
+
+	rcar_lvds_write(lvds0, LVDCTRCR, LVDCTRCR_CTR3SEL_ZERO |
+			LVDCTRCR_CTR2SEL_DISP | LVDCTRCR_CTR1SEL_VSYNC |
+			LVDCTRCR_CTR0SEL_HSYNC);
+	rcar_lvds_write(lvds0, LVDCHCR, lvdhcr);
+	rcar_lvds_write(lvds0, LVDSTRIPE, LVDSTRIPE_ST_ON);
+
+	rcar_lvds_write(lvds1, LVDCTRCR, LVDCTRCR_CTR3SEL_ZERO |
+			LVDCTRCR_CTR2SEL_DISP | LVDCTRCR_CTR1SEL_VSYNC |
+			LVDCTRCR_CTR0SEL_HSYNC);
+	rcar_lvds_write(lvds1, LVDCHCR, lvdhcr);
+	rcar_lvds_write(lvds1, LVDSTRIPE, LVDSTRIPE_ST_ON);
+
+	/* Set the LVDS mode and select the input. */
+	lvdcr0 = lvds0->mode << LVDCR0_LVMD_SHIFT;
+	lvdcr1 = lvdcr0;
+
+	/* Turn all the channels on. */
+	rcar_lvds_write(lvds0, LVDCR1,
+			LVDCR1_CHSTBY(3) | LVDCR1_CHSTBY(2) |
+			LVDCR1_CHSTBY(1) | LVDCR1_CHSTBY(0) | LVDCR1_CLKSTBY);
+	rcar_lvds_write(lvds1, LVDCR1,
+			LVDCR1_CHSTBY(3) | LVDCR1_CHSTBY(2) |
+			LVDCR1_CHSTBY(1) | LVDCR1_CHSTBY(0) | LVDCR1_CLKSTBY);
+
+	/*
+	 * Turn the PLL on, set it to LVDS normal mode, wait for the startup
+	 * delay and turn the output on.
+	 */
+	if ((lvds0->info->quirks & RCAR_LVDS_QUIRK_PWD) ||
+			(lvds1->info->quirks & RCAR_LVDS_QUIRK_PWD)) {
+		lvdcr0 |= LVDCR0_PWD;
+		rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+
+		lvdcr1 |= LVDCR0_PWD;
+		rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+		lvdcr1 |= LVDCR0_LVEN | LVDCR0_LVRES;
+		rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+		lvdcr0 |= LVDCR0_LVEN | LVDCR0_LVRES;
+		rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+
+		return;
+	}
+
+	lvdcr0 |= LVDCR0_LVEN;
+	rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+
+	lvdcr1 |= LVDCR0_LVEN;
+	rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+	lvdcr1 |= LVDCR0_LVRES;
+	rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+	lvdcr0 |= LVDCR0_LVRES;
+	rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+}
+
 /* -----------------------------------------------------------------------------
  * Clock - D3/E3 only
  */
@@ -425,6 +509,22 @@ static void rcar_lvds_enable(struct drm_bridge *bridge)
 
 	WARN_ON(lvds->enabled);
 
+	if ((lvds->info->quirks & RCAR_LVDS_QUIRK_DUAL_LINK) &&
+				lvds->link_mode == RCAR_LVDS_DUAL) {
+		struct rcar_lvds *lvds0;
+		struct rcar_lvds *lvds1;
+
+		if (!g_lvds[0] || !g_lvds[1])
+			return;
+
+		lvds0 = g_lvds[0];
+		lvds1 = g_lvds[1];
+
+		rcar_lvds_dual_mode(lvds0, lvds1);
+
+		goto dual_link;
+	}
+
 	if (!(lvds->info->quirks & RCAR_LVDS_QUIRK_EXT_PLL)) {
 		ret = clk_prepare_enable(lvds->clocks.mod);
 		if (ret < 0)
@@ -452,11 +552,6 @@ static void rcar_lvds_enable(struct drm_bridge *bridge)
 
 	rcar_lvds_write(lvds, LVDCHCR, lvdhcr);
 
-	if (lvds->info->quirks & RCAR_LVDS_QUIRK_DUAL_LINK) {
-		/* Disable dual-link mode. */
-		rcar_lvds_write(lvds, LVDSTRIPE, 0);
-	}
-
 	/* PLL clock configuration. */
 	if (lvds->info->pll_setup)
 		lvds->info->pll_setup(lvds, mode->clock * 1000);
@@ -508,6 +603,7 @@ static void rcar_lvds_enable(struct drm_bridge *bridge)
 	lvdcr0 |= LVDCR0_LVRES;
 	rcar_lvds_write(lvds, LVDCR0, lvdcr0);
 
+dual_link:
 	if (lvds->panel) {
 		drm_panel_prepare(lvds->panel);
 		drm_panel_enable(lvds->panel);
@@ -528,28 +624,76 @@ static void __rcar_lvds_disable(struct drm_bridge *bridge)
 		drm_panel_unprepare(lvds->panel);
 	}
 
-	lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_LVRES;
-	rcar_lvds_write(lvds, LVDCR0, lvdcr0);
+	if (lvds->info->quirks & RCAR_LVDS_QUIRK_DUAL_LINK &&
+				lvds->link_mode == RCAR_LVDS_DUAL) {
+		struct rcar_lvds *lvds_pair;
+		struct rcar_lvds *lvds0;
+		struct rcar_lvds *lvds1;
+		u32 id;
 
-	if (lvds->info->quirks & RCAR_LVDS_QUIRK_GEN3_LVEN) {
-		lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_LVEN;
-		rcar_lvds_write(lvds, LVDCR0, lvdcr0);
-	}
+		if (!g_lvds[0] || !g_lvds[1])
+			return;
 
-	if (lvds->info->quirks & RCAR_LVDS_QUIRK_PWD) {
-		lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_PWD;
-		rcar_lvds_write(lvds, LVDCR0, lvdcr0);
-	}
+		lvds0 = g_lvds[0];
+		lvds1 = g_lvds[1];
 
-	if (!(lvds->info->quirks & RCAR_LVDS_QUIRK_EXT_PLL)) {
-		lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_PLLON;
+		id = lvds->id == 0 ? 1 : 0;
+		lvds_pair = g_lvds[id];
+
+		if (!lvds_pair->enabled) {
+			u32 lvdcr0 = 0, lvdcr1 = 0;
+
+			lvdcr0 = rcar_lvds_read(lvds0, LVDCR0) & ~LVDCR0_LVRES;
+			rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+			lvdcr1 = rcar_lvds_read(lvds1, LVDCR0) & ~LVDCR0_LVRES;
+			rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+			lvdcr0 = rcar_lvds_read(lvds0, LVDCR0) & ~LVDCR0_LVEN;
+			rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+			lvdcr1 = rcar_lvds_read(lvds1, LVDCR0) & ~LVDCR0_LVEN;
+			rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+
+			if (lvds->info->quirks & RCAR_LVDS_QUIRK_PWD) {
+				lvdcr0 = rcar_lvds_read(lvds0, LVDCR0)
+							& ~LVDCR0_PWD;
+				rcar_lvds_write(lvds0, LVDCR0, lvdcr0);
+				lvdcr1 = rcar_lvds_read(lvds1, LVDCR0)
+							& ~LVDCR0_PWD;
+				rcar_lvds_write(lvds1, LVDCR0, lvdcr1);
+			}
+
+			rcar_lvds_write(lvds0, LVDCR1, 0);
+			rcar_lvds_write(lvds1, LVDCR1, 0);
+			rcar_lvds_write(lvds0, LVDPLLCR, 0);
+			rcar_lvds_write(lvds1, LVDPLLCR, 0);
+
+			clk_disable_unprepare(lvds0->clocks.mod);
+			clk_disable_unprepare(lvds1->clocks.mod);
+		}
+	} else {
+		lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_LVRES;
 		rcar_lvds_write(lvds, LVDCR0, lvdcr0);
-	}
 
-	rcar_lvds_write(lvds, LVDCR1, 0);
-	rcar_lvds_write(lvds, LVDPLLCR, 0);
+		if (lvds->info->quirks & RCAR_LVDS_QUIRK_GEN3_LVEN) {
+			lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_LVEN;
+			rcar_lvds_write(lvds, LVDCR0, lvdcr0);
+		}
 
-	clk_disable_unprepare(lvds->clocks.mod);
+		if (lvds->info->quirks & RCAR_LVDS_QUIRK_PWD) {
+			lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_PWD;
+			rcar_lvds_write(lvds, LVDCR0, lvdcr0);
+		}
+
+		if (!(lvds->info->quirks & RCAR_LVDS_QUIRK_EXT_PLL)) {
+			lvdcr0 = rcar_lvds_read(lvds, LVDCR0) & ~LVDCR0_PLLON;
+			rcar_lvds_write(lvds, LVDCR0, lvdcr0);
+		}
+
+		rcar_lvds_write(lvds, LVDCR1, 0);
+		rcar_lvds_write(lvds, LVDPLLCR, 0);
+
+		clk_disable_unprepare(lvds->clocks.mod);
+	}
 
 	lvds->enabled = false;
 }
@@ -693,6 +837,7 @@ static int rcar_lvds_parse_dt(struct rcar_lvds *lvds)
 	bool is_bridge = false;
 	int ret = 0;
 	u32 id;
+	const char *str;
 
 	local_output = of_graph_get_endpoint_by_regs(lvds->dev->of_node, 1, 0);
 	if (!local_output) {
@@ -749,6 +894,15 @@ static int rcar_lvds_parse_dt(struct rcar_lvds *lvds)
 	else
 		lvds->id = 0;
 
+	if (!of_property_read_string(lvds->dev->of_node, "mode", &str)) {
+		if (!strcmp(str, "dual-link"))
+			lvds->link_mode = RCAR_LVDS_DUAL;
+		else
+			lvds->link_mode = RCAR_LVDS_SINGLE;
+	} else {
+		lvds->link_mode = RCAR_LVDS_SINGLE;
+	}
+
 done:
 	of_node_put(local_output);
 	of_node_put(remote_input);
@@ -782,10 +936,37 @@ int rcar_lvds_pll_round_rate(u32 index, unsigned long rate)
 	if (rate == 0) {
 		__rcar_lvds_disable(&lvds->bridge);
 	} else {
-		ret = clk_prepare_enable(lvds->clocks.mod);
-		if (ret < 0)
-			return ret;
-		rcar_lvds_pll_setup_d3_e3(lvds, rate);
+		if ((lvds->info->quirks & RCAR_LVDS_QUIRK_DUAL_LINK) &&
+					lvds->link_mode == RCAR_LVDS_DUAL) {
+			bool enable;
+			struct rcar_lvds *lvds0;
+			struct rcar_lvds *lvds1;
+
+			if (!g_lvds[0] || !g_lvds[1])
+				return 0;
+
+			lvds0 = g_lvds[0];
+			lvds1 = g_lvds[1];
+
+			enable = __clk_is_enabled(lvds->clocks.mod);
+			if (enable)
+				goto skip;
+
+			ret = clk_prepare_enable(lvds0->clocks.mod);
+			if (ret < 0)
+				return ret;
+
+			ret = clk_prepare_enable(lvds1->clocks.mod);
+			if (ret < 0)
+				return ret;
+skip:
+			rcar_lvds_pll_setup_d3_e3(lvds, rate);
+		} else {
+			ret = clk_prepare_enable(lvds->clocks.mod);
+			if (ret < 0)
+				return ret;
+			rcar_lvds_pll_setup_d3_e3(lvds, rate);
+		}
 	}
 
 	return 0;
-- 
2.7.4

