#ifndef ARM_NEON_PROCESSOR_H
#define ARM_NEON_PROCESSOR_H
#include <cstdint>
#include <stdexcept>
#include <cstring>
using namespace std;
#ifdef __ARM_NEON
#include <arm_neon.h>
#endif
int64_t process_array_scalar(const int32_t* data, size_t n) {
if (data == nullptr && n > 0) {
throw invalid_argument("Нулевой указатель с ненулевым размером");
}
int64_t sum = 0;
for (size_t i = 0; i < n; ++i) {
int32_t val = data[i];
if (val > 0) {
sum += val;
} else if (val < 0) {
sum -= val;
}
}
return sum;
}
#ifdef __ARM_NEON
inline int32_t horizontal_add(int32x4_t v) {
#if defined(__aarch64__) || defined(__ARM_ARCH_8A)
return vaddvq_s32(v);
#else
int32x2_t r = vpadd_s32(vget_low_s32(v), vget_high_s32(v));
r = vpadd_s32(r, r);
return vget_lane_s32(r, 0);
#endif
}
int64_t process_array_neon(const int32_t* data, size_t n) {
if (data == nullptr && n > 0) {
throw invalid_argument("Нулевой указатель с ненулевым размером");
}
if (n == 0) return 0;
int64_t sum = 0;
int32x4_t acc = vdupq_n_s32(0);
size_t i = 0;
const size_t simd_limit = n & ~static_cast<size_t>(3);
for (; i < simd_limit; i += 4) {
int32x4_t vec = vld1q_s32(data + i);
uint32x4_t mask_pos = vcgtq_s32(vec, vdupq_n_s32(0));
uint32x4_t mask_neg = vcltq_s32(vec, vdupq_n_s32(0));
int32x4_t sign = vshrq_n_s32(vec, 31);
int32x4_t abs_val = veorq_s32(vec, sign);
abs_val = vsubq_s32(abs_val, sign);
int32x4_t pos_part = vandq_s32(vec, vreinterpretq_s32_u32(mask_pos));
int32x4_t neg_part = vandq_s32(abs_val, vreinterpretq_s32_u32(mask_neg));
int32x4_t contrib = vorrq_s32(pos_part, neg_part);
acc = vaddq_s32(acc, contrib);
}
sum = horizontal_add(acc);
for (; i < n; ++i) {
int32_t val = data[i];
if (val > 0) sum += val;
else if (val < 0) sum -= val;
}
return sum;
}
int64_t process_array_neon_unrolled(const int32_t* data, size_t n) {
if (data == nullptr && n > 0) {
throw invalid_argument("Нулевой указатель с ненулевым размером");
}
if (n == 0) return 0;
int64_t sum = 0;
int32x4_t acc1 = vdupq_n_s32(0);
int32x4_t acc2 = vdupq_n_s32(0);
size_t i = 0;
const size_t unroll_limit = n & ~static_cast<size_t>(7);
for (; i < unroll_limit; i += 8) {
__builtin_prefetch(data + i + 16, 0, 3);
int32x4_t vec1 = vld1q_s32(data + i);
int32x4_t vec2 = vld1q_s32(data + i + 4);
int32x4_t zero = vdupq_n_s32(0);
uint32x4_t mask_pos1 = vcgtq_s32(vec1, zero);
uint32x4_t mask_neg1 = vcltq_s32(vec1, zero);
uint32x4_t mask_pos2 = vcgtq_s32(vec2, zero);
uint32x4_t mask_neg2 = vcltq_s32(vec2, zero);
int32x4_t sign1 = vshrq_n_s32(vec1, 31);
int32x4_t abs_val1 = veorq_s32(vec1, sign1);
abs_val1 = vsubq_s32(abs_val1, sign1);
int32x4_t sign2 = vshrq_n_s32(vec2, 31);
int32x4_t abs_val2 = veorq_s32(vec2, sign2);
abs_val2 = vsubq_s32(abs_val2, sign2);
int32x4_t pos_part1 = vandq_s32(vec1, vreinterpretq_s32_u32(mask_pos1));
int32x4_t neg_part1 = vandq_s32(abs_val1, vreinterpretq_s32_u32(mask_neg1));
int32x4_t contrib1 = vorrq_s32(pos_part1, neg_part1);
int32x4_t pos_part2 = vandq_s32(vec2, vreinterpretq_s32_u32(mask_pos2));
int32x4_t neg_part2 = vandq_s32(abs_val2, vreinterpretq_s32_u32(mask_neg2));
int32x4_t contrib2 = vorrq_s32(pos_part2, neg_part2);
acc1 = vaddq_s32(acc1, contrib1);
acc2 = vaddq_s32(acc2, contrib2);
}
acc1 = vaddq_s32(acc1, acc2);
sum = horizontal_add(acc1);
for (; i < n; ++i) {
int32_t val = data[i];
if (val > 0) sum += val;
else if (val < 0) sum -= val;
}
return sum;
}
#else
inline int64_t process_array_neon(const int32_t* data, size_t n) {
return process_array_scalar(data, n);
}
inline int64_t process_array_neon_unrolled(const int32_t* data, size_t n) {
return process_array_scalar(data, n);
}
#endif
#endif