<stg><name>hamming_window</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="6">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %outdata) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %indata) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hamming_window_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i9 [ %i, %0 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond = icmp eq i9 %i_1, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %i = add i9 %i_1, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %1, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_s = zext i9 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %window_coeff_addr = getelementptr [256 x i14]* @window_coeff, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="window_coeff_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="14" op_0_bw="8">
<![CDATA[
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

]]></node>
<StgValue><ssdm name="window_coeff_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %indata_addr = getelementptr [256 x i16]* %indata, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="16" op_0_bw="8">
<![CDATA[
:8  %indata_load = load i16* %indata_addr, align 2

]]></node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="14" op_0_bw="8">
<![CDATA[
:5  %window_coeff_load = load i14* %window_coeff_addr, align 2

]]></node>
<StgValue><ssdm name="window_coeff_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="16" op_0_bw="8">
<![CDATA[
:8  %indata_load = load i16* %indata_addr, align 2

]]></node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="14">
<![CDATA[
:6  %tmp_3 = zext i14 %window_coeff_load to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="16">
<![CDATA[
:9  %tmp_4 = sext i16 %indata_load to i32

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5 = mul nsw i32 %tmp_4, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %outdata_addr = getelementptr [256 x i32]* %outdata, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="outdata_addr"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store i32 %tmp_5, i32* %outdata_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="outdata" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="indata" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="window_coeff" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="window_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="outdata" to="stg_7" fromId="46" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="49" toId="8">
</dataflow>
<dataflow id="53" from="indata" to="stg_8" fromId="47" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="hamming_window_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="i" to="i_1" fromId="13" toId="11">
<BackEdge/>
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="stg_31" to="i_1" fromId="31" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="61" from="stg_60" to="i_1" fromId="60" toId="11">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="stg_10" to="i_1" fromId="10" toId="11">
</dataflow>
<dataflow id="63" from="i_1" to="exitcond" fromId="11" toId="12">
</dataflow>
<dataflow id="65" from="stg_64" to="exitcond" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="i_1" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="68" from="stg_67" to="i" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="exitcond" to="stg_14" fromId="12" toId="14">
</dataflow>
<dataflow id="70" from="i_1" to="tmp_s" fromId="11" toId="15">
</dataflow>
<dataflow id="71" from="window_coeff" to="window_coeff_addr" fromId="48" toId="16">
</dataflow>
<dataflow id="73" from="stg_72" to="window_coeff_addr" fromId="72" toId="16">
</dataflow>
<dataflow id="74" from="tmp_s" to="window_coeff_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="window_coeff_addr" to="window_coeff_load" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="indata" to="indata_addr" fromId="47" toId="18">
</dataflow>
<dataflow id="77" from="stg_72" to="indata_addr" fromId="72" toId="18">
</dataflow>
<dataflow id="78" from="tmp_s" to="indata_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="79" from="indata_addr" to="indata_load" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="window_coeff_addr" to="window_coeff_load" fromId="16" toId="20">
</dataflow>
<dataflow id="81" from="indata_addr" to="indata_load" fromId="18" toId="21">
</dataflow>
<dataflow id="82" from="window_coeff_load" to="tmp_3" fromId="20" toId="22">
</dataflow>
<dataflow id="83" from="indata_load" to="tmp_4" fromId="21" toId="23">
</dataflow>
<dataflow id="84" from="tmp_4" to="tmp_5" fromId="23" toId="24">
</dataflow>
<dataflow id="85" from="tmp_3" to="tmp_5" fromId="22" toId="24">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="25">
</dataflow>
<dataflow id="89" from="stg_88" to="empty" fromId="88" toId="25">
</dataflow>
<dataflow id="90" from="stg_88" to="empty" fromId="88" toId="25">
</dataflow>
<dataflow id="91" from="stg_88" to="empty" fromId="88" toId="25">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="92" toId="26">
</dataflow>
<dataflow id="95" from="p_str2" to="tmp_2" fromId="94" toId="26">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecPipeline" to="stg_27" fromId="96" toId="27">
</dataflow>
<dataflow id="99" from="stg_98" to="stg_27" fromId="98" toId="27">
</dataflow>
<dataflow id="100" from="stg_98" to="stg_27" fromId="98" toId="27">
</dataflow>
<dataflow id="101" from="stg_98" to="stg_27" fromId="98" toId="27">
</dataflow>
<dataflow id="103" from="stg_102" to="stg_27" fromId="102" toId="27">
</dataflow>
<dataflow id="105" from="p_str1" to="stg_27" fromId="104" toId="27">
</dataflow>
<dataflow id="106" from="outdata" to="outdata_addr" fromId="46" toId="28">
</dataflow>
<dataflow id="107" from="stg_72" to="outdata_addr" fromId="72" toId="28">
</dataflow>
<dataflow id="108" from="tmp_s" to="outdata_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="109" from="tmp_5" to="stg_29" fromId="24" toId="29">
</dataflow>
<dataflow id="110" from="outdata_addr" to="stg_29" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="111" toId="30">
</dataflow>
<dataflow id="113" from="p_str2" to="empty_2" fromId="94" toId="30">
</dataflow>
<dataflow id="114" from="tmp_2" to="empty_2" fromId="26" toId="30">
</dataflow>
<dataflow id="115" from="exitcond" to="stg_2" fromId="12" toId="2">
</dataflow>
<dataflow id="116" from="exitcond" to="stg_3" fromId="12" toId="3">
</dataflow>
<dataflow id="117" from="exitcond" to="stg_4" fromId="12" toId="4">
</dataflow>
<dataflow id="118" from="exitcond" to="stg_5" fromId="12" toId="5">
</dataflow>
</dataflows>


</stg>
