# Zacchaeus Microcomputer

## Variant of the RC2014 bus

- RC40 is the RC2014 Standard bus
- RC64 is the RC2014 Pro bus
- RC80 is an unofficial extended bus
- BP80 is an unofficial extended bus with two of the USER pins wired as an interrupt daisy-chain

## About BP80 extended bus

SC126 has 80-pin expansion sockets which are an extended RC2014 bus, known as
Backplane-80 (or BP80). This is an unofficial variant of the RC2014 Bus.

|Pin |Signal Name |Dir.|From-to         |Pin |Signal Name |Dir.|From-to         |
|---:|------------|----|----------------|---:|------------|----|----------------|
| 41 | n41        |    |not yet assigned|  1 | A15        | <- |CPU-A15         |
| 42 | n42        |    |not yet assigned|  2 | A14        | <- |CPU-A14         |
| 43 | n43        |    |not yet assigned|  3 | A13        | <- |CPU-A13         |
| 44 | n44        |    |not yet assigned|  4 | A12        | <- |CPU-A12         |
| 45 | n45        |    |not yet assigned|  5 | A11        | <- |CPU-A11         |
| 46 | n46        |    |not yet assigned|  6 | A10        | <- |CPU-A10         |
| 47 | n47        |    |not yet assigned|  7 | A9         | <- |CPU-A9          |
| 48 | n48        |    |not yet assigned|  8 | A8         | <- |CPU-A8          |
| 49 | A23        |    |not used        |  9 | A7         | <- |CPU-A7          |
| 50 | A22        |    |not used        | 10 | A6         | <- |CPU-A6          |
| 51 | A21        |    |not used        | 11 | A5         | <- |CPU-A5          |
| 52 | A20        |    |not used        | 12 | A4         | <- |CPU-A4          |
| 53 | A19        | <- |CPU-A19         | 13 | A3         | <- |CPU-A3          |
| 54 | A18        | <- |CPU-A18_Tout    | 14 | A2         | <- |CPU-A2          |
| 55 | A17        | <- |CPU-A19         | 15 | A1         | <- |CPU-A1          |
| 56 | A16        | <- |CPU-A19         | 16 | A0         | <- |CPU-A0          |
| 57 | GND        | -  |power supply    | 17 | GND        | -  |power supply    |
| 58 | +5V        | <- |power supply    | 18 | +5V        | <- |power supply    |
| 59 | /RFSH      | <- |CPU-/RFSH       | 19 | /M1        | <- |/M1             |
| 60 | PAGE       |    |not used        | 20 | /RESET     | <- |reset circuit   |
| 61 | CLK2       |    |not used        | 21 | CLK        | <- |CPU-PHI         |
| 62 | /BUSAK     | <- |CPU-/BUSACK     | 22 | /INT       | -> |CPU-/INT0       |
| 63 | /HALT      | <- |CPU-/HALT       | 23 | /MREQ      | <- |CPU-/MEMRQ      |
| 64 | /BUSRQ     | -> |CPU-/BUSREQ     | 24 | /WR        | <- |CPU-/WR         |
| 65 | /WAIT      | -> |CPU-/WAIT       | 25 | /RD        | <- |CPU-/RD         |
| 66 | /NMI       |    |CPU-/NMI        | 26 | /IORQ      | <- |CPU-/IORQ       |
| 67 | D8         |    |not used        | 27 | D0         | <->|CPU-D0          |
| 68 | D9         |    |not used        | 28 | D1         | <->|CPU-D1          |
| 69 | D10        |    |not used        | 29 | D2         | <->|CPU-D2          |
| 70 | D11        |    |not used        | 30 | D3         | <->|CPU-D3          |
| 71 | D12        |    |not used        | 31 | D4         | <->|CPU-D4          |
| 72 | D13        |    |not used        | 32 | D5         | <->|CPU-D5          |
| 73 | D14        |    |not used        | 33 | D6         | <->|CPU-D6          |
| 74 | D15        |    |not used        | 34 | D7         | <->|CPU-D7          |
| 75 | TX2        | <- |CPU-TXA1        | 35 | TX         | <- |CPU-TXA0        |
| 76 | RX2        | -> |CPU-RXA1        | 36 | RX         | -> |CPU-RXA0        |
| 77 | USER5      |    |not used        | 37 | USER1      |    |not used        |
| 78 | USER6      |    |I2C SCL[^1]     | 38 | USER2      |    |not used        |
| 79 | USER7      |    |I2C SDA[^2]     | 39 | USER3      |    |not used        |
| 80 | USER8      |    |IEI[^3]         | 40 | USER4      |    |IEO             |

[^1]: SC126 JP5 close 1-2
[^2]: SC126 JP5 close 3-4
[^3]: interrupt daisy chain (IE?)
