# Lab 5: Tomáš Svěcený

### Flip-flops

1. Listing of VHDL architecture for T-type flip-flop. Always use syntax highlighting, meaningful comments, and follow VHDL guidelines:

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity t_ff_rst is 
     port(
        rst   : in  std_logic;
        t     : in  std_logic;
        clk   : in  std_logic;
        q     : out std_logic;
        q_bar : out std_logic
    );
end entity t_ff_rst;

architecture Behavioral of t_ff_rst is
begin
    --------------------------------------------------------
    
    --------------------------------------------------------
    p_t_ff_rst : process(clk)
    begin
        if rising_edge(clk) then  -- Synchronous process
           if (t = '0') then
            q <= '1';
            q_bar <= '1';
           end if;  
           if(t = '1') then
            q <= '1';
            q_bar <= '0';
           end if;           
        end if;
        
        if falling_edge(clk) then  -- Synchronous process
           if (t = '0') then
            q <= '0';
            q_bar <= '0';
           end if;   
            if(t = '1') then
            q <= '0';
            q_bar <= '1';
           end if;           
        end if;
        
    end process p_t_ff_rst;
end architecture Behavioral;
```

2. Screenshot with simulated time waveforms. Try to simulate both flip-flops in a single testbench with a maximum duration of 200 ns, including reset. Always display all inputs and outputs (display the inputs at the top of the image, the outputs below them) at the appropriate time scale!

   ![your figure](images/d_ff.png)
   
   ![your figure](images/t_ff-png.png)

### Shift register

1. Image of the shift register `top` level schematic. The image can be drawn on a computer or by hand. Always name all inputs, outputs, components and internal signals!

   ![your figure]()
