# Open ASIC World
The purpose of this repository is to try and collect all the open source tools related to the **Design of Digital ASICs**. 
* * *

## Open-Source Text Editors
   - [VIM](https://www.vim.org/)
   - [nano](https://www.nano-editor.org/)
   - [GNU Emacs](https://www.gnu.org/software/emacs)
* * *

## Open-Source Hardware Description Language (HDL)
   - [Verilog](https://www.verilog.com/)
   - [Chisel](https://www.chisel-lang.org/)
   - [amaranth](https://github.com/amaranth-lang/amaranth) : A modern hardware definition language and toolchain based on Python
   - [SpinalHDL](https://spinalhdl.github.io/SpinalDoc-RTD/master/index.html)

## Open-Source High-level Synthesis (HLS)
   - [XLS](https://github.com/google/xls) : implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality.
   - [PipelineC](https://github.com/JulianKemmerer/PipelineC) : A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

## Open-Source Simulators
   - [Intel QuestaSim](https://www.intel.com/content/www/us/en/software-kit/795215/questa-intel-fpgas-standard-edition-software-version-23-1.html)
   - [Icarus Verilog](https://github.com/steveicarus/iverilog)
   - [Verilator](https://www.veripool.org/verilator/)
   - [GHDL](http://ghdl.free.fr/) : a simulator for the VHDL language.
   - [NVC](https://github.com/nickg/nvc) : a VHDL compiler and simulator.
   - [OpenVAF](https://openvaf.semimod.de/) : Verilog-A compiler that empowers the open source silicon revolution.

## Open-Source Wave Viewer 
   - [GTKWave](https://gtkwave.sourceforge.net/)
   - [WaveDrom](https://wavedrom.com/) : draws a Timing Diagram or Waveform from simple textual description.
   - [Surfer](https://surfer-project.org/) : An Extensible and Snappy Waveform Viewer

## Open-Source Frameworks
   - [CHIPYARD](https://chipyard.readthedocs.io/en/stable/index.html)
   - [SiliconCompiler](https://github.com/siliconcompiler/siliconcompiler) : A modular build system for hardware
   - [edalize](https://github.com/olofk/edalize) : Edalize is a Python Library for interacting with EDA tools. It can create project files for supported tools and run them in batch or GUI mode (where supported).

## Open-Source Complete Toolchain for VLSI
   - [ALLIANCE/CORIOLIS](https://coriolis.lip6.fr/)
     - [ALLIANCE Github repository](https://github.com/lip6/alliance)
     - [CORIOLIS](https://github.com/lip6/coriolis)

## Open-Source Production Design Kits
   - [SkyWater SKY130nm PDK](https://github.com/google/skywater-pdk)
   - [GlobalFoundries 0.18UM PDK](https://github.com/google/gf180mcu-pdk?tab=readme-ov-file)
   - [open_pdks](https://github.com/RTimothyEdwards/open_pdks) : PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.

## Open-Source Predictive Design Kits
  - [NCSU FreePDK45nm](https://eda.ncsu.edu/freepdk/freepdk45/)
  - [NCSU FreePDK15nm](https://eda.ncsu.edu/freepdk15/)
  - [ASAP7nm](https://asap.asu.edu/)
     - [Files](https://github.com/The-OpenROAD-Project/asap7)
  - [vlsiffra](https://github.com/antonblanchard/vlsiffra/) : Create fast and efficient standard cell based adders, multipliers and multiply-adders.
## Open-Source Standard-Cell Library
   - [NanGate FreePDK45nm](https://si2.org/open-cell-library/)
   - [OSU FreePDK45nm](https://vlsiarch.ecen.okstate.edu/flows/FreePDK_SRC/)
   - [NanGate Open-Cell 15nm](https://si2.org/open-cell-library/)

## Open-Source SRAM Compilers
   - **OpenRAM**: an open-source static random access memory (SRAM) compiler.
     - [Website](https://openram.org/)
     - [Github repository](https://github.com/VLSIDA/OpenRAM)

## Open-Source Synthesis tool
   - [Yosys](https://yosyshq.net/yosys/) :  a framework for Verilog RTL synthesis.

## Open-Source Static Timming Analysis (STA)
   - [OpenTimer](https://github.com/OpenTimer/OpenTimer?tab=readme-ov-file)
   - [OpenSTA](https://github.com/The-OpenROAD-Project/OpenSTA)

## Open-Source Place&Route tool
   - [nextpnr](https://github.com/YosysHQ/nextpnr)
   - [CUGR](An Extensible and Snappy Waveform Viewer) : VLSI Global Routing Tool Developed by CUHK
   - [LibreEDA](https://libreda.org/) : a framework for the physical design of silicon chips and tries to simplify the development of place and route tools.

## Open-Source GDS generation
   - [gdsfactory](https://github.com/gdsfactory/gdsfactory) : python library to design chips

## Open-Source Layout Viewer 
   - [Magic VLSI Layout Tool](http://opencircuitdesign.com/magic/)
   - [KLayout](https://www.klayout.de/)  : a GDS and OASIS file viewer.

## Open-Source Design For Test (DFT)
   - [Fault](https://github.com/AUCOHL/Fault) : A complete open-source design-for-testing (DFT) Solution.

## Open-Source Schematic capture 
   - [XSCHEM](https://xschem.sourceforge.io/stefan/index.html) : a schematic capture program.
   - [Xic](http://wrcad.com/xic.html) : is a full-featured physical layout editor, schematic editor, and analysis tool.
   - [XCircuit](http://opencircuitdesign.com/xcircuit/index.html) : Schematic capture for SPICE netlists and PostScript

## Open-Source Spice Simulator 
   - [NGSPICE](https://ngspice.sourceforge.io/) : source spice simulator for electric and electronic circuits.
   - [WRspice Circuit Simulator](http://wrcad.com/wrspice.html) : a powerful and flexible circuit simulation and analysis tool.
   - [ahkab](https://github.com/ahkab/ahkab) : a SPICE-like electronic circuit simulator written in Python
