
Droid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f4b8  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000569  0800f6f0  0800f6f0  000106f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fc5c  0800fc5c  00010c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fc64  0800fc64  00010c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fc68  0800fc68  00010c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  20000000  0800fc6c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000062a  200001e0  0800fe48  000111e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000606  2000080a  0800fe48  0001180a  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f86d  00000000  00000000  00011212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003ace  00000000  00000000  00030a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b88  00000000  00000000  00034550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000157f  00000000  00000000  000360d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031d0e  00000000  00000000  00037657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00022736  00000000  00000000  00069365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001372de  00000000  00000000  0008ba9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c2d79  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000871c  00000000  00000000  001c2dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000058  00000000  00000000  001cb4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e0 	.word	0x200001e0
 8000254:	00000000 	.word	0x00000000
 8000258:	0800f6d8 	.word	0x0800f6d8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e4 	.word	0x200001e4
 8000274:	0800f6d8 	.word	0x0800f6d8

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b9b0 	b.w	8001008 <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f806 	bl	8000cc0 <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__udivmoddi4>:
 8000cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cc4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cc6:	4688      	mov	r8, r1
 8000cc8:	4604      	mov	r4, r0
 8000cca:	468e      	mov	lr, r1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d14a      	bne.n	8000d66 <__udivmoddi4+0xa6>
 8000cd0:	428a      	cmp	r2, r1
 8000cd2:	4617      	mov	r7, r2
 8000cd4:	d95f      	bls.n	8000d96 <__udivmoddi4+0xd6>
 8000cd6:	fab2 f682 	clz	r6, r2
 8000cda:	b14e      	cbz	r6, 8000cf0 <__udivmoddi4+0x30>
 8000cdc:	f1c6 0320 	rsb	r3, r6, #32
 8000ce0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000ce4:	40b7      	lsls	r7, r6
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cf0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cf4:	fa1f fc87 	uxth.w	ip, r7
 8000cf8:	0c23      	lsrs	r3, r4, #16
 8000cfa:	fbbe f1f8 	udiv	r1, lr, r8
 8000cfe:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d02:	fb01 f20c 	mul.w	r2, r1, ip
 8000d06:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d907      	bls.n	8000d1e <__udivmoddi4+0x5e>
 8000d0e:	18fb      	adds	r3, r7, r3
 8000d10:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x5c>
 8000d16:	429a      	cmp	r2, r3
 8000d18:	f200 8154 	bhi.w	8000fc4 <__udivmoddi4+0x304>
 8000d1c:	4601      	mov	r1, r0
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	b2a2      	uxth	r2, r4
 8000d22:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d26:	fb08 3310 	mls	r3, r8, r0, r3
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d32:	4594      	cmp	ip, r2
 8000d34:	d90b      	bls.n	8000d4e <__udivmoddi4+0x8e>
 8000d36:	18ba      	adds	r2, r7, r2
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	bf2c      	ite	cs
 8000d3e:	2401      	movcs	r4, #1
 8000d40:	2400      	movcc	r4, #0
 8000d42:	4594      	cmp	ip, r2
 8000d44:	d902      	bls.n	8000d4c <__udivmoddi4+0x8c>
 8000d46:	2c00      	cmp	r4, #0
 8000d48:	f000 813f 	beq.w	8000fca <__udivmoddi4+0x30a>
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d52:	eba2 020c 	sub.w	r2, r2, ip
 8000d56:	2100      	movs	r1, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0xa2>
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d905      	bls.n	8000d76 <__udivmoddi4+0xb6>
 8000d6a:	b10d      	cbz	r5, 8000d70 <__udivmoddi4+0xb0>
 8000d6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4608      	mov	r0, r1
 8000d74:	e7f5      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	d14e      	bne.n	8000e1c <__udivmoddi4+0x15c>
 8000d7e:	4543      	cmp	r3, r8
 8000d80:	f0c0 8112 	bcc.w	8000fa8 <__udivmoddi4+0x2e8>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f240 810f 	bls.w	8000fa8 <__udivmoddi4+0x2e8>
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e8      	beq.n	8000d62 <__udivmoddi4+0xa2>
 8000d90:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d94:	e7e5      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f000 80ac 	beq.w	8000ef4 <__udivmoddi4+0x234>
 8000d9c:	fab2 f682 	clz	r6, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	f040 80bb 	bne.w	8000f1c <__udivmoddi4+0x25c>
 8000da6:	1a8b      	subs	r3, r1, r2
 8000da8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000dac:	b2bc      	uxth	r4, r7
 8000dae:	2101      	movs	r1, #1
 8000db0:	0c02      	lsrs	r2, r0, #16
 8000db2:	b280      	uxth	r0, r0
 8000db4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000db8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dbc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dc0:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d90e      	bls.n	8000de6 <__udivmoddi4+0x126>
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dce:	bf2c      	ite	cs
 8000dd0:	f04f 0901 	movcs.w	r9, #1
 8000dd4:	f04f 0900 	movcc.w	r9, #0
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d903      	bls.n	8000de4 <__udivmoddi4+0x124>
 8000ddc:	f1b9 0f00 	cmp.w	r9, #0
 8000de0:	f000 80ec 	beq.w	8000fbc <__udivmoddi4+0x2fc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000df0:	fb04 f408 	mul.w	r4, r4, r8
 8000df4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000df8:	4294      	cmp	r4, r2
 8000dfa:	d90b      	bls.n	8000e14 <__udivmoddi4+0x154>
 8000dfc:	18ba      	adds	r2, r7, r2
 8000dfe:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e02:	bf2c      	ite	cs
 8000e04:	2001      	movcs	r0, #1
 8000e06:	2000      	movcc	r0, #0
 8000e08:	4294      	cmp	r4, r2
 8000e0a:	d902      	bls.n	8000e12 <__udivmoddi4+0x152>
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	f000 80d1 	beq.w	8000fb4 <__udivmoddi4+0x2f4>
 8000e12:	4698      	mov	r8, r3
 8000e14:	1b12      	subs	r2, r2, r4
 8000e16:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e1a:	e79d      	b.n	8000d58 <__udivmoddi4+0x98>
 8000e1c:	f1c1 0620 	rsb	r6, r1, #32
 8000e20:	408b      	lsls	r3, r1
 8000e22:	fa08 f401 	lsl.w	r4, r8, r1
 8000e26:	fa00 f901 	lsl.w	r9, r0, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e32:	408a      	lsls	r2, r1
 8000e34:	431f      	orrs	r7, r3
 8000e36:	fa20 f306 	lsr.w	r3, r0, r6
 8000e3a:	0c38      	lsrs	r0, r7, #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fa1f fc87 	uxth.w	ip, r7
 8000e42:	0c1c      	lsrs	r4, r3, #16
 8000e44:	fbb8 fef0 	udiv	lr, r8, r0
 8000e48:	fb00 881e 	mls	r8, r0, lr, r8
 8000e4c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e50:	fb0e f80c 	mul.w	r8, lr, ip
 8000e54:	45a0      	cmp	r8, r4
 8000e56:	d90e      	bls.n	8000e76 <__udivmoddi4+0x1b6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	bf2c      	ite	cs
 8000e60:	f04f 0b01 	movcs.w	fp, #1
 8000e64:	f04f 0b00 	movcc.w	fp, #0
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	d903      	bls.n	8000e74 <__udivmoddi4+0x1b4>
 8000e6c:	f1bb 0f00 	cmp.w	fp, #0
 8000e70:	f000 80b8 	beq.w	8000fe4 <__udivmoddi4+0x324>
 8000e74:	46d6      	mov	lr, sl
 8000e76:	eba4 0408 	sub.w	r4, r4, r8
 8000e7a:	fa1f f883 	uxth.w	r8, r3
 8000e7e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e82:	fb00 4413 	mls	r4, r0, r3, r4
 8000e86:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d90e      	bls.n	8000eb0 <__udivmoddi4+0x1f0>
 8000e92:	193c      	adds	r4, r7, r4
 8000e94:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e98:	bf2c      	ite	cs
 8000e9a:	f04f 0801 	movcs.w	r8, #1
 8000e9e:	f04f 0800 	movcc.w	r8, #0
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d903      	bls.n	8000eae <__udivmoddi4+0x1ee>
 8000ea6:	f1b8 0f00 	cmp.w	r8, #0
 8000eaa:	f000 809f 	beq.w	8000fec <__udivmoddi4+0x32c>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eb4:	eba4 040c 	sub.w	r4, r4, ip
 8000eb8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ebc:	4564      	cmp	r4, ip
 8000ebe:	4673      	mov	r3, lr
 8000ec0:	46e0      	mov	r8, ip
 8000ec2:	d302      	bcc.n	8000eca <__udivmoddi4+0x20a>
 8000ec4:	d107      	bne.n	8000ed6 <__udivmoddi4+0x216>
 8000ec6:	45f1      	cmp	r9, lr
 8000ec8:	d205      	bcs.n	8000ed6 <__udivmoddi4+0x216>
 8000eca:	ebbe 0302 	subs.w	r3, lr, r2
 8000ece:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed2:	3801      	subs	r0, #1
 8000ed4:	46e0      	mov	r8, ip
 8000ed6:	b15d      	cbz	r5, 8000ef0 <__udivmoddi4+0x230>
 8000ed8:	ebb9 0203 	subs.w	r2, r9, r3
 8000edc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ee0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ee8:	40cc      	lsrs	r4, r1
 8000eea:	431e      	orrs	r6, r3
 8000eec:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	e736      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000ef4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ef8:	0c01      	lsrs	r1, r0, #16
 8000efa:	4614      	mov	r4, r2
 8000efc:	b280      	uxth	r0, r0
 8000efe:	4696      	mov	lr, r2
 8000f00:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f04:	2620      	movs	r6, #32
 8000f06:	4690      	mov	r8, r2
 8000f08:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f12:	eba3 0308 	sub.w	r3, r3, r8
 8000f16:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f1a:	e74b      	b.n	8000db4 <__udivmoddi4+0xf4>
 8000f1c:	40b7      	lsls	r7, r6
 8000f1e:	f1c6 0320 	rsb	r3, r6, #32
 8000f22:	fa01 f206 	lsl.w	r2, r1, r6
 8000f26:	fa21 f803 	lsr.w	r8, r1, r3
 8000f2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f2e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f32:	b2bc      	uxth	r4, r7
 8000f34:	40b0      	lsls	r0, r6
 8000f36:	4313      	orrs	r3, r2
 8000f38:	0c02      	lsrs	r2, r0, #16
 8000f3a:	0c19      	lsrs	r1, r3, #16
 8000f3c:	b280      	uxth	r0, r0
 8000f3e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f42:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f46:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	4588      	cmp	r8, r1
 8000f50:	d951      	bls.n	8000ff6 <__udivmoddi4+0x336>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f58:	bf2c      	ite	cs
 8000f5a:	f04f 0a01 	movcs.w	sl, #1
 8000f5e:	f04f 0a00 	movcc.w	sl, #0
 8000f62:	4588      	cmp	r8, r1
 8000f64:	d902      	bls.n	8000f6c <__udivmoddi4+0x2ac>
 8000f66:	f1ba 0f00 	cmp.w	sl, #0
 8000f6a:	d031      	beq.n	8000fd0 <__udivmoddi4+0x310>
 8000f6c:	eba1 0108 	sub.w	r1, r1, r8
 8000f70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f74:	fb09 f804 	mul.w	r8, r9, r4
 8000f78:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f82:	4543      	cmp	r3, r8
 8000f84:	d235      	bcs.n	8000ff2 <__udivmoddi4+0x332>
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8c:	bf2c      	ite	cs
 8000f8e:	f04f 0a01 	movcs.w	sl, #1
 8000f92:	f04f 0a00 	movcc.w	sl, #0
 8000f96:	4543      	cmp	r3, r8
 8000f98:	d2bb      	bcs.n	8000f12 <__udivmoddi4+0x252>
 8000f9a:	f1ba 0f00 	cmp.w	sl, #0
 8000f9e:	d1b8      	bne.n	8000f12 <__udivmoddi4+0x252>
 8000fa0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fa4:	443b      	add	r3, r7
 8000fa6:	e7b4      	b.n	8000f12 <__udivmoddi4+0x252>
 8000fa8:	1a84      	subs	r4, r0, r2
 8000faa:	eb68 0203 	sbc.w	r2, r8, r3
 8000fae:	2001      	movs	r0, #1
 8000fb0:	4696      	mov	lr, r2
 8000fb2:	e6eb      	b.n	8000d8c <__udivmoddi4+0xcc>
 8000fb4:	443a      	add	r2, r7
 8000fb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000fba:	e72b      	b.n	8000e14 <__udivmoddi4+0x154>
 8000fbc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	e710      	b.n	8000de6 <__udivmoddi4+0x126>
 8000fc4:	3902      	subs	r1, #2
 8000fc6:	443b      	add	r3, r7
 8000fc8:	e6a9      	b.n	8000d1e <__udivmoddi4+0x5e>
 8000fca:	443a      	add	r2, r7
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e6be      	b.n	8000d4e <__udivmoddi4+0x8e>
 8000fd0:	eba7 0808 	sub.w	r8, r7, r8
 8000fd4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fd8:	4441      	add	r1, r8
 8000fda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fde:	fb09 f804 	mul.w	r8, r9, r4
 8000fe2:	e7c9      	b.n	8000f78 <__udivmoddi4+0x2b8>
 8000fe4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	e744      	b.n	8000e76 <__udivmoddi4+0x1b6>
 8000fec:	3b02      	subs	r3, #2
 8000fee:	443c      	add	r4, r7
 8000ff0:	e75e      	b.n	8000eb0 <__udivmoddi4+0x1f0>
 8000ff2:	4649      	mov	r1, r9
 8000ff4:	e78d      	b.n	8000f12 <__udivmoddi4+0x252>
 8000ff6:	eba1 0108 	sub.w	r1, r1, r8
 8000ffa:	46cc      	mov	ip, r9
 8000ffc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001000:	fb09 f804 	mul.w	r8, r9, r4
 8001004:	e7b8      	b.n	8000f78 <__udivmoddi4+0x2b8>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	0000      	movs	r0, r0
	...

08001010 <TIM_SetPWM>:
	*m2 = MAX(MIN_DUTY, MIN(*m2, MAX_DUTY));
	*m3 = MAX(MIN_DUTY, MIN(*m3, MAX_DUTY));
	*m4 = MAX(MIN_DUTY, MIN(*m4, MAX_DUTY));
}

void TIM_SetPWM(float m1, float m2, float m3, float m4) {
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	ed87 0a03 	vstr	s0, [r7, #12]
 800101a:	edc7 0a02 	vstr	s1, [r7, #8]
 800101e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001022:	edc7 1a00 	vstr	s3, [r7]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.01 * m1);
 8001026:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fa7e 	bl	800052c <__aeabi_i2d>
 8001030:	a341      	add	r3, pc, #260	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff fae3 	bl	8000600 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4614      	mov	r4, r2
 8001040:	461d      	mov	r5, r3
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff fa84 	bl	8000550 <__aeabi_f2d>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4620      	mov	r0, r4
 800104e:	4629      	mov	r1, r5
 8001050:	f7ff fad6 	bl	8000600 <__aeabi_dmul>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4939      	ldr	r1, [pc, #228]	@ (8001140 <TIM_SetPWM+0x130>)
 800105a:	680c      	ldr	r4, [r1, #0]
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fda6 	bl	8000bb0 <__aeabi_d2uiz>
 8001064:	4603      	mov	r3, r0
 8001066:	6363      	str	r3, [r4, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.01 * m2);
 8001068:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fa5d 	bl	800052c <__aeabi_i2d>
 8001072:	a331      	add	r3, pc, #196	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 8001074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001078:	f7ff fac2 	bl	8000600 <__aeabi_dmul>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4614      	mov	r4, r2
 8001082:	461d      	mov	r5, r3
 8001084:	68b8      	ldr	r0, [r7, #8]
 8001086:	f7ff fa63 	bl	8000550 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4620      	mov	r0, r4
 8001090:	4629      	mov	r1, r5
 8001092:	f7ff fab5 	bl	8000600 <__aeabi_dmul>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4929      	ldr	r1, [pc, #164]	@ (8001140 <TIM_SetPWM+0x130>)
 800109c:	680c      	ldr	r4, [r1, #0]
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fd85 	bl	8000bb0 <__aeabi_d2uiz>
 80010a6:	4603      	mov	r3, r0
 80010a8:	63a3      	str	r3, [r4, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.01 * m3);
 80010aa:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa3c 	bl	800052c <__aeabi_i2d>
 80010b4:	a320      	add	r3, pc, #128	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff faa1 	bl	8000600 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff fa42 	bl	8000550 <__aeabi_f2d>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	4620      	mov	r0, r4
 80010d2:	4629      	mov	r1, r5
 80010d4:	f7ff fa94 	bl	8000600 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4918      	ldr	r1, [pc, #96]	@ (8001140 <TIM_SetPWM+0x130>)
 80010de:	680c      	ldr	r4, [r1, #0]
 80010e0:	4610      	mov	r0, r2
 80010e2:	4619      	mov	r1, r3
 80010e4:	f7ff fd64 	bl	8000bb0 <__aeabi_d2uiz>
 80010e8:	4603      	mov	r3, r0
 80010ea:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.01 * m4);
 80010ec:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa1b 	bl	800052c <__aeabi_i2d>
 80010f6:	a310      	add	r3, pc, #64	@ (adr r3, 8001138 <TIM_SetPWM+0x128>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa80 	bl	8000600 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4614      	mov	r4, r2
 8001106:	461d      	mov	r5, r3
 8001108:	6838      	ldr	r0, [r7, #0]
 800110a:	f7ff fa21 	bl	8000550 <__aeabi_f2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff fa73 	bl	8000600 <__aeabi_dmul>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4908      	ldr	r1, [pc, #32]	@ (8001140 <TIM_SetPWM+0x130>)
 8001120:	680c      	ldr	r4, [r1, #0]
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fd43 	bl	8000bb0 <__aeabi_d2uiz>
 800112a:	4603      	mov	r3, r0
 800112c:	6423      	str	r3, [r4, #64]	@ 0x40
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bdb0      	pop	{r4, r5, r7, pc}
 8001136:	bf00      	nop
 8001138:	47ae147b 	.word	0x47ae147b
 800113c:	3f847ae1 	.word	0x3f847ae1
 8001140:	20000538 	.word	0x20000538

08001144 <start_distance_sensor>:
	printf("VL53L1X Module_Type: %X\n", byteData);
	status = VL53L1_RdWord(dev_address, 0x010F, &wordData);
	printf("VL53L1X: %X\n", wordData);
}

void start_distance_sensor(uint16_t dev_address) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]
	uint8_t sensorState = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	73fb      	strb	r3, [r7, #15]
	while (sensorState == 0) {
 8001152:	e00d      	b.n	8001170 <start_distance_sensor+0x2c>
		status = VL53L1X_BootState(dev_address, &sensorState);
 8001154:	f107 020f 	add.w	r2, r7, #15
 8001158:	88fb      	ldrh	r3, [r7, #6]
 800115a:	4611      	mov	r1, r2
 800115c:	4618      	mov	r0, r3
 800115e:	f002 fe13 	bl	8003d88 <VL53L1X_BootState>
 8001162:	4603      	mov	r3, r0
 8001164:	461a      	mov	r2, r3
 8001166:	4b24      	ldr	r3, [pc, #144]	@ (80011f8 <start_distance_sensor+0xb4>)
 8001168:	601a      	str	r2, [r3, #0]
		HAL_Delay(2);
 800116a:	2002      	movs	r0, #2
 800116c:	f002 fef2 	bl	8003f54 <HAL_Delay>
	while (sensorState == 0) {
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0ee      	beq.n	8001154 <start_distance_sensor+0x10>
	}
	printf("Distance sensor with address %d booted\n", dev_address);
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	4619      	mov	r1, r3
 800117a:	4820      	ldr	r0, [pc, #128]	@ (80011fc <start_distance_sensor+0xb8>)
 800117c:	f00c fb6c 	bl	800d858 <iprintf>

	/* This function must to be called to initialize the sensor with the default setting  */
	status = VL53L1X_SensorInit(dev_address);
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	4618      	mov	r0, r3
 8001184:	f002 f9f4 	bl	8003570 <VL53L1X_SensorInit>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <start_distance_sensor+0xb4>)
 800118e:	601a      	str	r2, [r3, #0]
	/* Optional functions to be used to change the main ranging parameters according the application requirements to get the best ranging performances */
	status = VL53L1X_SetDistanceMode(dev_address, 2); /* 1=short, 2=long */
 8001190:	88fb      	ldrh	r3, [r7, #6]
 8001192:	2102      	movs	r1, #2
 8001194:	4618      	mov	r0, r3
 8001196:	f002 fcf0 	bl	8003b7a <VL53L1X_SetDistanceMode>
 800119a:	4603      	mov	r3, r0
 800119c:	461a      	mov	r2, r3
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <start_distance_sensor+0xb4>)
 80011a0:	601a      	str	r2, [r3, #0]
	status = VL53L1X_SetTimingBudgetInMs(dev_address, 100); /* in ms possible values [20, 50, 100, 200, 500] */
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	2164      	movs	r1, #100	@ 0x64
 80011a6:	4618      	mov	r0, r3
 80011a8:	f002 fb4c 	bl	8003844 <VL53L1X_SetTimingBudgetInMs>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <start_distance_sensor+0xb4>)
 80011b2:	601a      	str	r2, [r3, #0]
	status = VL53L1X_SetInterMeasurementInMs(dev_address, 100); /* in ms, IM must be > = TB */
 80011b4:	88fb      	ldrh	r3, [r7, #6]
 80011b6:	2164      	movs	r1, #100	@ 0x64
 80011b8:	4618      	mov	r0, r3
 80011ba:	f002 fda5 	bl	8003d08 <VL53L1X_SetInterMeasurementInMs>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <start_distance_sensor+0xb4>)
 80011c4:	601a      	str	r2, [r3, #0]
	status = VL53L1X_SetInterruptPolarity(dev_address, 0); //This function programs the interrupt polarity, 1 = active high (default), 0 = active low.
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 fa6b 	bl	80036a6 <VL53L1X_SetInterruptPolarity>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <start_distance_sensor+0xb4>)
 80011d6:	601a      	str	r2, [r3, #0]

	//	status = VL53L1X_CalibrateOffset(dev_address, 140, &offset); /* may take few second to perform the offset cal*/
	//  printf("VL53L1X_CalibrateOffset=%d\n", offset);
	//  status = VL53L1X_CalibrateXtalk(dev_address, 1000, &xtalk); /* may take few second to perform the xtalk cal */
	//  printf("VL53L1X_CalibrateXtalk=%d\n", xtalk/512);
	printf("VL53L1X Ultra Lite Driver Example running ...\n");
 80011d8:	4809      	ldr	r0, [pc, #36]	@ (8001200 <start_distance_sensor+0xbc>)
 80011da:	f00c fba5 	bl	800d928 <puts>

	status = VL53L1X_StartRanging(dev_address); /* This function has to be called to enable the ranging */
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 fac6 	bl	8003772 <VL53L1X_StartRanging>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <start_distance_sensor+0xb4>)
 80011ec:	601a      	str	r2, [r3, #0]
//	END OF DISTANCE SENSOR SETUP
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000584 	.word	0x20000584
 80011fc:	0800f734 	.word	0x0800f734
 8001200:	0800f75c 	.word	0x0800f75c
 8001204:	00000000 	.word	0x00000000

08001208 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001208:	b5b0      	push	{r4, r5, r7, lr}
 800120a:	b0ae      	sub	sp, #184	@ 0xb8
 800120c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	uint16_t Distance;
	uint8_t RangeStatus;
	uint8_t dataReady = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
	uint16_t timeout_counter = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800121a:	f002 fdd5 	bl	8003dc8 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800121e:	f000 f9d3 	bl	80015c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001222:	f000 fd23 	bl	8001c6c <MX_GPIO_Init>
	MX_I2C2_Init();
 8001226:	f000 fa57 	bl	80016d8 <MX_I2C2_Init>
	MX_LPUART1_UART_Init();
 800122a:	f000 fa93 	bl	8001754 <MX_LPUART1_UART_Init>
	MX_I2C1_Init();
 800122e:	f000 fa15 	bl	800165c <MX_I2C1_Init>
	MX_UART4_Init();
 8001232:	f000 fad9 	bl	80017e8 <MX_UART4_Init>
	MX_SPI1_Init();
 8001236:	f000 fb23 	bl	8001880 <MX_SPI1_Init>
	MX_SPI3_Init();
 800123a:	f000 fb8f 	bl	800195c <MX_SPI3_Init>
	MX_TIM3_Init();
 800123e:	f000 fbfb 	bl	8001a38 <MX_TIM3_Init>
	MX_TIM5_Init();
 8001242:	f000 fc7b 	bl	8001b3c <MX_TIM5_Init>

	/* USER CODE BEGIN 2 */

	//  Setup the servos
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, max_CCR * 0.03);
 8001246:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff f96e 	bl	800052c <__aeabi_i2d>
 8001250:	a3cf      	add	r3, pc, #828	@ (adr r3, 8001590 <main+0x388>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff f9d3 	bl	8000600 <__aeabi_dmul>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	49d0      	ldr	r1, [pc, #832]	@ (80015a0 <main+0x398>)
 8001260:	680c      	ldr	r4, [r1, #0]
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f7ff fca3 	bl	8000bb0 <__aeabi_d2uiz>
 800126a:	4603      	mov	r3, r0
 800126c:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, max_CCR * 0.03);
 800126e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f95a 	bl	800052c <__aeabi_i2d>
 8001278:	a3c5      	add	r3, pc, #788	@ (adr r3, 8001590 <main+0x388>)
 800127a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127e:	f7ff f9bf 	bl	8000600 <__aeabi_dmul>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	49c6      	ldr	r1, [pc, #792]	@ (80015a0 <main+0x398>)
 8001288:	680c      	ldr	r4, [r1, #0]
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f7ff fc8f 	bl	8000bb0 <__aeabi_d2uiz>
 8001292:	4603      	mov	r3, r0
 8001294:	6423      	str	r3, [r4, #64]	@ 0x40

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001296:	2108      	movs	r1, #8
 8001298:	48c1      	ldr	r0, [pc, #772]	@ (80015a0 <main+0x398>)
 800129a:	f008 fe87 	bl	8009fac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800129e:	210c      	movs	r1, #12
 80012a0:	48bf      	ldr	r0, [pc, #764]	@ (80015a0 <main+0x398>)
 80012a2:	f008 fe83 	bl	8009fac <HAL_TIM_PWM_Start>

	// Arm the ESC (send low signal)
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, max_CCR * 0.05);
 80012a6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f93e 	bl	800052c <__aeabi_i2d>
 80012b0:	a3b9      	add	r3, pc, #740	@ (adr r3, 8001598 <main+0x390>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	f7ff f9a3 	bl	8000600 <__aeabi_dmul>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	49b9      	ldr	r1, [pc, #740]	@ (80015a4 <main+0x39c>)
 80012c0:	680c      	ldr	r4, [r1, #0]
 80012c2:	4610      	mov	r0, r2
 80012c4:	4619      	mov	r1, r3
 80012c6:	f7ff fc73 	bl	8000bb0 <__aeabi_d2uiz>
 80012ca:	4603      	mov	r3, r0
 80012cc:	6363      	str	r3, [r4, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, max_CCR * 0.05);
 80012ce:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff f92a 	bl	800052c <__aeabi_i2d>
 80012d8:	a3af      	add	r3, pc, #700	@ (adr r3, 8001598 <main+0x390>)
 80012da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012de:	f7ff f98f 	bl	8000600 <__aeabi_dmul>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	49af      	ldr	r1, [pc, #700]	@ (80015a4 <main+0x39c>)
 80012e8:	680c      	ldr	r4, [r1, #0]
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fc5f 	bl	8000bb0 <__aeabi_d2uiz>
 80012f2:	4603      	mov	r3, r0
 80012f4:	63a3      	str	r3, [r4, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, max_CCR * 0.05);
 80012f6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff f916 	bl	800052c <__aeabi_i2d>
 8001300:	a3a5      	add	r3, pc, #660	@ (adr r3, 8001598 <main+0x390>)
 8001302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001306:	f7ff f97b 	bl	8000600 <__aeabi_dmul>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	49a5      	ldr	r1, [pc, #660]	@ (80015a4 <main+0x39c>)
 8001310:	680c      	ldr	r4, [r1, #0]
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fc4b 	bl	8000bb0 <__aeabi_d2uiz>
 800131a:	4603      	mov	r3, r0
 800131c:	63e3      	str	r3, [r4, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, max_CCR * 0.05);
 800131e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f902 	bl	800052c <__aeabi_i2d>
 8001328:	a39b      	add	r3, pc, #620	@ (adr r3, 8001598 <main+0x390>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7ff f967 	bl	8000600 <__aeabi_dmul>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	499b      	ldr	r1, [pc, #620]	@ (80015a4 <main+0x39c>)
 8001338:	680c      	ldr	r4, [r1, #0]
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f7ff fc37 	bl	8000bb0 <__aeabi_d2uiz>
 8001342:	4603      	mov	r3, r0
 8001344:	6423      	str	r3, [r4, #64]	@ 0x40

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001346:	2100      	movs	r1, #0
 8001348:	4896      	ldr	r0, [pc, #600]	@ (80015a4 <main+0x39c>)
 800134a:	f008 fe2f 	bl	8009fac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800134e:	2104      	movs	r1, #4
 8001350:	4894      	ldr	r0, [pc, #592]	@ (80015a4 <main+0x39c>)
 8001352:	f008 fe2b 	bl	8009fac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001356:	2108      	movs	r1, #8
 8001358:	4892      	ldr	r0, [pc, #584]	@ (80015a4 <main+0x39c>)
 800135a:	f008 fe27 	bl	8009fac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800135e:	210c      	movs	r1, #12
 8001360:	4890      	ldr	r0, [pc, #576]	@ (80015a4 <main+0x39c>)
 8001362:	f008 fe23 	bl	8009fac <HAL_TIM_PWM_Start>
	HAL_Delay(5000);
 8001366:	f241 3088 	movw	r0, #5000	@ 0x1388
 800136a:	f002 fdf3 	bl	8003f54 <HAL_Delay>

//	START OF IMU SETUP
	IMU_INIT(&hspi3);
 800136e:	488e      	ldr	r0, [pc, #568]	@ (80015a8 <main+0x3a0>)
 8001370:	f002 f860 	bl	8003434 <IMU_INIT>
	IMU_SETUP_FOR_LOGGING();
 8001374:	f002 f86c 	bl	8003450 <IMU_SETUP_FOR_LOGGING>
	IMU_ENABLE_ALL();
 8001378:	f002 f872 	bl	8003460 <IMU_ENABLE_ALL>

	HAL_Delay(3000);
 800137c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001380:	f002 fde8 	bl	8003f54 <HAL_Delay>

	int imuready = IMU_READY();
 8001384:	f002 f87a 	bl	800347c <IMU_READY>
 8001388:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
	while (imuready != 1) {
 800138c:	e007      	b.n	800139e <main+0x196>
		imuready = IMU_READY();
 800138e:	f002 f875 	bl	800347c <IMU_READY>
 8001392:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
//		HAL_UART_Transmit(&hlpuart1, err, 7, 1000);
		HAL_Delay(5000);
 8001396:	f241 3088 	movw	r0, #5000	@ 0x1388
 800139a:	f002 fddb 	bl	8003f54 <HAL_Delay>
	while (imuready != 1) {
 800139e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d1f3      	bne.n	800138e <main+0x186>
	}

	struct Vector3 xyz_a;
	struct Vector3 xyz_v;
	xyz_v.x = 0;
 80013a6:	f04f 0200 	mov.w	r2, #0
 80013aa:	f04f 0300 	mov.w	r3, #0
 80013ae:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	xyz_v.y = 0;
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	xyz_v.z = 0;
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	struct Vector3 xyz_p;
	xyz_p.x = 0;
 80013ca:	f04f 0200 	mov.w	r2, #0
 80013ce:	f04f 0300 	mov.w	r3, #0
 80013d2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	xyz_p.y = 0;
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	f04f 0300 	mov.w	r3, #0
 80013de:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	xyz_p.z = 0;
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

	struct Vector3 rpy_v;
	struct Vector3 rpy_p;
	rpy_p.x = 0;
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	f04f 0300 	mov.w	r3, #0
 80013f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	rpy_p.y = 0;
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	e9c7 2308 	strd	r2, r3, [r7, #32]
	rpy_p.z = 0;
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	struct Vector3 xyz_ground;
	xyz_ground.x = 0;
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	e9c7 2300 	strd	r2, r3, [r7]
	xyz_ground.y = 0;
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	e9c7 2302 	strd	r2, r3, [r7, #8]
	xyz_ground.z = 0;
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	e9c7 2304 	strd	r2, r3, [r7, #16]

//	Calibrate ground reference (should 9.81 m/s^2 in Z when stationary)
	for (int i = 0; i < 5; i++) {
 8001436:	2300      	movs	r3, #0
 8001438:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800143c:	e054      	b.n	80014e8 <main+0x2e0>
		xyz_a = ACCEL_READ_ACCELERATION();
 800143e:	f001 fc91 	bl	8002d64 <ACCEL_READ_ACCELERATION>
 8001442:	eeb0 5a40 	vmov.f32	s10, s0
 8001446:	eef0 5a60 	vmov.f32	s11, s1
 800144a:	eeb0 6a41 	vmov.f32	s12, s2
 800144e:	eef0 6a61 	vmov.f32	s13, s3
 8001452:	eeb0 7a42 	vmov.f32	s14, s4
 8001456:	eef0 7a62 	vmov.f32	s15, s5
 800145a:	ed87 5b1e 	vstr	d5, [r7, #120]	@ 0x78
 800145e:	ed87 6b20 	vstr	d6, [r7, #128]	@ 0x80
 8001462:	ed87 7b22 	vstr	d7, [r7, #136]	@ 0x88
		xyz_ground.x += xyz_a.x / 5;
 8001466:	e9d7 4500 	ldrd	r4, r5, [r7]
 800146a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	4b4e      	ldr	r3, [pc, #312]	@ (80015ac <main+0x3a4>)
 8001474:	f7ff f9ee 	bl	8000854 <__aeabi_ddiv>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4620      	mov	r0, r4
 800147e:	4629      	mov	r1, r5
 8001480:	f7fe ff08 	bl	8000294 <__adddf3>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	e9c7 2300 	strd	r2, r3, [r7]
		xyz_ground.y += xyz_a.y / 5;
 800148c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001490:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	4b44      	ldr	r3, [pc, #272]	@ (80015ac <main+0x3a4>)
 800149a:	f7ff f9db 	bl	8000854 <__aeabi_ddiv>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4620      	mov	r0, r4
 80014a4:	4629      	mov	r1, r5
 80014a6:	f7fe fef5 	bl	8000294 <__adddf3>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
		xyz_ground.z += xyz_a.z / 5;
 80014b2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80014b6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80014ba:	f04f 0200 	mov.w	r2, #0
 80014be:	4b3b      	ldr	r3, [pc, #236]	@ (80015ac <main+0x3a4>)
 80014c0:	f7ff f9c8 	bl	8000854 <__aeabi_ddiv>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4620      	mov	r0, r4
 80014ca:	4629      	mov	r1, r5
 80014cc:	f7fe fee2 	bl	8000294 <__adddf3>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
		HAL_Delay(5);
 80014d8:	2005      	movs	r0, #5
 80014da:	f002 fd3b 	bl	8003f54 <HAL_Delay>
	for (int i = 0; i < 5; i++) {
 80014de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014e2:	3301      	adds	r3, #1
 80014e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80014e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014ec:	2b04      	cmp	r3, #4
 80014ee:	dda6      	ble.n	800143e <main+0x236>
	}

	float cr, sr, cp, sp, cy, sy;
	float aX, aY, aZ;

	float error_x = 0;
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
	float error_y = 0;
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	float prev_accel_x = 0;
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	float prev_accel_y = 0;
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	float Fx_d, Fy_d;
	float m1, m2, m3, m4;

	uint32_t lastIMU = HAL_GetTick();
 8001510:	f002 fd14 	bl	8003f3c <HAL_GetTick>
 8001514:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
	uint32_t lastDist = HAL_GetTick();
 8001518:	f002 fd10 	bl	8003f3c <HAL_GetTick>
 800151c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	HAL_UART_Receive_IT(&hlpuart1, &xb, 3);
 8001520:	2203      	movs	r2, #3
 8001522:	4923      	ldr	r1, [pc, #140]	@ (80015b0 <main+0x3a8>)
 8001524:	4823      	ldr	r0, [pc, #140]	@ (80015b4 <main+0x3ac>)
 8001526:	f00a f849 	bl	800b5bc <HAL_UART_Receive_IT>
//  END OF IMU SETUP

//	  START OF DISTANCE SENSOR SETUP
//    Start up the external distance sensor with a different I2C address
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800152a:	2201      	movs	r2, #1
 800152c:	2140      	movs	r1, #64	@ 0x40
 800152e:	4822      	ldr	r0, [pc, #136]	@ (80015b8 <main+0x3b0>)
 8001530:	f003 f87c 	bl	800462c <HAL_GPIO_WritePin>
	status = VL53L1_WrByte(0x52, 0x0001, 0x30);
 8001534:	2230      	movs	r2, #48	@ 0x30
 8001536:	2101      	movs	r1, #1
 8001538:	2052      	movs	r0, #82	@ 0x52
 800153a:	f001 f9a3 	bl	8002884 <VL53L1_WrByte>
 800153e:	4603      	mov	r3, r0
 8001540:	461a      	mov	r2, r3
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <main+0x3b4>)
 8001544:	601a      	str	r2, [r3, #0]
	//	start up secondary/surface mounted distance sensor with the default I2C address
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2180      	movs	r1, #128	@ 0x80
 800154a:	481b      	ldr	r0, [pc, #108]	@ (80015b8 <main+0x3b0>)
 800154c:	f003 f86e 	bl	800462c <HAL_GPIO_WritePin>
//	print_distance_sensor_metadata(distance1_address);
//	print_distance_sensor_metadata(distance2_address);
	start_distance_sensor(distance1_address);
 8001550:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <main+0x3b8>)
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fdf5 	bl	8001144 <start_distance_sensor>
	start_distance_sensor(distance2_address);
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <main+0x3bc>)
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fdf0 	bl	8001144 <start_distance_sensor>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		uint32_t now = HAL_GetTick();
 8001564:	f002 fcea 	bl	8003f3c <HAL_GetTick>
 8001568:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
		//		TIM_SetPWM(m1, m2, m3, m4);
		//
		//		//		END OF IMU READ
		//
		//		HAL_Delay(5);
		TIM_SetPWM(5.5, 5.5, 5.5, 5.5);  // Constant low throttle
 800156c:	eef1 1a06 	vmov.f32	s3, #22	@ 0x40b00000  5.5
 8001570:	eeb1 1a06 	vmov.f32	s2, #22	@ 0x40b00000  5.5
 8001574:	eef1 0a06 	vmov.f32	s1, #22	@ 0x40b00000  5.5
 8001578:	eeb1 0a06 	vmov.f32	s0, #22	@ 0x40b00000  5.5
 800157c:	f7ff fd48 	bl	8001010 <TIM_SetPWM>
		HAL_Delay(10);
 8001580:	200a      	movs	r0, #10
 8001582:	f002 fce7 	bl	8003f54 <HAL_Delay>
	while (1) {
 8001586:	bf00      	nop
 8001588:	e7ec      	b.n	8001564 <main+0x35c>
 800158a:	bf00      	nop
 800158c:	f3af 8000 	nop.w
 8001590:	eb851eb8 	.word	0xeb851eb8
 8001594:	3f9eb851 	.word	0x3f9eb851
 8001598:	9999999a 	.word	0x9999999a
 800159c:	3fa99999 	.word	0x3fa99999
 80015a0:	200004ec 	.word	0x200004ec
 80015a4:	20000538 	.word	0x20000538
 80015a8:	2000045c 	.word	0x2000045c
 80015ac:	40140000 	.word	0x40140000
 80015b0:	20000588 	.word	0x20000588
 80015b4:	200002a4 	.word	0x200002a4
 80015b8:	42020800 	.word	0x42020800
 80015bc:	20000584 	.word	0x20000584
 80015c0:	20000002 	.word	0x20000002
 80015c4:	20000000 	.word	0x20000000

080015c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b09e      	sub	sp, #120	@ 0x78
 80015cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80015ce:	f107 0318 	add.w	r3, r7, #24
 80015d2:	2260      	movs	r2, #96	@ 0x60
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f00c fa86 	bl	800dae8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80015dc:	463b      	mov	r3, r7
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]
 80015ea:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4)
 80015ec:	2000      	movs	r0, #0
 80015ee:	f003 fdf9 	bl	80051e4 <HAL_PWREx_ControlVoltageScaling>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80015f8:	f000 fcf2 	bl	8001fe0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80015fc:	2310      	movs	r3, #16
 80015fe:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001600:	2301      	movs	r3, #1
 8001602:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001604:	2310      	movs	r3, #16
 8001606:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_2;
 8001608:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800160c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800160e:	2300      	movs	r3, #0
 8001610:	653b      	str	r3, [r7, #80]	@ 0x50
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001612:	f107 0318 	add.w	r3, r7, #24
 8001616:	4618      	mov	r0, r3
 8001618:	f003 fe70 	bl	80052fc <HAL_RCC_OscConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0x5e>
		Error_Handler();
 8001622:	f000 fcdd 	bl	8001fe0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001626:	231f      	movs	r3, #31
 8001628:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001632:	2360      	movs	r3, #96	@ 0x60
 8001634:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800163e:	463b      	mov	r3, r7
 8001640:	2101      	movs	r1, #1
 8001642:	4618      	mov	r0, r3
 8001644:	f004 fd36 	bl	80060b4 <HAL_RCC_ClockConfig>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <SystemClock_Config+0x8a>
		Error_Handler();
 800164e:	f000 fcc7 	bl	8001fe0 <Error_Handler>
	}
}
 8001652:	bf00      	nop
 8001654:	3778      	adds	r7, #120	@ 0x78
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001662:	4a1c      	ldr	r2, [pc, #112]	@ (80016d4 <MX_I2C1_Init+0x78>)
 8001664:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000509;
 8001666:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001668:	f240 5209 	movw	r2, #1289	@ 0x509
 800166c:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800166e:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001674:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001676:	2201      	movs	r2, #1
 8001678:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001680:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001686:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800168c:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001692:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_I2C1_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001698:	480d      	ldr	r0, [pc, #52]	@ (80016d0 <MX_I2C1_Init+0x74>)
 800169a:	f002 ffdf 	bl	800465c <HAL_I2C_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80016a4:	f000 fc9c 	bl	8001fe0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80016a8:	2100      	movs	r1, #0
 80016aa:	4809      	ldr	r0, [pc, #36]	@ (80016d0 <MX_I2C1_Init+0x74>)
 80016ac:	f003 fd02 	bl	80050b4 <HAL_I2CEx_ConfigAnalogFilter>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_I2C1_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 80016b6:	f000 fc93 	bl	8001fe0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80016ba:	2100      	movs	r1, #0
 80016bc:	4804      	ldr	r0, [pc, #16]	@ (80016d0 <MX_I2C1_Init+0x74>)
 80016be:	f003 fd44 	bl	800514a <HAL_I2CEx_ConfigDigitalFilter>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_I2C1_Init+0x70>
		Error_Handler();
 80016c8:	f000 fc8a 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	200001fc 	.word	0x200001fc
 80016d4:	40005400 	.word	0x40005400

080016d8 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80016dc:	4b1b      	ldr	r3, [pc, #108]	@ (800174c <MX_I2C2_Init+0x74>)
 80016de:	4a1c      	ldr	r2, [pc, #112]	@ (8001750 <MX_I2C2_Init+0x78>)
 80016e0:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00000509;
 80016e2:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <MX_I2C2_Init+0x74>)
 80016e4:	f240 5209 	movw	r2, #1289	@ 0x509
 80016e8:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80016ea:	4b18      	ldr	r3, [pc, #96]	@ (800174c <MX_I2C2_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f0:	4b16      	ldr	r3, [pc, #88]	@ (800174c <MX_I2C2_Init+0x74>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f6:	4b15      	ldr	r3, [pc, #84]	@ (800174c <MX_I2C2_Init+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <MX_I2C2_Init+0x74>)
 80016fe:	2200      	movs	r2, #0
 8001700:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001702:	4b12      	ldr	r3, [pc, #72]	@ (800174c <MX_I2C2_Init+0x74>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001708:	4b10      	ldr	r3, [pc, #64]	@ (800174c <MX_I2C2_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800170e:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <MX_I2C2_Init+0x74>)
 8001710:	2200      	movs	r2, #0
 8001712:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001714:	480d      	ldr	r0, [pc, #52]	@ (800174c <MX_I2C2_Init+0x74>)
 8001716:	f002 ffa1 	bl	800465c <HAL_I2C_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001720:	f000 fc5e 	bl	8001fe0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 8001724:	2100      	movs	r1, #0
 8001726:	4809      	ldr	r0, [pc, #36]	@ (800174c <MX_I2C2_Init+0x74>)
 8001728:	f003 fcc4 	bl	80050b4 <HAL_I2CEx_ConfigAnalogFilter>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_I2C2_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8001732:	f000 fc55 	bl	8001fe0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8001736:	2100      	movs	r1, #0
 8001738:	4804      	ldr	r0, [pc, #16]	@ (800174c <MX_I2C2_Init+0x74>)
 800173a:	f003 fd06 	bl	800514a <HAL_I2CEx_ConfigDigitalFilter>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_I2C2_Init+0x70>
		Error_Handler();
 8001744:	f000 fc4c 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000250 	.word	0x20000250
 8001750:	40005800 	.word	0x40005800

08001754 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 800175a:	4a22      	ldr	r2, [pc, #136]	@ (80017e4 <MX_LPUART1_UART_Init+0x90>)
 800175c:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 9600;
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001760:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001764:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001778:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 800177a:	220c      	movs	r2, #12
 800177c:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001784:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001786:	2200      	movs	r2, #0
 8001788:	621a      	str	r2, [r3, #32]
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800178a:	4b15      	ldr	r3, [pc, #84]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 800178c:	2200      	movs	r2, #0
 800178e:	629a      	str	r2, [r3, #40]	@ 0x28
	hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001790:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001792:	2200      	movs	r2, #0
 8001794:	665a      	str	r2, [r3, #100]	@ 0x64
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 8001796:	4812      	ldr	r0, [pc, #72]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 8001798:	f009 fe32 	bl	800b400 <HAL_UART_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_LPUART1_UART_Init+0x52>
		Error_Handler();
 80017a2:	f000 fc1d 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8)
 80017a6:	2100      	movs	r1, #0
 80017a8:	480d      	ldr	r0, [pc, #52]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 80017aa:	f00b f9ba 	bl	800cb22 <HAL_UARTEx_SetTxFifoThreshold>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_LPUART1_UART_Init+0x64>
			!= HAL_OK) {
		Error_Handler();
 80017b4:	f000 fc14 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8)
 80017b8:	2100      	movs	r1, #0
 80017ba:	4809      	ldr	r0, [pc, #36]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 80017bc:	f00b f9ef 	bl	800cb9e <HAL_UARTEx_SetRxFifoThreshold>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_LPUART1_UART_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 80017c6:	f000 fc0b 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <MX_LPUART1_UART_Init+0x8c>)
 80017cc:	f00b f970 	bl	800cab0 <HAL_UARTEx_DisableFifoMode>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_LPUART1_UART_Init+0x86>
		Error_Handler();
 80017d6:	f000 fc03 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200002a4 	.word	0x200002a4
 80017e4:	46002400 	.word	0x46002400

080017e8 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 80017ec:	4b22      	ldr	r3, [pc, #136]	@ (8001878 <MX_UART4_Init+0x90>)
 80017ee:	4a23      	ldr	r2, [pc, #140]	@ (800187c <MX_UART4_Init+0x94>)
 80017f0:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 80017f2:	4b21      	ldr	r3, [pc, #132]	@ (8001878 <MX_UART4_Init+0x90>)
 80017f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017f8:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001878 <MX_UART4_Init+0x90>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001800:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <MX_UART4_Init+0x90>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <MX_UART4_Init+0x90>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 800180c:	4b1a      	ldr	r3, [pc, #104]	@ (8001878 <MX_UART4_Init+0x90>)
 800180e:	220c      	movs	r2, #12
 8001810:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <MX_UART4_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001818:	4b17      	ldr	r3, [pc, #92]	@ (8001878 <MX_UART4_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181e:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <MX_UART4_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <MX_UART4_Init+0x90>)
 8001826:	2200      	movs	r2, #0
 8001828:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800182a:	4b13      	ldr	r3, [pc, #76]	@ (8001878 <MX_UART4_Init+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8001830:	4811      	ldr	r0, [pc, #68]	@ (8001878 <MX_UART4_Init+0x90>)
 8001832:	f009 fde5 	bl	800b400 <HAL_UART_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_UART4_Init+0x58>
		Error_Handler();
 800183c:	f000 fbd0 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8001840:	2100      	movs	r1, #0
 8001842:	480d      	ldr	r0, [pc, #52]	@ (8001878 <MX_UART4_Init+0x90>)
 8001844:	f00b f96d 	bl	800cb22 <HAL_UARTEx_SetTxFifoThreshold>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 800184e:	f000 fbc7 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 8001852:	2100      	movs	r1, #0
 8001854:	4808      	ldr	r0, [pc, #32]	@ (8001878 <MX_UART4_Init+0x90>)
 8001856:	f00b f9a2 	bl	800cb9e <HAL_UARTEx_SetRxFifoThreshold>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8001860:	f000 fbbe 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8001864:	4804      	ldr	r0, [pc, #16]	@ (8001878 <MX_UART4_Init+0x90>)
 8001866:	f00b f923 	bl	800cab0 <HAL_UARTEx_DisableFifoMode>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_UART4_Init+0x8c>
		Error_Handler();
 8001870:	f000 fbb6 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000338 	.word	0x20000338
 800187c:	40004c00 	.word	0x40004c00

08001880 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 0 */

	/* USER CODE END SPI1_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001890:	4b30      	ldr	r3, [pc, #192]	@ (8001954 <MX_SPI1_Init+0xd4>)
 8001892:	4a31      	ldr	r2, [pc, #196]	@ (8001958 <MX_SPI1_Init+0xd8>)
 8001894:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001896:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <MX_SPI1_Init+0xd4>)
 8001898:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800189c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800189e:	4b2d      	ldr	r3, [pc, #180]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018a6:	2207      	movs	r2, #7
 80018a8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b0:	4b28      	ldr	r3, [pc, #160]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80018b6:	4b27      	ldr	r3, [pc, #156]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018b8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018bc:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018be:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c4:	4b23      	ldr	r3, [pc, #140]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ca:	4b22      	ldr	r3, [pc, #136]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d0:	4b20      	ldr	r3, [pc, #128]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 0x7;
 80018d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018d8:	2207      	movs	r2, #7
 80018da:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018e2:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018f0:	4b18      	ldr	r3, [pc, #96]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018f6:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018fc:	4b15      	ldr	r3, [pc, #84]	@ (8001954 <MX_SPI1_Init+0xd4>)
 80018fe:	2200      	movs	r2, #0
 8001900:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001902:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <MX_SPI1_Init+0xd4>)
 8001904:	2200      	movs	r2, #0
 8001906:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001908:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <MX_SPI1_Init+0xd4>)
 800190a:	2200      	movs	r2, #0
 800190c:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <MX_SPI1_Init+0xd4>)
 8001910:	2200      	movs	r2, #0
 8001912:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <MX_SPI1_Init+0xd4>)
 8001916:	2200      	movs	r2, #0
 8001918:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800191a:	480e      	ldr	r0, [pc, #56]	@ (8001954 <MX_SPI1_Init+0xd4>)
 800191c:	f007 fb58 	bl	8008fd0 <HAL_SPI_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_SPI1_Init+0xaa>
		Error_Handler();
 8001926:	f000 fb5b 	bl	8001fe0 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 800192e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001932:	60bb      	str	r3, [r7, #8]
	SPI_GRP1_GPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1,
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <MX_SPI1_Init+0xd4>)
 800193e:	f008 fa3c 	bl	8009dba <HAL_SPIEx_SetConfigAutonomousMode>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_SPI1_Init+0xcc>
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
		Error_Handler();
 8001948:	f000 fb4a 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200003cc 	.word	0x200003cc
 8001958:	40013000 	.word	0x40013000

0800195c <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 0 */

	/* USER CODE END SPI3_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 800196c:	4b30      	ldr	r3, [pc, #192]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 800196e:	4a31      	ldr	r2, [pc, #196]	@ (8001a34 <MX_SPI3_Init+0xd8>)
 8001970:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8001972:	4b2f      	ldr	r3, [pc, #188]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 8001974:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001978:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800197a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001980:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 8001982:	2207      	movs	r2, #7
 8001984:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001986:	4b2a      	ldr	r3, [pc, #168]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800198c:	4b28      	ldr	r3, [pc, #160]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 800198e:	2200      	movs	r2, #0
 8001990:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8001992:	4b27      	ldr	r3, [pc, #156]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 8001994:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001998:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800199a:	4b25      	ldr	r3, [pc, #148]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019a0:	4b23      	ldr	r3, [pc, #140]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019a6:	4b22      	ldr	r3, [pc, #136]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ac:	4b20      	ldr	r3, [pc, #128]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi3.Init.CRCPolynomial = 0x7;
 80019b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019b4:	2207      	movs	r2, #7
 80019b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019be:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80019c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80019cc:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80019d8:	4b15      	ldr	r3, [pc, #84]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019da:	2200      	movs	r2, #0
 80019dc:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80019de:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019e4:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80019ea:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80019f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80019f6:	480e      	ldr	r0, [pc, #56]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 80019f8:	f007 faea 	bl	8008fd0 <HAL_SPI_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_SPI3_Init+0xaa>
		Error_Handler();
 8001a02:	f000 faed 	bl	8001fe0 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 8001a0a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001a0e:	60bb      	str	r3, [r7, #8]
	SPI_GRP2_LPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi3,
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	4619      	mov	r1, r3
 8001a18:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <MX_SPI3_Init+0xd4>)
 8001a1a:	f008 f9ce 	bl	8009dba <HAL_SPIEx_SetConfigAutonomousMode>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_SPI3_Init+0xcc>
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
		Error_Handler();
 8001a24:	f000 fadc 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8001a28:	bf00      	nop
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	2000045c 	.word	0x2000045c
 8001a34:	46002000 	.word	0x46002000

08001a38 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08e      	sub	sp, #56	@ 0x38
 8001a3c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001a58:	463b      	mov	r3, r7
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
 8001a64:	611a      	str	r2, [r3, #16]
 8001a66:	615a      	str	r2, [r3, #20]
 8001a68:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001a6a:	4b32      	ldr	r3, [pc, #200]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a6c:	4a32      	ldr	r2, [pc, #200]	@ (8001b38 <MX_TIM3_Init+0x100>)
 8001a6e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 3;
 8001a70:	4b30      	ldr	r3, [pc, #192]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a72:	2203      	movs	r2, #3
 8001a74:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	4b2f      	ldr	r3, [pc, #188]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 20000;
 8001a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a7e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001a82:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a84:	4b2b      	ldr	r3, [pc, #172]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001a90:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001a92:	f008 f9d3 	bl	8009e3c <HAL_TIM_Base_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM3_Init+0x68>
		Error_Handler();
 8001a9c:	f000 faa0 	bl	8001fe0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001aa6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4821      	ldr	r0, [pc, #132]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001aae:	f008 fce3 	bl	800a478 <HAL_TIM_ConfigClockSource>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM3_Init+0x84>
		Error_Handler();
 8001ab8:	f000 fa92 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001abc:	481d      	ldr	r0, [pc, #116]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001abe:	f008 fa14 	bl	8009eea <HAL_TIM_PWM_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM3_Init+0x94>
		Error_Handler();
 8001ac8:	f000 fa8a 	bl	8001fe0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001ad4:	f107 031c 	add.w	r3, r7, #28
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4816      	ldr	r0, [pc, #88]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001adc:	f009 fbce 	bl	800b27c <HAL_TIMEx_MasterConfigSynchronization>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001ae6:	f000 fa7b 	bl	8001fe0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aea:	2360      	movs	r3, #96	@ 0x60
 8001aec:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8001afa:	463b      	mov	r3, r7
 8001afc:	2208      	movs	r2, #8
 8001afe:	4619      	mov	r1, r3
 8001b00:	480c      	ldr	r0, [pc, #48]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001b02:	f008 fba5 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001b0c:	f000 fa68 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 8001b10:	463b      	mov	r3, r7
 8001b12:	220c      	movs	r2, #12
 8001b14:	4619      	mov	r1, r3
 8001b16:	4807      	ldr	r0, [pc, #28]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001b18:	f008 fb9a 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001b22:	f000 fa5d 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001b26:	4803      	ldr	r0, [pc, #12]	@ (8001b34 <MX_TIM3_Init+0xfc>)
 8001b28:	f000 fcdc 	bl	80024e4 <HAL_TIM_MspPostInit>

}
 8001b2c:	bf00      	nop
 8001b2e:	3738      	adds	r7, #56	@ 0x38
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200004ec 	.word	0x200004ec
 8001b38:	40000400 	.word	0x40000400

08001b3c <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08e      	sub	sp, #56	@ 0x38
 8001b40:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
 8001b6a:	615a      	str	r2, [r3, #20]
 8001b6c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001b6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b70:	4a3d      	ldr	r2, [pc, #244]	@ (8001c68 <MX_TIM5_Init+0x12c>)
 8001b72:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 3;
 8001b74:	4b3b      	ldr	r3, [pc, #236]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b76:	2203      	movs	r2, #3
 8001b78:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 20000;
 8001b80:	4b38      	ldr	r3, [pc, #224]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b82:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001b86:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b88:	4b36      	ldr	r3, [pc, #216]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b8e:	4b35      	ldr	r3, [pc, #212]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8001b94:	4833      	ldr	r0, [pc, #204]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001b96:	f008 f951 	bl	8009e3c <HAL_TIM_Base_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM5_Init+0x68>
		Error_Handler();
 8001ba0:	f000 fa1e 	bl	8001fe0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8001baa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bae:	4619      	mov	r1, r3
 8001bb0:	482c      	ldr	r0, [pc, #176]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001bb2:	f008 fc61 	bl	800a478 <HAL_TIM_ConfigClockSource>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM5_Init+0x84>
		Error_Handler();
 8001bbc:	f000 fa10 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 8001bc0:	4828      	ldr	r0, [pc, #160]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001bc2:	f008 f992 	bl	8009eea <HAL_TIM_PWM_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_TIM5_Init+0x94>
		Error_Handler();
 8001bcc:	f000 fa08 	bl	8001fe0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4821      	ldr	r0, [pc, #132]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001be0:	f009 fb4c 	bl	800b27c <HAL_TIMEx_MasterConfigSynchronization>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM5_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001bea:	f000 f9f9 	bl	8001fe0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bee:	2360      	movs	r3, #96	@ 0x60
 8001bf0:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1)
 8001bfe:	463b      	mov	r3, r7
 8001c00:	2200      	movs	r2, #0
 8001c02:	4619      	mov	r1, r3
 8001c04:	4817      	ldr	r0, [pc, #92]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001c06:	f008 fb23 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM5_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001c10:	f000 f9e6 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2)
 8001c14:	463b      	mov	r3, r7
 8001c16:	2204      	movs	r2, #4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4812      	ldr	r0, [pc, #72]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001c1c:	f008 fb18 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM5_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001c26:	f000 f9db 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3)
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	2208      	movs	r2, #8
 8001c2e:	4619      	mov	r1, r3
 8001c30:	480c      	ldr	r0, [pc, #48]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001c32:	f008 fb0d 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM5_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 8001c3c:	f000 f9d0 	bl	8001fe0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 8001c40:	463b      	mov	r3, r7
 8001c42:	220c      	movs	r2, #12
 8001c44:	4619      	mov	r1, r3
 8001c46:	4807      	ldr	r0, [pc, #28]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001c48:	f008 fb02 	bl	800a250 <HAL_TIM_PWM_ConfigChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM5_Init+0x11a>
			!= HAL_OK) {
		Error_Handler();
 8001c52:	f000 f9c5 	bl	8001fe0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8001c56:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <MX_TIM5_Init+0x128>)
 8001c58:	f000 fc44 	bl	80024e4 <HAL_TIM_MspPostInit>

}
 8001c5c:	bf00      	nop
 8001c5e:	3738      	adds	r7, #56	@ 0x38
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000538 	.word	0x20000538
 8001c68:	40000c00 	.word	0x40000c00

08001c6c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c82:	4b62      	ldr	r3, [pc, #392]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c88:	4a60      	ldr	r2, [pc, #384]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c92:	4b5e      	ldr	r3, [pc, #376]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001ca0:	4b5a      	ldr	r3, [pc, #360]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001ca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca6:	4a59      	ldr	r2, [pc, #356]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cb0:	4b56      	ldr	r3, [pc, #344]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbe:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cc4:	4a51      	ldr	r2, [pc, #324]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cce:	4b4f      	ldr	r3, [pc, #316]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cec:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001cfa:	4b44      	ldr	r3, [pc, #272]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d00:	4a42      	ldr	r2, [pc, #264]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001d02:	f043 0308 	orr.w	r3, r3, #8
 8001d06:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d0a:	4b40      	ldr	r3, [pc, #256]	@ (8001e0c <MX_GPIO_Init+0x1a0>)
 8001d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d10:	f003 0308 	and.w	r3, r3, #8
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f24c 01c0 	movw	r1, #49344	@ 0xc0c0
 8001d1e:	483c      	ldr	r0, [pc, #240]	@ (8001e10 <MX_GPIO_Init+0x1a4>)
 8001d20:	f002 fc84 	bl	800462c <HAL_GPIO_WritePin>
	GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_6 | GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2103      	movs	r1, #3
 8001d28:	483a      	ldr	r0, [pc, #232]	@ (8001e14 <MX_GPIO_Init+0x1a8>)
 8001d2a:	f002 fc7f 	bl	800462c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2104      	movs	r1, #4
 8001d32:	4839      	ldr	r0, [pc, #228]	@ (8001e18 <MX_GPIO_Init+0x1ac>)
 8001d34:	f002 fc7a 	bl	800462c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2140      	movs	r1, #64	@ 0x40
 8001d3c:	4837      	ldr	r0, [pc, #220]	@ (8001e1c <MX_GPIO_Init+0x1b0>)
 8001d3e:	f002 fc75 	bl	800462c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PC14 PC15 PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_6;
 8001d42:	f24c 0340 	movw	r3, #49216	@ 0xc040
 8001d46:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4619      	mov	r1, r3
 8001d5a:	482d      	ldr	r0, [pc, #180]	@ (8001e10 <MX_GPIO_Init+0x1a4>)
 8001d5c:	f002 fa86 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pins : PH0 PH1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001d60:	2303      	movs	r3, #3
 8001d62:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d64:	2301      	movs	r3, #1
 8001d66:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	4619      	mov	r1, r3
 8001d76:	4827      	ldr	r0, [pc, #156]	@ (8001e14 <MX_GPIO_Init+0x1a8>)
 8001d78:	f002 fa78 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d82:	4b27      	ldr	r3, [pc, #156]	@ (8001e20 <MX_GPIO_Init+0x1b4>)
 8001d84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8a:	f107 0314 	add.w	r3, r7, #20
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4822      	ldr	r0, [pc, #136]	@ (8001e1c <MX_GPIO_Init+0x1b0>)
 8001d92:	f002 fa6b 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d96:	2380      	movs	r3, #128	@ 0x80
 8001d98:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	2300      	movs	r3, #0
 8001da4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da6:	f107 0314 	add.w	r3, r7, #20
 8001daa:	4619      	mov	r1, r3
 8001dac:	4818      	ldr	r0, [pc, #96]	@ (8001e10 <MX_GPIO_Init+0x1a4>)
 8001dae:	f002 fa5d 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pin : PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001db2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001db6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001db8:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <MX_GPIO_Init+0x1b4>)
 8001dba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4812      	ldr	r0, [pc, #72]	@ (8001e10 <MX_GPIO_Init+0x1a4>)
 8001dc8:	f002 fa50 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pin : PD2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dcc:	2304      	movs	r3, #4
 8001dce:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4619      	mov	r1, r3
 8001de2:	480d      	ldr	r0, [pc, #52]	@ (8001e18 <MX_GPIO_Init+0x1ac>)
 8001de4:	f002 fa42 	bl	800426c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001de8:	2340      	movs	r3, #64	@ 0x40
 8001dea:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dec:	2301      	movs	r3, #1
 8001dee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001df0:	2301      	movs	r3, #1
 8001df2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df4:	2300      	movs	r3, #0
 8001df6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4807      	ldr	r0, [pc, #28]	@ (8001e1c <MX_GPIO_Init+0x1b0>)
 8001e00:	f002 fa34 	bl	800426c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001e04:	bf00      	nop
 8001e06:	3728      	adds	r7, #40	@ 0x28
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	46020c00 	.word	0x46020c00
 8001e10:	42020800 	.word	0x42020800
 8001e14:	42021c00 	.word	0x42021c00
 8001e18:	42020c00 	.word	0x42020c00
 8001e1c:	42020400 	.word	0x42020400
 8001e20:	10110000 	.word	0x10110000
 8001e24:	00000000 	.word	0x00000000

08001e28 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == LPUART1) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a5a      	ldr	r2, [pc, #360]	@ (8001fa0 <HAL_UART_RxCpltCallback+0x178>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	f040 80a3 	bne.w	8001f82 <HAL_UART_RxCpltCallback+0x15a>
		if (xb[0] == 'C') { // PID tuning
 8001e3c:	4b59      	ldr	r3, [pc, #356]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b43      	cmp	r3, #67	@ 0x43
 8001e42:	f040 8092 	bne.w	8001f6a <HAL_UART_RxCpltCallback+0x142>
			int dir = (xb[1]) & 1;
 8001e46:	4b57      	ldr	r3, [pc, #348]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e48:	785b      	ldrb	r3, [r3, #1]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
			if (xb[2] == 'P') {
 8001e50:	4b54      	ldr	r3, [pc, #336]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001e52:	789b      	ldrb	r3, [r3, #2]
 8001e54:	2b50      	cmp	r3, #80	@ 0x50
 8001e56:	d12a      	bne.n	8001eae <HAL_UART_RxCpltCallback+0x86>
				if (dir) {
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d013      	beq.n	8001e86 <HAL_UART_RxCpltCallback+0x5e>
					KP += 0.1;
 8001e5e:	4b52      	ldr	r3, [pc, #328]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x180>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb74 	bl	8000550 <__aeabi_f2d>
 8001e68:	a349      	add	r3, pc, #292	@ (adr r3, 8001f90 <HAL_UART_RxCpltCallback+0x168>)
 8001e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6e:	f7fe fa11 	bl	8000294 <__adddf3>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4610      	mov	r0, r2
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f7fe feb9 	bl	8000bf0 <__aeabi_d2f>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	4a49      	ldr	r2, [pc, #292]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x180>)
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e078      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KP -= 0.1;
 8001e86:	4b48      	ldr	r3, [pc, #288]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x180>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fb60 	bl	8000550 <__aeabi_f2d>
 8001e90:	a33f      	add	r3, pc, #252	@ (adr r3, 8001f90 <HAL_UART_RxCpltCallback+0x168>)
 8001e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e96:	f7fe f9fb 	bl	8000290 <__aeabi_dsub>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f7fe fea5 	bl	8000bf0 <__aeabi_d2f>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4a3f      	ldr	r2, [pc, #252]	@ (8001fa8 <HAL_UART_RxCpltCallback+0x180>)
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	e064      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				}
			} else if (xb[1] == 'I') {
 8001eae:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001eb0:	785b      	ldrb	r3, [r3, #1]
 8001eb2:	2b49      	cmp	r3, #73	@ 0x49
 8001eb4:	d12a      	bne.n	8001f0c <HAL_UART_RxCpltCallback+0xe4>
				if (dir) {
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d013      	beq.n	8001ee4 <HAL_UART_RxCpltCallback+0xbc>
					KI += 0.01;
 8001ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fb45 	bl	8000550 <__aeabi_f2d>
 8001ec6:	a334      	add	r3, pc, #208	@ (adr r3, 8001f98 <HAL_UART_RxCpltCallback+0x170>)
 8001ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ecc:	f7fe f9e2 	bl	8000294 <__adddf3>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f7fe fe8a 	bl	8000bf0 <__aeabi_d2f>
 8001edc:	4603      	mov	r3, r0
 8001ede:	4a33      	ldr	r2, [pc, #204]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	e049      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KI -= 0.01;
 8001ee4:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fb31 	bl	8000550 <__aeabi_f2d>
 8001eee:	a32a      	add	r3, pc, #168	@ (adr r3, 8001f98 <HAL_UART_RxCpltCallback+0x170>)
 8001ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef4:	f7fe f9cc 	bl	8000290 <__aeabi_dsub>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	4610      	mov	r0, r2
 8001efe:	4619      	mov	r1, r3
 8001f00:	f7fe fe76 	bl	8000bf0 <__aeabi_d2f>
 8001f04:	4603      	mov	r3, r0
 8001f06:	4a29      	ldr	r2, [pc, #164]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	e035      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				}
			} else if (xb[1] == 'D') {
 8001f0c:	4b25      	ldr	r3, [pc, #148]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001f0e:	785b      	ldrb	r3, [r3, #1]
 8001f10:	2b44      	cmp	r3, #68	@ 0x44
 8001f12:	d131      	bne.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				if (dir) {
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d013      	beq.n	8001f42 <HAL_UART_RxCpltCallback+0x11a>
					KD += 0.01;
 8001f1a:	4b25      	ldr	r3, [pc, #148]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x188>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fb16 	bl	8000550 <__aeabi_f2d>
 8001f24:	a31c      	add	r3, pc, #112	@ (adr r3, 8001f98 <HAL_UART_RxCpltCallback+0x170>)
 8001f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2a:	f7fe f9b3 	bl	8000294 <__adddf3>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	4610      	mov	r0, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	f7fe fe5b 	bl	8000bf0 <__aeabi_d2f>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x188>)
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	e01a      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				} else {
					KI -= 0.01;
 8001f42:	4b1a      	ldr	r3, [pc, #104]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fb02 	bl	8000550 <__aeabi_f2d>
 8001f4c:	a312      	add	r3, pc, #72	@ (adr r3, 8001f98 <HAL_UART_RxCpltCallback+0x170>)
 8001f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f52:	f7fe f99d 	bl	8000290 <__aeabi_dsub>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f7fe fe47 	bl	8000bf0 <__aeabi_d2f>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4a11      	ldr	r2, [pc, #68]	@ (8001fac <HAL_UART_RxCpltCallback+0x184>)
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	e006      	b.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
				}
			}
		} else if (xb[0] == 'D') {
 8001f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b44      	cmp	r3, #68	@ 0x44
 8001f70:	d102      	bne.n	8001f78 <HAL_UART_RxCpltCallback+0x150>
			recalibrate = 1;
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <HAL_UART_RxCpltCallback+0x18c>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	601a      	str	r2, [r3, #0]
		}

		// Re-enable interrupt for next character
		HAL_UART_Receive_IT(&hlpuart1, &xb, 3);
 8001f78:	2203      	movs	r2, #3
 8001f7a:	490a      	ldr	r1, [pc, #40]	@ (8001fa4 <HAL_UART_RxCpltCallback+0x17c>)
 8001f7c:	480e      	ldr	r0, [pc, #56]	@ (8001fb8 <HAL_UART_RxCpltCallback+0x190>)
 8001f7e:	f009 fb1d 	bl	800b5bc <HAL_UART_Receive_IT>
	}
}
 8001f82:	bf00      	nop
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	f3af 8000 	nop.w
 8001f90:	9999999a 	.word	0x9999999a
 8001f94:	3fb99999 	.word	0x3fb99999
 8001f98:	47ae147b 	.word	0x47ae147b
 8001f9c:	3f847ae1 	.word	0x3f847ae1
 8001fa0:	46002400 	.word	0x46002400
 8001fa4:	20000588 	.word	0x20000588
 8001fa8:	20000004 	.word	0x20000004
 8001fac:	2000058c 	.word	0x2000058c
 8001fb0:	20000590 	.word	0x20000590
 8001fb4:	20000594 	.word	0x20000594
 8001fb8:	200002a4 	.word	0x200002a4

08001fbc <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 0xFFFF);
 8001fc4:	1d39      	adds	r1, r7, #4
 8001fc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fca:	2201      	movs	r2, #1
 8001fcc:	4803      	ldr	r0, [pc, #12]	@ (8001fdc <__io_putchar+0x20>)
 8001fce:	f009 fa67 	bl	800b4a0 <HAL_UART_Transmit>
	return ch;
 8001fd2:	687b      	ldr	r3, [r7, #4]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	200002a4 	.word	0x200002a4

08001fe0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe4:	b672      	cpsid	i
}
 8001fe6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <Error_Handler+0x8>

08001fec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <HAL_MspInit+0x30>)
 8001ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff8:	4a08      	ldr	r2, [pc, #32]	@ (800201c <HAL_MspInit+0x30>)
 8001ffa:	f043 0304 	orr.w	r3, r3, #4
 8001ffe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_MspInit+0x30>)
 8002004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	607b      	str	r3, [r7, #4]
 800200e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	46020c00 	.word	0x46020c00

08002020 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b0bc      	sub	sp, #240	@ 0xf0
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002038:	f107 0318 	add.w	r3, r7, #24
 800203c:	22c0      	movs	r2, #192	@ 0xc0
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f00b fd51 	bl	800dae8 <memset>
  if(hi2c->Instance==I2C1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a4d      	ldr	r2, [pc, #308]	@ (8002180 <HAL_I2C_MspInit+0x160>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d146      	bne.n	80020de <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002050:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8002054:	f04f 0300 	mov.w	r3, #0
 8002058:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800205c:	2300      	movs	r3, #0
 800205e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002060:	f107 0318 	add.w	r3, r7, #24
 8002064:	4618      	mov	r0, r3
 8002066:	f004 fbf5 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8002070:	f7ff ffb6 	bl	8001fe0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002074:	4b43      	ldr	r3, [pc, #268]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800207a:	4a42      	ldr	r2, [pc, #264]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 800207c:	f043 0302 	orr.w	r3, r3, #2
 8002080:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002084:	4b3f      	ldr	r3, [pc, #252]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002092:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002096:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800209a:	2312      	movs	r3, #18
 800209c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020ac:	2304      	movs	r3, #4
 80020ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020b6:	4619      	mov	r1, r3
 80020b8:	4833      	ldr	r0, [pc, #204]	@ (8002188 <HAL_I2C_MspInit+0x168>)
 80020ba:	f002 f8d7 	bl	800426c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020be:	4b31      	ldr	r3, [pc, #196]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 80020c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020c4:	4a2f      	ldr	r2, [pc, #188]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 80020c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020ca:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80020ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 80020d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80020dc:	e04b      	b.n	8002176 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a2a      	ldr	r2, [pc, #168]	@ (800218c <HAL_I2C_MspInit+0x16c>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d146      	bne.n	8002176 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80020e8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020fa:	f107 0318 	add.w	r3, r7, #24
 80020fe:	4618      	mov	r0, r3
 8002100:	f004 fba8 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_I2C_MspInit+0xee>
      Error_Handler();
 800210a:	f7ff ff69 	bl	8001fe0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210e:	4b1d      	ldr	r3, [pc, #116]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002114:	4a1b      	ldr	r2, [pc, #108]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002116:	f043 0302 	orr.w	r3, r3, #2
 800211a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800211e:	4b19      	ldr	r3, [pc, #100]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800212c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002130:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002134:	2312      	movs	r3, #18
 8002136:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2300      	movs	r3, #0
 8002142:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002146:	2304      	movs	r3, #4
 8002148:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002150:	4619      	mov	r1, r3
 8002152:	480d      	ldr	r0, [pc, #52]	@ (8002188 <HAL_I2C_MspInit+0x168>)
 8002154:	f002 f88a 	bl	800426c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002158:	4b0a      	ldr	r3, [pc, #40]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 800215a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800215e:	4a09      	ldr	r2, [pc, #36]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 8002160:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002164:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002168:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <HAL_I2C_MspInit+0x164>)
 800216a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800216e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
}
 8002176:	bf00      	nop
 8002178:	37f0      	adds	r7, #240	@ 0xf0
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40005400 	.word	0x40005400
 8002184:	46020c00 	.word	0x46020c00
 8002188:	42020400 	.word	0x42020400
 800218c:	40005800 	.word	0x40005800

08002190 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b0bc      	sub	sp, #240	@ 0xf0
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021a8:	f107 0318 	add.w	r3, r7, #24
 80021ac:	22c0      	movs	r2, #192	@ 0xc0
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f00b fc99 	bl	800dae8 <memset>
  if(huart->Instance==LPUART1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a4c      	ldr	r2, [pc, #304]	@ (80022ec <HAL_UART_MspInit+0x15c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d145      	bne.n	800224c <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80021c0:	f04f 0220 	mov.w	r2, #32
 80021c4:	f04f 0300 	mov.w	r3, #0
 80021c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 80021cc:	2300      	movs	r3, #0
 80021ce:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021d0:	f107 0318 	add.w	r3, r7, #24
 80021d4:	4618      	mov	r0, r3
 80021d6:	f004 fb3d 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80021e0:	f7ff fefe 	bl	8001fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80021e4:	4b42      	ldr	r3, [pc, #264]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 80021e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80021ea:	4a41      	ldr	r2, [pc, #260]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 80021ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021f0:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80021f4:	4b3e      	ldr	r3, [pc, #248]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 80021f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80021fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002202:	4b3b      	ldr	r3, [pc, #236]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 8002204:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002208:	4a39      	ldr	r2, [pc, #228]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 800220a:	f043 0304 	orr.w	r3, r3, #4
 800220e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002212:	4b37      	ldr	r3, [pc, #220]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 8002214:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002220:	2303      	movs	r3, #3
 8002222:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002232:	2300      	movs	r3, #0
 8002234:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002238:	2308      	movs	r3, #8
 800223a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800223e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002242:	4619      	mov	r1, r3
 8002244:	482b      	ldr	r0, [pc, #172]	@ (80022f4 <HAL_UART_MspInit+0x164>)
 8002246:	f002 f811 	bl	800426c <HAL_GPIO_Init>
    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }

}
 800224a:	e04a      	b.n	80022e2 <HAL_UART_MspInit+0x152>
  else if(huart->Instance==UART4)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a29      	ldr	r2, [pc, #164]	@ (80022f8 <HAL_UART_MspInit+0x168>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d145      	bne.n	80022e2 <HAL_UART_MspInit+0x152>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002256:	f04f 0208 	mov.w	r2, #8
 800225a:	f04f 0300 	mov.w	r3, #0
 800225e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002262:	2300      	movs	r3, #0
 8002264:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002266:	f107 0318 	add.w	r3, r7, #24
 800226a:	4618      	mov	r0, r3
 800226c:	f004 faf2 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <HAL_UART_MspInit+0xea>
      Error_Handler();
 8002276:	f7ff feb3 	bl	8001fe0 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 800227a:	4b1d      	ldr	r3, [pc, #116]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 800227c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002280:	4a1b      	ldr	r2, [pc, #108]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 8002282:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002286:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800228a:	4b19      	ldr	r3, [pc, #100]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 800228c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002290:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002298:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 800229a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800229e:	4a14      	ldr	r2, [pc, #80]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022a8:	4b11      	ldr	r3, [pc, #68]	@ (80022f0 <HAL_UART_MspInit+0x160>)
 80022aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022ae:	f003 0304 	and.w	r3, r3, #4
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80022b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ca:	2300      	movs	r3, #0
 80022cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80022d0:	2308      	movs	r3, #8
 80022d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022da:	4619      	mov	r1, r3
 80022dc:	4805      	ldr	r0, [pc, #20]	@ (80022f4 <HAL_UART_MspInit+0x164>)
 80022de:	f001 ffc5 	bl	800426c <HAL_GPIO_Init>
}
 80022e2:	bf00      	nop
 80022e4:	37f0      	adds	r7, #240	@ 0xf0
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	46002400 	.word	0x46002400
 80022f0:	46020c00 	.word	0x46020c00
 80022f4:	42020800 	.word	0x42020800
 80022f8:	40004c00 	.word	0x40004c00

080022fc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b0bc      	sub	sp, #240	@ 0xf0
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002314:	f107 0318 	add.w	r3, r7, #24
 8002318:	22c0      	movs	r2, #192	@ 0xc0
 800231a:	2100      	movs	r1, #0
 800231c:	4618      	mov	r0, r3
 800231e:	f00b fbe3 	bl	800dae8 <memset>
  if(hspi->Instance==SPI1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a4d      	ldr	r2, [pc, #308]	@ (800245c <HAL_SPI_MspInit+0x160>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d147      	bne.n	80023bc <HAL_SPI_MspInit+0xc0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800232c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8002338:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800233c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002340:	f107 0318 	add.w	r3, r7, #24
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fa85 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002350:	f7ff fe46 	bl	8001fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002354:	4b42      	ldr	r3, [pc, #264]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 8002356:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800235a:	4a41      	ldr	r2, [pc, #260]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 800235c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002360:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002364:	4b3e      	ldr	r3, [pc, #248]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 8002366:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800236a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	4b3b      	ldr	r3, [pc, #236]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 8002374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002378:	4a39      	ldr	r2, [pc, #228]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002382:	4b37      	ldr	r3, [pc, #220]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 8002384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002390:	23e0      	movs	r3, #224	@ 0xe0
 8002392:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a2:	2300      	movs	r3, #0
 80023a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023a8:	2305      	movs	r3, #5
 80023aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80023b2:	4619      	mov	r1, r3
 80023b4:	482b      	ldr	r0, [pc, #172]	@ (8002464 <HAL_SPI_MspInit+0x168>)
 80023b6:	f001 ff59 	bl	800426c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80023ba:	e04a      	b.n	8002452 <HAL_SPI_MspInit+0x156>
  else if(hspi->Instance==SPI3)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a29      	ldr	r2, [pc, #164]	@ (8002468 <HAL_SPI_MspInit+0x16c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d145      	bne.n	8002452 <HAL_SPI_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80023c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi3ClockSelection = RCC_SPI3CLKSOURCE_SYSCLK;
 80023d2:	2308      	movs	r3, #8
 80023d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023d8:	f107 0318 	add.w	r3, r7, #24
 80023dc:	4618      	mov	r0, r3
 80023de:	f004 fa39 	bl	8006854 <HAL_RCCEx_PeriphCLKConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <HAL_SPI_MspInit+0xf0>
      Error_Handler();
 80023e8:	f7ff fdfa 	bl	8001fe0 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80023ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 80023ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80023f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 80023f4:	f043 0320 	orr.w	r3, r3, #32
 80023f8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80023fc:	4b18      	ldr	r3, [pc, #96]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 80023fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002402:	f003 0320 	and.w	r3, r3, #32
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800240a:	4b15      	ldr	r3, [pc, #84]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 800240c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002410:	4a13      	ldr	r2, [pc, #76]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 8002412:	f043 0302 	orr.w	r3, r3, #2
 8002416:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800241a:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <HAL_SPI_MspInit+0x164>)
 800241c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	60bb      	str	r3, [r7, #8]
 8002426:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002428:	2338      	movs	r3, #56	@ 0x38
 800242a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242e:	2302      	movs	r3, #2
 8002430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002440:	2306      	movs	r3, #6
 8002442:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002446:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800244a:	4619      	mov	r1, r3
 800244c:	4807      	ldr	r0, [pc, #28]	@ (800246c <HAL_SPI_MspInit+0x170>)
 800244e:	f001 ff0d 	bl	800426c <HAL_GPIO_Init>
}
 8002452:	bf00      	nop
 8002454:	37f0      	adds	r7, #240	@ 0xf0
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40013000 	.word	0x40013000
 8002460:	46020c00 	.word	0x46020c00
 8002464:	42020000 	.word	0x42020000
 8002468:	46002000 	.word	0x46002000
 800246c:	42020400 	.word	0x42020400

08002470 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a16      	ldr	r2, [pc, #88]	@ (80024d8 <HAL_TIM_Base_MspInit+0x68>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10f      	bne.n	80024a2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002482:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 8002484:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002488:	4a14      	ldr	r2, [pc, #80]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 800248a:	f043 0302 	orr.w	r3, r3, #2
 800248e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002492:	4b12      	ldr	r3, [pc, #72]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 8002494:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80024a0:	e013      	b.n	80024ca <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM5)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a0e      	ldr	r2, [pc, #56]	@ (80024e0 <HAL_TIM_Base_MspInit+0x70>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d10e      	bne.n	80024ca <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 80024ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024b2:	4a0a      	ldr	r2, [pc, #40]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 80024b4:	f043 0308 	orr.w	r3, r3, #8
 80024b8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <HAL_TIM_Base_MspInit+0x6c>)
 80024be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
}
 80024ca:	bf00      	nop
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	40000400 	.word	0x40000400
 80024dc:	46020c00 	.word	0x46020c00
 80024e0:	40000c00 	.word	0x40000c00

080024e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	@ 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 0314 	add.w	r3, r7, #20
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a25      	ldr	r2, [pc, #148]	@ (8002598 <HAL_TIM_MspPostInit+0xb4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d11f      	bne.n	8002546 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002506:	4b25      	ldr	r3, [pc, #148]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 8002508:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800250c:	4a23      	ldr	r2, [pc, #140]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 800250e:	f043 0302 	orr.w	r3, r3, #2
 8002512:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002516:	4b21      	ldr	r3, [pc, #132]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 8002518:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002524:	2303      	movs	r3, #3
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002528:	2302      	movs	r3, #2
 800252a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002534:	2302      	movs	r3, #2
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	4619      	mov	r1, r3
 800253e:	4818      	ldr	r0, [pc, #96]	@ (80025a0 <HAL_TIM_MspPostInit+0xbc>)
 8002540:	f001 fe94 	bl	800426c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002544:	e023      	b.n	800258e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM5)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a16      	ldr	r2, [pc, #88]	@ (80025a4 <HAL_TIM_MspPostInit+0xc0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d11e      	bne.n	800258e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 8002552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002556:	4a11      	ldr	r2, [pc, #68]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002560:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <HAL_TIM_MspPostInit+0xb8>)
 8002562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800256e:	230f      	movs	r3, #15
 8002570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257a:	2300      	movs	r3, #0
 800257c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800257e:	2302      	movs	r3, #2
 8002580:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	4807      	ldr	r0, [pc, #28]	@ (80025a8 <HAL_TIM_MspPostInit+0xc4>)
 800258a:	f001 fe6f 	bl	800426c <HAL_GPIO_Init>
}
 800258e:	bf00      	nop
 8002590:	3728      	adds	r7, #40	@ 0x28
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40000400 	.word	0x40000400
 800259c:	46020c00 	.word	0x46020c00
 80025a0:	42020400 	.word	0x42020400
 80025a4:	40000c00 	.word	0x40000c00
 80025a8:	42020000 	.word	0x42020000

080025ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <NMI_Handler+0x4>

080025b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b8:	bf00      	nop
 80025ba:	e7fd      	b.n	80025b8 <HardFault_Handler+0x4>

080025bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <MemManage_Handler+0x4>

080025c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <BusFault_Handler+0x4>

080025cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <UsageFault_Handler+0x4>

080025d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025e2:	b480      	push	{r7}
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002602:	f001 fc87 	bl	8003f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}

0800260a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0
  return 1;
 800260e:	2301      	movs	r3, #1
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <_kill>:

int _kill(int pid, int sig)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002624:	f00b fac2 	bl	800dbac <__errno>
 8002628:	4603      	mov	r3, r0
 800262a:	2216      	movs	r2, #22
 800262c:	601a      	str	r2, [r3, #0]
  return -1;
 800262e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <_exit>:

void _exit (int status)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002642:	f04f 31ff 	mov.w	r1, #4294967295
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ffe7 	bl	800261a <_kill>
  while (1) {}    /* Make sure we hang here */
 800264c:	bf00      	nop
 800264e:	e7fd      	b.n	800264c <_exit+0x12>

08002650 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	e00a      	b.n	8002678 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002662:	f3af 8000 	nop.w
 8002666:	4601      	mov	r1, r0
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	60ba      	str	r2, [r7, #8]
 800266e:	b2ca      	uxtb	r2, r1
 8002670:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	3301      	adds	r3, #1
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	429a      	cmp	r2, r3
 800267e:	dbf0      	blt.n	8002662 <_read+0x12>
  }

  return len;
 8002680:	687b      	ldr	r3, [r7, #4]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	e009      	b.n	80026b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	60ba      	str	r2, [r7, #8]
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff fc89 	bl	8001fbc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	3301      	adds	r3, #1
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	dbf1      	blt.n	800269c <_write+0x12>
  }
  return len;
 80026b8:	687b      	ldr	r3, [r7, #4]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_close>:

int _close(int file)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr

080026da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026ea:	605a      	str	r2, [r3, #4]
  return 0;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <_isatty>:

int _isatty(int file)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002702:	2301      	movs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002734:	4a14      	ldr	r2, [pc, #80]	@ (8002788 <_sbrk+0x5c>)
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <_sbrk+0x60>)
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002740:	4b13      	ldr	r3, [pc, #76]	@ (8002790 <_sbrk+0x64>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d102      	bne.n	800274e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002748:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <_sbrk+0x64>)
 800274a:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <_sbrk+0x68>)
 800274c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800274e:	4b10      	ldr	r3, [pc, #64]	@ (8002790 <_sbrk+0x64>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4413      	add	r3, r2
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	429a      	cmp	r2, r3
 800275a:	d207      	bcs.n	800276c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800275c:	f00b fa26 	bl	800dbac <__errno>
 8002760:	4603      	mov	r3, r0
 8002762:	220c      	movs	r2, #12
 8002764:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002766:	f04f 33ff 	mov.w	r3, #4294967295
 800276a:	e009      	b.n	8002780 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800276c:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <_sbrk+0x64>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002772:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <_sbrk+0x64>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4413      	add	r3, r2
 800277a:	4a05      	ldr	r2, [pc, #20]	@ (8002790 <_sbrk+0x64>)
 800277c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800277e:	68fb      	ldr	r3, [r7, #12]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20040000 	.word	0x20040000
 800278c:	00000400 	.word	0x00000400
 8002790:	20000598 	.word	0x20000598
 8002794:	20000810 	.word	0x20000810

08002798 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800279c:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <SystemInit+0x68>)
 800279e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a2:	4a17      	ldr	r2, [pc, #92]	@ (8002800 <SystemInit+0x68>)
 80027a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80027ac:	4b15      	ldr	r3, [pc, #84]	@ (8002804 <SystemInit+0x6c>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80027b2:	4b14      	ldr	r3, [pc, #80]	@ (8002804 <SystemInit+0x6c>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80027b8:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <SystemInit+0x6c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80027be:	4b11      	ldr	r3, [pc, #68]	@ (8002804 <SystemInit+0x6c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80027c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002804 <SystemInit+0x6c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002804 <SystemInit+0x6c>)
 80027ca:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80027ce:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80027d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80027d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <SystemInit+0x6c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80027da:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <SystemInit+0x6c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a09      	ldr	r2, [pc, #36]	@ (8002804 <SystemInit+0x6c>)
 80027e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80027e6:	4b07      	ldr	r3, [pc, #28]	@ (8002804 <SystemInit+0x6c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027ec:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <SystemInit+0x68>)
 80027ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80027f2:	609a      	str	r2, [r3, #8]
  #endif
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000ed00 	.word	0xe000ed00
 8002804:	46020c00 	.word	0x46020c00

08002808 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af02      	add	r7, sp, #8
 800280e:	4603      	mov	r3, r0
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	330a      	adds	r3, #10
 800281a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(&hi2c2, Dev, pdata, count, i2c_time_out);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	b29a      	uxth	r2, r3
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	89f9      	ldrh	r1, [r7, #14]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	4613      	mov	r3, r2
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	4805      	ldr	r0, [pc, #20]	@ (8002840 <_I2CWrite+0x38>)
 800282c:	f001 ffb2 	bl	8004794 <HAL_I2C_Master_Transmit>
 8002830:	4603      	mov	r3, r0
 8002832:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c2);
    }
    return status;
 8002834:	693b      	ldr	r3, [r7, #16]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000250 	.word	0x20000250

08002844 <_I2CRead>:

int _I2CRead(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af02      	add	r7, sp, #8
 800284a:	4603      	mov	r3, r0
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	330a      	adds	r3, #10
 8002856:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(&hi2c2, Dev|1, pdata, count, i2c_time_out);
 8002858:	89fb      	ldrh	r3, [r7, #14]
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	b299      	uxth	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	b29a      	uxth	r2, r3
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	4613      	mov	r3, r2
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	4804      	ldr	r0, [pc, #16]	@ (8002880 <_I2CRead+0x3c>)
 800286e:	f002 f885 	bl	800497c <HAL_I2C_Master_Receive>
 8002872:	4603      	mov	r3, r0
 8002874:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c2);
    }
    return status;
 8002876:	693b      	ldr	r3, [r7, #16]
}
 8002878:	4618      	mov	r0, r3
 800287a:	3718      	adds	r7, #24
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	20000250 	.word	0x20000250

08002884 <VL53L1_WrByte>:
done:
    VL53L1_PutI2cBus();
    return Status;
}

VL53L1_Error VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	80fb      	strh	r3, [r7, #6]
 800288e:	460b      	mov	r3, r1
 8002890:	80bb      	strh	r3, [r7, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	70fb      	strb	r3, [r7, #3]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002896:	2300      	movs	r3, #0
 8002898:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800289a:	88bb      	ldrh	r3, [r7, #4]
 800289c:	0a1b      	lsrs	r3, r3, #8
 800289e:	b29b      	uxth	r3, r3
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4b0d      	ldr	r3, [pc, #52]	@ (80028d8 <VL53L1_WrByte+0x54>)
 80028a4:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80028a6:	88bb      	ldrh	r3, [r7, #4]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <VL53L1_WrByte+0x54>)
 80028ac:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 80028ae:	4a0a      	ldr	r2, [pc, #40]	@ (80028d8 <VL53L1_WrByte+0x54>)
 80028b0:	78fb      	ldrb	r3, [r7, #3]
 80028b2:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80028b4:	88fb      	ldrh	r3, [r7, #6]
 80028b6:	2203      	movs	r2, #3
 80028b8:	4907      	ldr	r1, [pc, #28]	@ (80028d8 <VL53L1_WrByte+0x54>)
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff ffa4 	bl	8002808 <_I2CWrite>
 80028c0:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <VL53L1_WrByte+0x48>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80028c8:	23f3      	movs	r3, #243	@ 0xf3
 80028ca:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 80028cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	2000059c 	.word	0x2000059c

080028dc <VL53L1_WrWord>:

VL53L1_Error VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	80fb      	strh	r3, [r7, #6]
 80028e6:	460b      	mov	r3, r1
 80028e8:	80bb      	strh	r3, [r7, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	807b      	strh	r3, [r7, #2]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80028f2:	88bb      	ldrh	r3, [r7, #4]
 80028f4:	0a1b      	lsrs	r3, r3, #8
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	4b11      	ldr	r3, [pc, #68]	@ (8002940 <VL53L1_WrWord+0x64>)
 80028fc:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80028fe:	88bb      	ldrh	r3, [r7, #4]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4b0f      	ldr	r3, [pc, #60]	@ (8002940 <VL53L1_WrWord+0x64>)
 8002904:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 8002906:	887b      	ldrh	r3, [r7, #2]
 8002908:	0a1b      	lsrs	r3, r3, #8
 800290a:	b29b      	uxth	r3, r3
 800290c:	b2da      	uxtb	r2, r3
 800290e:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <VL53L1_WrWord+0x64>)
 8002910:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 8002912:	887b      	ldrh	r3, [r7, #2]
 8002914:	b2da      	uxtb	r2, r3
 8002916:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <VL53L1_WrWord+0x64>)
 8002918:	70da      	strb	r2, [r3, #3]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	2204      	movs	r2, #4
 800291e:	4908      	ldr	r1, [pc, #32]	@ (8002940 <VL53L1_WrWord+0x64>)
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff71 	bl	8002808 <_I2CWrite>
 8002926:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <VL53L1_WrWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800292e:	23f3      	movs	r3, #243	@ 0xf3
 8002930:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8002932:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	2000059c 	.word	0x2000059c

08002944 <VL53L1_WrDWord>:

VL53L1_Error VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	603a      	str	r2, [r7, #0]
 800294e:	80fb      	strh	r3, [r7, #6]
 8002950:	460b      	mov	r3, r1
 8002952:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002954:	2300      	movs	r3, #0
 8002956:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;
    _I2CBuffer[0] = index>>8;
 8002958:	88bb      	ldrh	r3, [r7, #4]
 800295a:	0a1b      	lsrs	r3, r3, #8
 800295c:	b29b      	uxth	r3, r3
 800295e:	b2da      	uxtb	r2, r3
 8002960:	4b15      	ldr	r3, [pc, #84]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 8002962:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8002964:	88bb      	ldrh	r3, [r7, #4]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 800296a:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 24) & 0xFF;
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	0e1b      	lsrs	r3, r3, #24
 8002970:	b2da      	uxtb	r2, r3
 8002972:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 8002974:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 16) & 0xFF;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	0c1b      	lsrs	r3, r3, #16
 800297a:	b2da      	uxtb	r2, r3
 800297c:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 800297e:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 8)  & 0xFF;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	0a1b      	lsrs	r3, r3, #8
 8002984:	b2da      	uxtb	r2, r3
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 8002988:	711a      	strb	r2, [r3, #4]
    _I2CBuffer[5] = (data >> 0 ) & 0xFF;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	b2da      	uxtb	r2, r3
 800298e:	4b0a      	ldr	r3, [pc, #40]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 8002990:	715a      	strb	r2, [r3, #5]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 6);
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	2206      	movs	r2, #6
 8002996:	4908      	ldr	r1, [pc, #32]	@ (80029b8 <VL53L1_WrDWord+0x74>)
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ff35 	bl	8002808 <_I2CWrite>
 800299e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <VL53L1_WrDWord+0x66>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80029a6:	23f3      	movs	r3, #243	@ 0xf3
 80029a8:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 80029aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	2000059c 	.word	0x2000059c

080029bc <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	603a      	str	r2, [r7, #0]
 80029c6:	80fb      	strh	r3, [r7, #6]
 80029c8:	460b      	mov	r3, r1
 80029ca:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 80029d0:	88bb      	ldrh	r3, [r7, #4]
 80029d2:	0a1b      	lsrs	r3, r3, #8
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	4b13      	ldr	r3, [pc, #76]	@ (8002a28 <VL53L1_RdByte+0x6c>)
 80029da:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80029dc:	88bb      	ldrh	r3, [r7, #4]
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <VL53L1_RdByte+0x6c>)
 80029e2:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80029e4:	88fb      	ldrh	r3, [r7, #6]
 80029e6:	2202      	movs	r2, #2
 80029e8:	490f      	ldr	r1, [pc, #60]	@ (8002a28 <VL53L1_RdByte+0x6c>)
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff0c 	bl	8002808 <_I2CWrite>
 80029f0:	60b8      	str	r0, [r7, #8]
    if( status_int ){
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <VL53L1_RdByte+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80029f8:	23f3      	movs	r3, #243	@ 0xf3
 80029fa:	73fb      	strb	r3, [r7, #15]
        goto done;
 80029fc:	e00d      	b.n	8002a1a <VL53L1_RdByte+0x5e>
    }
    status_int = _I2CRead(Dev, data, 1);
 80029fe:	88fb      	ldrh	r3, [r7, #6]
 8002a00:	2201      	movs	r2, #1
 8002a02:	6839      	ldr	r1, [r7, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff ff1d 	bl	8002844 <_I2CRead>
 8002a0a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d002      	beq.n	8002a18 <VL53L1_RdByte+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8002a12:	23f3      	movs	r3, #243	@ 0xf3
 8002a14:	73fb      	strb	r3, [r7, #15]
 8002a16:	e000      	b.n	8002a1a <VL53L1_RdByte+0x5e>
    }
done:
 8002a18:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8002a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	2000059c 	.word	0x2000059c

08002a2c <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	603a      	str	r2, [r7, #0]
 8002a36:	80fb      	strh	r3, [r7, #6]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8002a40:	88bb      	ldrh	r3, [r7, #4]
 8002a42:	0a1b      	lsrs	r3, r3, #8
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	4b17      	ldr	r3, [pc, #92]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a4a:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8002a4c:	88bb      	ldrh	r3, [r7, #4]
 8002a4e:	b2da      	uxtb	r2, r3
 8002a50:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a52:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8002a54:	88fb      	ldrh	r3, [r7, #6]
 8002a56:	2202      	movs	r2, #2
 8002a58:	4913      	ldr	r1, [pc, #76]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff fed4 	bl	8002808 <_I2CWrite>
 8002a60:	60b8      	str	r0, [r7, #8]

    if( status_int ){
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <VL53L1_RdWord+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8002a68:	23f3      	movs	r3, #243	@ 0xf3
 8002a6a:	73fb      	strb	r3, [r7, #15]
        goto done;
 8002a6c:	e016      	b.n	8002a9c <VL53L1_RdWord+0x70>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8002a6e:	88fb      	ldrh	r3, [r7, #6]
 8002a70:	2202      	movs	r2, #2
 8002a72:	490d      	ldr	r1, [pc, #52]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fee5 	bl	8002844 <_I2CRead>
 8002a7a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <VL53L1_RdWord+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8002a82:	23f3      	movs	r3, #243	@ 0xf3
 8002a84:	73fb      	strb	r3, [r7, #15]
        goto done;
 8002a86:	e009      	b.n	8002a9c <VL53L1_RdWord+0x70>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8002a88:	4b07      	ldr	r3, [pc, #28]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	021b      	lsls	r3, r3, #8
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	4a05      	ldr	r2, [pc, #20]	@ (8002aa8 <VL53L1_RdWord+0x7c>)
 8002a92:	7852      	ldrb	r2, [r2, #1]
 8002a94:	4413      	add	r3, r2
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8002a9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	2000059c 	.word	0x2000059c

08002aac <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(uint16_t dev, int32_t wait_ms){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	6039      	str	r1, [r7, #0]
 8002ab6:	80fb      	strh	r3, [r7, #6]
	(void)dev;
	HAL_Delay(wait_ms);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f001 fa4a 	bl	8003f54 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002acc:	480d      	ldr	r0, [pc, #52]	@ (8002b04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ace:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ad0:	f7ff fe62 	bl	8002798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ad4:	480c      	ldr	r0, [pc, #48]	@ (8002b08 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ad6:	490d      	ldr	r1, [pc, #52]	@ (8002b0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8002b10 <LoopForever+0xe>)
  movs r3, #0
 8002ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002adc:	e002      	b.n	8002ae4 <LoopCopyDataInit>

08002ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ae2:	3304      	adds	r3, #4

08002ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae8:	d3f9      	bcc.n	8002ade <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aea:	4a0a      	ldr	r2, [pc, #40]	@ (8002b14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002aec:	4c0a      	ldr	r4, [pc, #40]	@ (8002b18 <LoopForever+0x16>)
  movs r3, #0
 8002aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002af0:	e001      	b.n	8002af6 <LoopFillZerobss>

08002af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af4:	3204      	adds	r2, #4

08002af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af8:	d3fb      	bcc.n	8002af2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002afa:	f00b f85d 	bl	800dbb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002afe:	f7fe fb83 	bl	8001208 <main>

08002b02 <LoopForever>:

LoopForever:
    b LoopForever
 8002b02:	e7fe      	b.n	8002b02 <LoopForever>
  ldr   r0, =_estack
 8002b04:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b0c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002b10:	0800fc6c 	.word	0x0800fc6c
  ldr r2, =_sbss
 8002b14:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002b18:	2000080a 	.word	0x2000080a

08002b1c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b1c:	e7fe      	b.n	8002b1c <ADC1_IRQHandler>
	...

08002b20 <ACCEL_INIT>:
	HAL_Delay(5);
}

// END CUSTOM LOGIC

void ACCEL_INIT(SPI_HandleTypeDef* spiHandler){
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
    unselect();
 8002b28:	f000 f9f4 	bl	8002f14 <unselect>
    a_hspi = spiHandler;
 8002b2c:	4a06      	ldr	r2, [pc, #24]	@ (8002b48 <ACCEL_INIT+0x28>)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6013      	str	r3, [r2, #0]

    int accel_id = ACCEL_READ_ID(); // Dummy read to make sure everything else works
 8002b32:	f000 f903 	bl	8002d3c <ACCEL_READ_ID>
 8002b36:	4603      	mov	r3, r0
 8002b38:	60fb      	str	r3, [r7, #12]
    ACCEL_RELOAD_SETTINGS();
 8002b3a:	f000 f8d5 	bl	8002ce8 <ACCEL_RELOAD_SETTINGS>
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2000069c 	.word	0x2000069c

08002b4c <ACCEL_GOOD_SETTINGS>:

void ACCEL_GOOD_SETTINGS(){
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
    ACCEL_SET_RANGE(ACCEL_RANGE_3G);
 8002b50:	2000      	movs	r0, #0
 8002b52:	f000 f96f 	bl	8002e34 <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_400);
 8002b56:	210a      	movs	r1, #10
 8002b58:	200a      	movs	r0, #10
 8002b5a:	f000 f943 	bl	8002de4 <ACCEL_SET_CONFIG>
    ACCEL_WRITE_FIFO_DOWNSAMP(ACCEL_FIFO_DOWNSAMP_NONE);
 8002b5e:	2080      	movs	r0, #128	@ 0x80
 8002b60:	f000 f9ba 	bl	8002ed8 <ACCEL_WRITE_FIFO_DOWNSAMP>
    ACCEL_WRITE_FIFO_MODE(ACCEL_FIFO_MODE_STREAM);
 8002b64:	2002      	movs	r0, #2
 8002b66:	f000 f9a5 	bl	8002eb4 <ACCEL_WRITE_FIFO_MODE>
    ACCEL_WRITE_FIFO_ENABLED(ACCEL_FIFO_ENABLED);
 8002b6a:	2050      	movs	r0, #80	@ 0x50
 8002b6c:	f000 f990 	bl	8002e90 <ACCEL_WRITE_FIFO_ENABLED>
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	0000      	movs	r0, r0
	...

08002b78 <ACCEL_SELF_TEST>:

uint8_t ACCEL_SELF_TEST(){
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b094      	sub	sp, #80	@ 0x50
 8002b7c:	af00      	add	r7, sp, #0
    Vector3 positive;
    Vector3 negative;
    Vector3 difference;
    uint8_t isGood = 1;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // Setup
    ACCEL_SET_RANGE(ACCEL_RANGE_24G);
 8002b84:	2003      	movs	r0, #3
 8002b86:	f000 f955 	bl	8002e34 <ACCEL_SET_RANGE>
    ACCEL_SET_CONFIG(ACCEL_OSR_NORMAL, ACCEL_ODR_1600);
 8002b8a:	210c      	movs	r1, #12
 8002b8c:	200a      	movs	r0, #10
 8002b8e:	f000 f929 	bl	8002de4 <ACCEL_SET_CONFIG>
    // ACCEL_RELOAD_SETTINGS();
    // positive = ACCEL_READ_ACCELERATION();
    HAL_Delay(5);
 8002b92:	2005      	movs	r0, #5
 8002b94:	f001 f9de 	bl	8003f54 <HAL_Delay>
    // Positive
    select();
 8002b98:	f000 f9b0 	bl	8002efc <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x0D);
 8002b9c:	210d      	movs	r1, #13
 8002b9e:	206d      	movs	r0, #109	@ 0x6d
 8002ba0:	f000 f9ee 	bl	8002f80 <writeAddr>
    unselect();
 8002ba4:	f000 f9b6 	bl	8002f14 <unselect>
    HAL_Delay(55);
 8002ba8:	2037      	movs	r0, #55	@ 0x37
 8002baa:	f001 f9d3 	bl	8003f54 <HAL_Delay>
    positive = ACCEL_READ_ACCELERATION();
 8002bae:	f000 f8d9 	bl	8002d64 <ACCEL_READ_ACCELERATION>
 8002bb2:	eeb0 5a40 	vmov.f32	s10, s0
 8002bb6:	eef0 5a60 	vmov.f32	s11, s1
 8002bba:	eeb0 6a41 	vmov.f32	s12, s2
 8002bbe:	eef0 6a61 	vmov.f32	s13, s3
 8002bc2:	eeb0 7a42 	vmov.f32	s14, s4
 8002bc6:	eef0 7a62 	vmov.f32	s15, s5
 8002bca:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 8002bce:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 8002bd2:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
    // Negative
    select();
 8002bd6:	f000 f991 	bl	8002efc <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x09);
 8002bda:	2109      	movs	r1, #9
 8002bdc:	206d      	movs	r0, #109	@ 0x6d
 8002bde:	f000 f9cf 	bl	8002f80 <writeAddr>
    unselect();
 8002be2:	f000 f997 	bl	8002f14 <unselect>
    HAL_Delay(55);
 8002be6:	2037      	movs	r0, #55	@ 0x37
 8002be8:	f001 f9b4 	bl	8003f54 <HAL_Delay>
    negative = ACCEL_READ_ACCELERATION();
 8002bec:	f000 f8ba 	bl	8002d64 <ACCEL_READ_ACCELERATION>
 8002bf0:	eeb0 5a40 	vmov.f32	s10, s0
 8002bf4:	eef0 5a60 	vmov.f32	s11, s1
 8002bf8:	eeb0 6a41 	vmov.f32	s12, s2
 8002bfc:	eef0 6a61 	vmov.f32	s13, s3
 8002c00:	eeb0 7a42 	vmov.f32	s14, s4
 8002c04:	eef0 7a62 	vmov.f32	s15, s5
 8002c08:	ed87 5b06 	vstr	d5, [r7, #24]
 8002c0c:	ed87 6b08 	vstr	d6, [r7, #32]
 8002c10:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    // Reset
    select();
 8002c14:	f000 f972 	bl	8002efc <select>
    writeAddr(ADDR_ACC_SELF_TEST, 0x00);
 8002c18:	2100      	movs	r1, #0
 8002c1a:	206d      	movs	r0, #109	@ 0x6d
 8002c1c:	f000 f9b0 	bl	8002f80 <writeAddr>
    unselect();
 8002c20:	f000 f978 	bl	8002f14 <unselect>
    HAL_Delay(55);
 8002c24:	2037      	movs	r0, #55	@ 0x37
 8002c26:	f001 f995 	bl	8003f54 <HAL_Delay>
    // Calculate results
    difference = vSub(positive, negative);
 8002c2a:	ed97 3b06 	vldr	d3, [r7, #24]
 8002c2e:	ed97 4b08 	vldr	d4, [r7, #32]
 8002c32:	ed97 5b0a 	vldr	d5, [r7, #40]	@ 0x28
 8002c36:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8002c3a:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8002c3e:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8002c42:	eeb0 0a42 	vmov.f32	s0, s4
 8002c46:	eef0 0a62 	vmov.f32	s1, s5
 8002c4a:	eeb0 1a46 	vmov.f32	s2, s12
 8002c4e:	eef0 1a66 	vmov.f32	s3, s13
 8002c52:	eeb0 2a47 	vmov.f32	s4, s14
 8002c56:	eef0 2a67 	vmov.f32	s5, s15
 8002c5a:	f000 fc2e 	bl	80034ba <vSub>
 8002c5e:	eeb0 5a40 	vmov.f32	s10, s0
 8002c62:	eef0 5a60 	vmov.f32	s11, s1
 8002c66:	eeb0 6a41 	vmov.f32	s12, s2
 8002c6a:	eef0 6a61 	vmov.f32	s13, s3
 8002c6e:	eeb0 7a42 	vmov.f32	s14, s4
 8002c72:	eef0 7a62 	vmov.f32	s15, s5
 8002c76:	ed87 5b00 	vstr	d5, [r7]
 8002c7a:	ed87 6b02 	vstr	d6, [r7, #8]
 8002c7e:	ed87 7b04 	vstr	d7, [r7, #16]
    isGood = (difference.x >= GRAV) &&
 8002c82:	e9d7 0100 	ldrd	r0, r1, [r7]
                (difference.y >= GRAV) &&
 8002c86:	a314      	add	r3, pc, #80	@ (adr r3, 8002cd8 <ACCEL_SELF_TEST+0x160>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f7fd ff3e 	bl	8000b0c <__aeabi_dcmpge>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d015      	beq.n	8002cc2 <ACCEL_SELF_TEST+0x14a>
 8002c96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    isGood = (difference.x >= GRAV) &&
 8002c9a:	a30f      	add	r3, pc, #60	@ (adr r3, 8002cd8 <ACCEL_SELF_TEST+0x160>)
 8002c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca0:	f7fd ff34 	bl	8000b0c <__aeabi_dcmpge>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00b      	beq.n	8002cc2 <ACCEL_SELF_TEST+0x14a>
                (difference.z >= GRAV/2);
 8002caa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
                (difference.y >= GRAV) &&
 8002cae:	a30c      	add	r3, pc, #48	@ (adr r3, 8002ce0 <ACCEL_SELF_TEST+0x168>)
 8002cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb4:	f7fd ff2a 	bl	8000b0c <__aeabi_dcmpge>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <ACCEL_SELF_TEST+0x14a>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <ACCEL_SELF_TEST+0x14c>
 8002cc2:	2300      	movs	r3, #0
    isGood = (difference.x >= GRAV) &&
 8002cc4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    return isGood;
 8002cc8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3750      	adds	r7, #80	@ 0x50
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	f3af 8000 	nop.w
 8002cd8:	3a92a305 	.word	0x3a92a305
 8002cdc:	40239d01 	.word	0x40239d01
 8002ce0:	3a92a305 	.word	0x3a92a305
 8002ce4:	40139d01 	.word	0x40139d01

08002ce8 <ACCEL_RELOAD_SETTINGS>:

void ACCEL_RELOAD_SETTINGS(){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
    uint8_t rawData[2];
    select();
 8002cee:	f000 f905 	bl	8002efc <select>
    readAddr(ADDR_ACC_CONF, rawData, 2);
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	2040      	movs	r0, #64	@ 0x40
 8002cfa:	f000 f917 	bl	8002f2c <readAddr>
    unselect();
 8002cfe:	f000 f909 	bl	8002f14 <unselect>

    a_bwp = rawData[0] >> 4; // First 4
 8002d02:	793b      	ldrb	r3, [r7, #4]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	b2da      	uxtb	r2, r3
 8002d08:	4b0a      	ldr	r3, [pc, #40]	@ (8002d34 <ACCEL_RELOAD_SETTINGS+0x4c>)
 8002d0a:	701a      	strb	r2, [r3, #0]
    a_odr = rawData[0] & 0b00001111; // Last 4
 8002d0c:	793b      	ldrb	r3, [r7, #4]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <ACCEL_RELOAD_SETTINGS+0x50>)
 8002d16:	701a      	strb	r2, [r3, #0]

    rawData[1] = rawData[1] & 0b00000011; // Last 2
 8002d18:	797b      	ldrb	r3, [r7, #5]
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	717b      	strb	r3, [r7, #5]

    setRangeMem(rawData[1]);
 8002d22:	797b      	ldrb	r3, [r7, #5]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fa13 	bl	8003150 <setRangeMem>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	200006b0 	.word	0x200006b0
 8002d38:	200006b1 	.word	0x200006b1

08002d3c <ACCEL_READ_ID>:

uint8_t ACCEL_READ_ID(){
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	71fb      	strb	r3, [r7, #7]
    select();
 8002d46:	f000 f8d9 	bl	8002efc <select>

    readAddr(ADDR_CHIP_ID, &id, 1);
 8002d4a:	1dfb      	adds	r3, r7, #7
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4619      	mov	r1, r3
 8002d50:	2000      	movs	r0, #0
 8002d52:	f000 f8eb 	bl	8002f2c <readAddr>

    unselect();
 8002d56:	f000 f8dd 	bl	8002f14 <unselect>
    return id;
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <ACCEL_READ_ACCELERATION>:

Vector3 ACCEL_READ_ACCELERATION(){
 8002d64:	b5b0      	push	{r4, r5, r7, lr}
 8002d66:	b08e      	sub	sp, #56	@ 0x38
 8002d68:	af00      	add	r7, sp, #0
    uint8_t rawVals[6];
    select();
 8002d6a:	f000 f8c7 	bl	8002efc <select>
    readAddr(ADDR_ACC_X_LSB, rawVals, 6);
 8002d6e:	f107 0318 	add.w	r3, r7, #24
 8002d72:	2206      	movs	r2, #6
 8002d74:	4619      	mov	r1, r3
 8002d76:	2012      	movs	r0, #18
 8002d78:	f000 f8d8 	bl	8002f2c <readAddr>
    unselect();
 8002d7c:	f000 f8ca 	bl	8002f14 <unselect>

    return parseRawUInts(rawVals);
 8002d80:	f107 0318 	add.w	r3, r7, #24
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 f917 	bl	8002fb8 <parseRawUInts>
 8002d8a:	eeb0 5a40 	vmov.f32	s10, s0
 8002d8e:	eef0 5a60 	vmov.f32	s11, s1
 8002d92:	eeb0 6a41 	vmov.f32	s12, s2
 8002d96:	eef0 6a61 	vmov.f32	s13, s3
 8002d9a:	eeb0 7a42 	vmov.f32	s14, s4
 8002d9e:	eef0 7a62 	vmov.f32	s15, s5
 8002da2:	ed87 5b08 	vstr	d5, [r7, #32]
 8002da6:	ed87 6b0a 	vstr	d6, [r7, #40]	@ 0x28
 8002daa:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
 8002dae:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002db2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002db6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002dba:	ec45 4b15 	vmov	d5, r4, r5
 8002dbe:	ec41 0b16 	vmov	d6, r0, r1
 8002dc2:	ec43 2b17 	vmov	d7, r2, r3
}
 8002dc6:	eeb0 0a45 	vmov.f32	s0, s10
 8002dca:	eef0 0a65 	vmov.f32	s1, s11
 8002dce:	eeb0 1a46 	vmov.f32	s2, s12
 8002dd2:	eef0 1a66 	vmov.f32	s3, s13
 8002dd6:	eeb0 2a47 	vmov.f32	s4, s14
 8002dda:	eef0 2a67 	vmov.f32	s5, s15
 8002dde:	3738      	adds	r7, #56	@ 0x38
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bdb0      	pop	{r4, r5, r7, pc}

08002de4 <ACCEL_SET_CONFIG>:
    
    return enabled;
}

// Write functions
void ACCEL_SET_CONFIG(uint8_t oversamplingRate, uint8_t outputDataRate){
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	460a      	mov	r2, r1
 8002dee:	71fb      	strb	r3, [r7, #7]
 8002df0:	4613      	mov	r3, r2
 8002df2:	71bb      	strb	r3, [r7, #6]
    uint8_t message = (oversamplingRate << 4) | outputDataRate;
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	b25a      	sxtb	r2, r3
 8002dfc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	b25b      	sxtb	r3, r3
 8002e04:	73fb      	strb	r3, [r7, #15]
    select();
 8002e06:	f000 f879 	bl	8002efc <select>
    writeAddr(ADDR_ACC_CONF, message);
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	2040      	movs	r0, #64	@ 0x40
 8002e10:	f000 f8b6 	bl	8002f80 <writeAddr>
    unselect();
 8002e14:	f000 f87e 	bl	8002f14 <unselect>
    a_bwp = oversamplingRate;
 8002e18:	4a04      	ldr	r2, [pc, #16]	@ (8002e2c <ACCEL_SET_CONFIG+0x48>)
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	7013      	strb	r3, [r2, #0]
    a_odr = outputDataRate;
 8002e1e:	4a04      	ldr	r2, [pc, #16]	@ (8002e30 <ACCEL_SET_CONFIG+0x4c>)
 8002e20:	79bb      	ldrb	r3, [r7, #6]
 8002e22:	7013      	strb	r3, [r2, #0]
}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	200006b0 	.word	0x200006b0
 8002e30:	200006b1 	.word	0x200006b1

08002e34 <ACCEL_SET_RANGE>:
void ACCEL_SET_RANGE(uint8_t range){
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
    select();
 8002e3e:	f000 f85d 	bl	8002efc <select>
    writeAddr(ADDR_ACC_RANGE, range);
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	4619      	mov	r1, r3
 8002e46:	2041      	movs	r0, #65	@ 0x41
 8002e48:	f000 f89a 	bl	8002f80 <writeAddr>
    unselect();
 8002e4c:	f000 f862 	bl	8002f14 <unselect>
    setRangeMem(range);
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f97c 	bl	8003150 <setRangeMem>
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <ACCEL_WRITE_PWR_ACTIVATE>:

void ACCEL_WRITE_PWR_ACTIVATE(){
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
    select();
 8002e64:	f000 f84a 	bl	8002efc <select>
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_ACTIVE);
 8002e68:	2100      	movs	r1, #0
 8002e6a:	207c      	movs	r0, #124	@ 0x7c
 8002e6c:	f000 f888 	bl	8002f80 <writeAddr>
    unselect();
 8002e70:	f000 f850 	bl	8002f14 <unselect>
}
 8002e74:	bf00      	nop
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <ACCEL_WRITE_ACCEL_ENABLE>:
void ACCEL_WRITE_PWR_SUSPEND(){
    select();
    writeAddr(ADDR_ACC_PWR_CONF, ACCEL_PWR_SUSPEND);
    unselect();
}
void ACCEL_WRITE_ACCEL_ENABLE(){
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
    select();
 8002e7c:	f000 f83e 	bl	8002efc <select>
    writeAddr(ADDR_ACC_PWR_CTRL, ACCEL_ACCEL_ENABLED);
 8002e80:	2104      	movs	r1, #4
 8002e82:	207d      	movs	r0, #125	@ 0x7d
 8002e84:	f000 f87c 	bl	8002f80 <writeAddr>
    unselect();
 8002e88:	f000 f844 	bl	8002f14 <unselect>
}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <ACCEL_WRITE_FIFO_ENABLED>:
    out.array = realloc(out.array, out.len * sizeof(Vector3)); // Scale down to only nescessary memory
    return out;
}


void ACCEL_WRITE_FIFO_ENABLED(uint8_t enabled){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	71fb      	strb	r3, [r7, #7]
    select();
 8002e9a:	f000 f82f 	bl	8002efc <select>
    writeAddr(ADDR_FIFO_CONFIG_1, enabled);
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	2049      	movs	r0, #73	@ 0x49
 8002ea4:	f000 f86c 	bl	8002f80 <writeAddr>
    unselect();
 8002ea8:	f000 f834 	bl	8002f14 <unselect>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <ACCEL_WRITE_FIFO_MODE>:

void ACCEL_WRITE_FIFO_MODE(uint8_t modeFIFO){
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
    select();
 8002ebe:	f000 f81d 	bl	8002efc <select>
    writeAddr(ADDR_FIFO_CONFIG_0, modeFIFO);
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	2048      	movs	r0, #72	@ 0x48
 8002ec8:	f000 f85a 	bl	8002f80 <writeAddr>
    unselect();
 8002ecc:	f000 f822 	bl	8002f14 <unselect>
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <ACCEL_WRITE_FIFO_DOWNSAMP>:

void ACCEL_WRITE_FIFO_DOWNSAMP(uint8_t downsampFIFO){
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	71fb      	strb	r3, [r7, #7]
    select();
 8002ee2:	f000 f80b 	bl	8002efc <select>
    writeAddr(ADDR_FIFO_DOWNS, downsampFIFO);
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	2045      	movs	r0, #69	@ 0x45
 8002eec:	f000 f848 	bl	8002f80 <writeAddr>
    unselect();
 8002ef0:	f000 f810 	bl	8002f14 <unselect>
}
 8002ef4:	bf00      	nop
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <select>:

// Infrastructure backend
static void select(){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8002f00:	2200      	movs	r2, #0
 8002f02:	2104      	movs	r1, #4
 8002f04:	4802      	ldr	r0, [pc, #8]	@ (8002f10 <select+0x14>)
 8002f06:	f001 fb91 	bl	800462c <HAL_GPIO_WritePin>
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	42020c00 	.word	0x42020c00

08002f14 <unselect>:

static void unselect(){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 8002f18:	2201      	movs	r2, #1
 8002f1a:	2104      	movs	r1, #4
 8002f1c:	4802      	ldr	r0, [pc, #8]	@ (8002f28 <unselect+0x14>)
 8002f1e:	f001 fb85 	bl	800462c <HAL_GPIO_WritePin>
}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	42020c00 	.word	0x42020c00

08002f2c <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	73fb      	strb	r3, [r7, #15]
    addr = READ | addr;
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	73fb      	strb	r3, [r7, #15]
    // uint8_t tempBuff[outBytes + 1]; // need to read dummy byte
    
    HAL_SPI_Transmit(a_hspi, &addr, 1, 100);
 8002f44:	4b0d      	ldr	r3, [pc, #52]	@ (8002f7c <readAddr+0x50>)
 8002f46:	6818      	ldr	r0, [r3, #0]
 8002f48:	f107 010f 	add.w	r1, r7, #15
 8002f4c:	2364      	movs	r3, #100	@ 0x64
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f006 f954 	bl	80091fc <HAL_SPI_Transmit>
    HAL_SPI_Receive(a_hspi, outBuff, 1, 100); // read dummy
 8002f54:	4b09      	ldr	r3, [pc, #36]	@ (8002f7c <readAddr+0x50>)
 8002f56:	6818      	ldr	r0, [r3, #0]
 8002f58:	2364      	movs	r3, #100	@ 0x64
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	f006 fb61 	bl	8009624 <HAL_SPI_Receive>
    HAL_SPI_Receive(a_hspi, outBuff, outBytes, 100);
 8002f62:	4b06      	ldr	r3, [pc, #24]	@ (8002f7c <readAddr+0x50>)
 8002f64:	6818      	ldr	r0, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	2364      	movs	r3, #100	@ 0x64
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	f006 fb59 	bl	8009624 <HAL_SPI_Receive>

}
 8002f72:	bf00      	nop
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	2000069c 	.word	0x2000069c

08002f80 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	460a      	mov	r2, r1
 8002f8a:	71fb      	strb	r3, [r7, #7]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8002f90:	79fb      	ldrb	r3, [r7, #7]
 8002f92:	733b      	strb	r3, [r7, #12]
 8002f94:	79bb      	ldrb	r3, [r7, #6]
 8002f96:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(a_hspi, message, 2, 100);
 8002f98:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <writeAddr+0x30>)
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	f107 010c 	add.w	r1, r7, #12
 8002fa0:	2364      	movs	r3, #100	@ 0x64
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f006 f92a 	bl	80091fc <HAL_SPI_Transmit>
}
 8002fa8:	bf00      	nop
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	2000069c 	.word	0x2000069c
 8002fb4:	00000000 	.word	0x00000000

08002fb8 <parseRawUInts>:

static Vector3 parseRawUInts(uint8_t* rawVals){
 8002fb8:	b5b0      	push	{r4, r5, r7, lr}
 8002fba:	b098      	sub	sp, #96	@ 0x60
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	61f8      	str	r0, [r7, #28]
    int32_t x, y, z;
    Vector3 out;
    // Int casts nescessary for two's complement
    x = ((int16_t)(rawVals[1]*256 + rawVals[0])) * (2 << a_maxRangeBits);
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	021b      	lsls	r3, r3, #8
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	69fa      	ldr	r2, [r7, #28]
 8002fcc:	7812      	ldrb	r2, [r2, #0]
 8002fce:	4413      	add	r3, r2
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	b21b      	sxth	r3, r3
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4b5a      	ldr	r3, [pc, #360]	@ (8003140 <parseRawUInts+0x188>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	4619      	mov	r1, r3
 8002fdc:	2302      	movs	r3, #2
 8002fde:	408b      	lsls	r3, r1
 8002fe0:	fb02 f303 	mul.w	r3, r2, r3
 8002fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    y = ((int16_t)(rawVals[3]*256 + rawVals[2])) * (2 << a_maxRangeBits);
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3303      	adds	r3, #3
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	69fa      	ldr	r2, [r7, #28]
 8002ff2:	3202      	adds	r2, #2
 8002ff4:	7812      	ldrb	r2, [r2, #0]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	b21b      	sxth	r3, r3
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	4b50      	ldr	r3, [pc, #320]	@ (8003140 <parseRawUInts+0x188>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	4619      	mov	r1, r3
 8003004:	2302      	movs	r3, #2
 8003006:	408b      	lsls	r3, r1
 8003008:	fb02 f303 	mul.w	r3, r2, r3
 800300c:	65bb      	str	r3, [r7, #88]	@ 0x58
    z = ((int16_t)(rawVals[5]*256 + rawVals[4])) * (2 << a_maxRangeBits);
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3305      	adds	r3, #5
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	021b      	lsls	r3, r3, #8
 8003016:	b29b      	uxth	r3, r3
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	3204      	adds	r2, #4
 800301c:	7812      	ldrb	r2, [r2, #0]
 800301e:	4413      	add	r3, r2
 8003020:	b29b      	uxth	r3, r3
 8003022:	b21b      	sxth	r3, r3
 8003024:	461a      	mov	r2, r3
 8003026:	4b46      	ldr	r3, [pc, #280]	@ (8003140 <parseRawUInts+0x188>)
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	4619      	mov	r1, r3
 800302c:	2302      	movs	r3, #2
 800302e:	408b      	lsls	r3, r1
 8003030:	fb02 f303 	mul.w	r3, r2, r3
 8003034:	657b      	str	r3, [r7, #84]	@ 0x54

    // Convert units to real units (m/s^2 or ft/s^2)
    out.x = (x / 32768.0) * 1.5 * GRAV;
 8003036:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003038:	f7fd fa78 	bl	800052c <__aeabi_i2d>
 800303c:	f04f 0200 	mov.w	r2, #0
 8003040:	4b40      	ldr	r3, [pc, #256]	@ (8003144 <parseRawUInts+0x18c>)
 8003042:	f7fd fc07 	bl	8000854 <__aeabi_ddiv>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4610      	mov	r0, r2
 800304c:	4619      	mov	r1, r3
 800304e:	f04f 0200 	mov.w	r2, #0
 8003052:	4b3d      	ldr	r3, [pc, #244]	@ (8003148 <parseRawUInts+0x190>)
 8003054:	f7fd fad4 	bl	8000600 <__aeabi_dmul>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	4610      	mov	r0, r2
 800305e:	4619      	mov	r1, r3
 8003060:	a335      	add	r3, pc, #212	@ (adr r3, 8003138 <parseRawUInts+0x180>)
 8003062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003066:	f7fd facb 	bl	8000600 <__aeabi_dmul>
 800306a:	4602      	mov	r2, r0
 800306c:	460b      	mov	r3, r1
 800306e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    out.z = (z / 32768.0) * 1.5 * GRAV;
 8003072:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003074:	f7fd fa5a 	bl	800052c <__aeabi_i2d>
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	4b31      	ldr	r3, [pc, #196]	@ (8003144 <parseRawUInts+0x18c>)
 800307e:	f7fd fbe9 	bl	8000854 <__aeabi_ddiv>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4610      	mov	r0, r2
 8003088:	4619      	mov	r1, r3
 800308a:	f04f 0200 	mov.w	r2, #0
 800308e:	4b2e      	ldr	r3, [pc, #184]	@ (8003148 <parseRawUInts+0x190>)
 8003090:	f7fd fab6 	bl	8000600 <__aeabi_dmul>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4610      	mov	r0, r2
 800309a:	4619      	mov	r1, r3
 800309c:	a326      	add	r3, pc, #152	@ (adr r3, 8003138 <parseRawUInts+0x180>)
 800309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a2:	f7fd faad 	bl	8000600 <__aeabi_dmul>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    out.y = (y / 32768.0) * 1.5 * GRAV;
 80030ae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80030b0:	f7fd fa3c 	bl	800052c <__aeabi_i2d>
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	4b22      	ldr	r3, [pc, #136]	@ (8003144 <parseRawUInts+0x18c>)
 80030ba:	f7fd fbcb 	bl	8000854 <__aeabi_ddiv>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4610      	mov	r0, r2
 80030c4:	4619      	mov	r1, r3
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003148 <parseRawUInts+0x190>)
 80030cc:	f7fd fa98 	bl	8000600 <__aeabi_dmul>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	4610      	mov	r0, r2
 80030d6:	4619      	mov	r1, r3
 80030d8:	a317      	add	r3, pc, #92	@ (adr r3, 8003138 <parseRawUInts+0x180>)
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	f7fd fa8f 	bl	8000600 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    
    return out;
 80030ea:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80030ee:	f107 0520 	add.w	r5, r7, #32
 80030f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80030fa:	e884 0003 	stmia.w	r4, {r0, r1}
 80030fe:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8003102:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003106:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800310a:	ec45 4b15 	vmov	d5, r4, r5
 800310e:	ec41 0b16 	vmov	d6, r0, r1
 8003112:	ec43 2b17 	vmov	d7, r2, r3
}
 8003116:	eeb0 0a45 	vmov.f32	s0, s10
 800311a:	eef0 0a65 	vmov.f32	s1, s11
 800311e:	eeb0 1a46 	vmov.f32	s2, s12
 8003122:	eef0 1a66 	vmov.f32	s3, s13
 8003126:	eeb0 2a47 	vmov.f32	s4, s14
 800312a:	eef0 2a67 	vmov.f32	s5, s15
 800312e:	3760      	adds	r7, #96	@ 0x60
 8003130:	46bd      	mov	sp, r7
 8003132:	bdb0      	pop	{r4, r5, r7, pc}
 8003134:	f3af 8000 	nop.w
 8003138:	3a92a305 	.word	0x3a92a305
 800313c:	40239d01 	.word	0x40239d01
 8003140:	200006a0 	.word	0x200006a0
 8003144:	40e00000 	.word	0x40e00000
 8003148:	3ff80000 	.word	0x3ff80000
 800314c:	00000000 	.word	0x00000000

08003150 <setRangeMem>:

static void setRangeMem(uint8_t range){
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
    a_maxRangeBits = range;
 800315a:	4a25      	ldr	r2, [pc, #148]	@ (80031f0 <setRangeMem+0xa0>)
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	7013      	strb	r3, [r2, #0]
    switch (range)
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d826      	bhi.n	80031b4 <setRangeMem+0x64>
 8003166:	a201      	add	r2, pc, #4	@ (adr r2, 800316c <setRangeMem+0x1c>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	0800317d 	.word	0x0800317d
 8003170:	0800318b 	.word	0x0800318b
 8003174:	08003199 	.word	0x08003199
 8003178:	080031a7 	.word	0x080031a7
    {
    case ACCEL_RANGE_3G:
        a_maxRangeReal = 3 * GRAV;
 800317c:	491d      	ldr	r1, [pc, #116]	@ (80031f4 <setRangeMem+0xa4>)
 800317e:	a314      	add	r3, pc, #80	@ (adr r3, 80031d0 <setRangeMem+0x80>)
 8003180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003184:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8003188:	e01c      	b.n	80031c4 <setRangeMem+0x74>
    case ACCEL_RANGE_6G:
        a_maxRangeReal = 6 * GRAV;
 800318a:	491a      	ldr	r1, [pc, #104]	@ (80031f4 <setRangeMem+0xa4>)
 800318c:	a312      	add	r3, pc, #72	@ (adr r3, 80031d8 <setRangeMem+0x88>)
 800318e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003192:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8003196:	e015      	b.n	80031c4 <setRangeMem+0x74>
    case ACCEL_RANGE_12G:
        a_maxRangeReal = 12 * GRAV;
 8003198:	4916      	ldr	r1, [pc, #88]	@ (80031f4 <setRangeMem+0xa4>)
 800319a:	a311      	add	r3, pc, #68	@ (adr r3, 80031e0 <setRangeMem+0x90>)
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 80031a4:	e00e      	b.n	80031c4 <setRangeMem+0x74>
    case ACCEL_RANGE_24G:
        a_maxRangeReal = 24 * GRAV;
 80031a6:	4913      	ldr	r1, [pc, #76]	@ (80031f4 <setRangeMem+0xa4>)
 80031a8:	a30f      	add	r3, pc, #60	@ (adr r3, 80031e8 <setRangeMem+0x98>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 80031b2:	e007      	b.n	80031c4 <setRangeMem+0x74>
    default:
        a_maxRangeReal = 0;
 80031b4:	490f      	ldr	r1, [pc, #60]	@ (80031f4 <setRangeMem+0xa4>)
 80031b6:	f04f 0200 	mov.w	r2, #0
 80031ba:	f04f 0300 	mov.w	r3, #0
 80031be:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 80031c2:	bf00      	nop
    }
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	d7dbf488 	.word	0xd7dbf488
 80031d4:	403d6b81 	.word	0x403d6b81
 80031d8:	d7dbf488 	.word	0xd7dbf488
 80031dc:	404d6b81 	.word	0x404d6b81
 80031e0:	d7dbf488 	.word	0xd7dbf488
 80031e4:	405d6b81 	.word	0x405d6b81
 80031e8:	d7dbf488 	.word	0xd7dbf488
 80031ec:	406d6b81 	.word	0x406d6b81
 80031f0:	200006a0 	.word	0x200006a0
 80031f4:	200006a8 	.word	0x200006a8

080031f8 <GYRO_INIT>:

static Vector3 parseRawUInts(uint8_t*);

// Forward-facing logic

void GYRO_INIT(SPI_HandleTypeDef* spiHandler){
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
    unselect();
 8003200:	f000 f8d0 	bl	80033a4 <unselect>
    gyro_hspi = spiHandler;
 8003204:	4a04      	ldr	r2, [pc, #16]	@ (8003218 <GYRO_INIT+0x20>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6013      	str	r3, [r2, #0]
    GYRO_RELOAD_SETTINGS();
 800320a:	f000 f817 	bl	800323c <GYRO_RELOAD_SETTINGS>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	200006b4 	.word	0x200006b4

0800321c <GYRO_GOOD_SETTINGS>:

void GYRO_GOOD_SETTINGS(){
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
    GYRO_SET_RANGE(GYRO_RANGE_DPS_1K);
 8003220:	2001      	movs	r0, #1
 8003222:	f000 f877 	bl	8003314 <GYRO_SET_RANGE>
    GYRO_SET_OUPUT_DATA_RATE(GYRO_ODR_1K__BW_116);
 8003226:	2002      	movs	r0, #2
 8003228:	f000 f88c 	bl	8003344 <GYRO_SET_OUPUT_DATA_RATE>
    GYRO_SET_FIFO_MODE(GYRO_FIFO_STREAM);
 800322c:	2080      	movs	r0, #128	@ 0x80
 800322e:	f000 f89b 	bl	8003368 <GYRO_SET_FIFO_MODE>
    GYRO_RELOAD_SETTINGS();
 8003232:	f000 f803 	bl	800323c <GYRO_RELOAD_SETTINGS>
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
	...

0800323c <GYRO_RELOAD_SETTINGS>:
    unselect();

    return parseRawUInts(rawVals);
}

void GYRO_RELOAD_SETTINGS(){
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
    uint8_t rawVals[2];
    select();
 8003242:	f000 f8a3 	bl	800338c <select>
    readAddr(ADDR_RANGE, rawVals, 2);
 8003246:	1d3b      	adds	r3, r7, #4
 8003248:	2202      	movs	r2, #2
 800324a:	4619      	mov	r1, r3
 800324c:	200f      	movs	r0, #15
 800324e:	f000 f8b5 	bl	80033bc <readAddr>
    unselect();
 8003252:	f000 f8a7 	bl	80033a4 <unselect>

    range = rawVals[0];
 8003256:	793a      	ldrb	r2, [r7, #4]
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <GYRO_RELOAD_SETTINGS+0x34>)
 800325a:	701a      	strb	r2, [r3, #0]
    odr = rawVals[1] & 0b01111111; // Ignore bit 7
 800325c:	797b      	ldrb	r3, [r7, #5]
 800325e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003262:	b2da      	uxtb	r2, r3
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <GYRO_RELOAD_SETTINGS+0x38>)
 8003266:	701a      	strb	r2, [r3, #0]
}
 8003268:	bf00      	nop
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	200006b8 	.word	0x200006b8
 8003274:	200006b9 	.word	0x200006b9

08003278 <GYRO_SELF_TEST>:

uint8_t GYRO_SELF_TEST(){
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	71bb      	strb	r3, [r7, #6]
    uint8_t count = 0;
 8003282:	2300      	movs	r3, #0
 8003284:	71fb      	strb	r3, [r7, #7]
    select();
 8003286:	f000 f881 	bl	800338c <select>
    writeAddr(ADDR_GYRO_SELF_TEST, 0x01);// Set bit 0
 800328a:	2101      	movs	r1, #1
 800328c:	203c      	movs	r0, #60	@ 0x3c
 800328e:	f000 f8b7 	bl	8003400 <writeAddr>
    unselect();
 8003292:	f000 f887 	bl	80033a4 <unselect>
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 8003296:	e00f      	b.n	80032b8 <GYRO_SELF_TEST+0x40>
        HAL_Delay(100);
 8003298:	2064      	movs	r0, #100	@ 0x64
 800329a:	f000 fe5b 	bl	8003f54 <HAL_Delay>
        select();
 800329e:	f000 f875 	bl	800338c <select>
        readAddr(ADDR_GYRO_SELF_TEST, &result, 1);
 80032a2:	1dbb      	adds	r3, r7, #6
 80032a4:	2201      	movs	r2, #1
 80032a6:	4619      	mov	r1, r3
 80032a8:	203c      	movs	r0, #60	@ 0x3c
 80032aa:	f000 f887 	bl	80033bc <readAddr>
        unselect();
 80032ae:	f000 f879 	bl	80033a4 <unselect>
        count++;
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	3301      	adds	r3, #1
 80032b6:	71fb      	strb	r3, [r7, #7]
    while(!(result & 0b00000010) && count < 10){ // Bit 1 must be 1 to exit
 80032b8:	79bb      	ldrb	r3, [r7, #6]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d102      	bne.n	80032c8 <GYRO_SELF_TEST+0x50>
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	2b09      	cmp	r3, #9
 80032c6:	d9e7      	bls.n	8003298 <GYRO_SELF_TEST+0x20>
    }
    // if test completed
    if(result & 0b00000010){
 80032c8:	79bb      	ldrb	r3, [r7, #6]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d008      	beq.n	80032e4 <GYRO_SELF_TEST+0x6c>
        return !(result & 0b00000100); // Essentail return NOT failed.
 80032d2:	79bb      	ldrb	r3, [r7, #6]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	e000      	b.n	80032e6 <GYRO_SELF_TEST+0x6e>
        // (bit 2 is 1 if test failed)
    } else { // count reached 10 & test did not complete. Assume fail
        return 0;
 80032e4:	2300      	movs	r3, #0
    }
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <GYRO_SET_POWERMODE>:
    return out;
}

// Write functions

void GYRO_SET_POWERMODE(uint8_t gyroPowermode){
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b082      	sub	sp, #8
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	4603      	mov	r3, r0
 80032f6:	71fb      	strb	r3, [r7, #7]
    select();
 80032f8:	f000 f848 	bl	800338c <select>
    writeAddr(ADDR_LPM1, gyroPowermode);
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	4619      	mov	r1, r3
 8003300:	2011      	movs	r0, #17
 8003302:	f000 f87d 	bl	8003400 <writeAddr>
    unselect();
 8003306:	f000 f84d 	bl	80033a4 <unselect>
}
 800330a:	bf00      	nop
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <GYRO_SET_RANGE>:
void GYRO_SET_RANGE(uint8_t gyroRange){
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
    select();
 800331e:	f000 f835 	bl	800338c <select>
    range = gyroRange;
 8003322:	4a07      	ldr	r2, [pc, #28]	@ (8003340 <GYRO_SET_RANGE+0x2c>)
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	7013      	strb	r3, [r2, #0]
    writeAddr(ADDR_RANGE, gyroRange);
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	4619      	mov	r1, r3
 800332c:	200f      	movs	r0, #15
 800332e:	f000 f867 	bl	8003400 <writeAddr>
    unselect();
 8003332:	f000 f837 	bl	80033a4 <unselect>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	200006b8 	.word	0x200006b8

08003344 <GYRO_SET_OUPUT_DATA_RATE>:
void GYRO_SET_OUPUT_DATA_RATE(uint8_t gyroODR){
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	71fb      	strb	r3, [r7, #7]
    select();
 800334e:	f000 f81d 	bl	800338c <select>
    writeAddr(ADDR_BANDWIDTH, gyroODR);
 8003352:	79fb      	ldrb	r3, [r7, #7]
 8003354:	4619      	mov	r1, r3
 8003356:	2010      	movs	r0, #16
 8003358:	f000 f852 	bl	8003400 <writeAddr>
    unselect();
 800335c:	f000 f822 	bl	80033a4 <unselect>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <GYRO_SET_FIFO_MODE>:
void GYRO_SET_FIFO_MODE(uint8_t gyroFIFOMode){
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
    select();
 8003372:	f000 f80b 	bl	800338c <select>
    writeAddr(ADDR_FIFO_CONFIG_1, gyroFIFOMode);
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	4619      	mov	r1, r3
 800337a:	203e      	movs	r0, #62	@ 0x3e
 800337c:	f000 f840 	bl	8003400 <writeAddr>
    unselect();
 8003380:	f000 f810 	bl	80033a4 <unselect>
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <select>:

// Infrastructure definitions
static void select(){
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, LOW);
 8003390:	2200      	movs	r2, #0
 8003392:	2140      	movs	r1, #64	@ 0x40
 8003394:	4802      	ldr	r0, [pc, #8]	@ (80033a0 <select+0x14>)
 8003396:	f001 f949 	bl	800462c <HAL_GPIO_WritePin>
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	42020400 	.word	0x42020400

080033a4 <unselect>:

static void unselect(){
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PORT, PIN, HIGH);
 80033a8:	2201      	movs	r2, #1
 80033aa:	2140      	movs	r1, #64	@ 0x40
 80033ac:	4802      	ldr	r0, [pc, #8]	@ (80033b8 <unselect+0x14>)
 80033ae:	f001 f93d 	bl	800462c <HAL_GPIO_WritePin>
}
 80033b2:	bf00      	nop
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	42020400 	.word	0x42020400

080033bc <readAddr>:

static void readAddr(uint8_t addr, uint8_t* outBuff, int outBytes){
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	73fb      	strb	r3, [r7, #15]
    uint8_t address = READ | addr;
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	75fb      	strb	r3, [r7, #23]

    HAL_SPI_Transmit(gyro_hspi, &address, 1, 100);
 80033d4:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <readAddr+0x40>)
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	f107 0117 	add.w	r1, r7, #23
 80033dc:	2364      	movs	r3, #100	@ 0x64
 80033de:	2201      	movs	r2, #1
 80033e0:	f005 ff0c 	bl	80091fc <HAL_SPI_Transmit>
    HAL_SPI_Receive(gyro_hspi, outBuff, outBytes, 100);
 80033e4:	4b05      	ldr	r3, [pc, #20]	@ (80033fc <readAddr+0x40>)
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	2364      	movs	r3, #100	@ 0x64
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	f006 f918 	bl	8009624 <HAL_SPI_Receive>
}
 80033f4:	bf00      	nop
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	200006b4 	.word	0x200006b4

08003400 <writeAddr>:

static void writeAddr(uint8_t addr, uint8_t data){
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	460a      	mov	r2, r1
 800340a:	71fb      	strb	r3, [r7, #7]
 800340c:	4613      	mov	r3, r2
 800340e:	71bb      	strb	r3, [r7, #6]
    uint8_t message[] = {WRITE|addr, data};
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	733b      	strb	r3, [r7, #12]
 8003414:	79bb      	ldrb	r3, [r7, #6]
 8003416:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(gyro_hspi, message, 2, 100);
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <writeAddr+0x30>)
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	f107 010c 	add.w	r1, r7, #12
 8003420:	2364      	movs	r3, #100	@ 0x64
 8003422:	2202      	movs	r2, #2
 8003424:	f005 feea 	bl	80091fc <HAL_SPI_Transmit>
}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	200006b4 	.word	0x200006b4

08003434 <IMU_INIT>:

#include "Accel.h"
#include "Gyro.h"


void IMU_INIT(SPI_HandleTypeDef* spiHandle){
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
    ACCEL_INIT(spiHandle);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff fb6f 	bl	8002b20 <ACCEL_INIT>
    GYRO_INIT(spiHandle);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7ff fed8 	bl	80031f8 <GYRO_INIT>
}
 8003448:	bf00      	nop
 800344a:	3708      	adds	r7, #8
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <IMU_SETUP_FOR_LOGGING>:

void IMU_SETUP_FOR_LOGGING(){
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
    ACCEL_GOOD_SETTINGS();
 8003454:	f7ff fb7a 	bl	8002b4c <ACCEL_GOOD_SETTINGS>
    GYRO_GOOD_SETTINGS();
 8003458:	f7ff fee0 	bl	800321c <GYRO_GOOD_SETTINGS>
}
 800345c:	bf00      	nop
 800345e:	bd80      	pop	{r7, pc}

08003460 <IMU_ENABLE_ALL>:

void IMU_ENABLE_ALL(){
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
    ACCEL_WRITE_PWR_ACTIVATE();
 8003464:	f7ff fcfc 	bl	8002e60 <ACCEL_WRITE_PWR_ACTIVATE>
    ACCEL_WRITE_ACCEL_ENABLE();
 8003468:	f7ff fd06 	bl	8002e78 <ACCEL_WRITE_ACCEL_ENABLE>
    GYRO_SET_POWERMODE(GYRO_PWR_NORMAL);
 800346c:	2000      	movs	r0, #0
 800346e:	f7ff ff3e 	bl	80032ee <GYRO_SET_POWERMODE>
    HAL_Delay(100);
 8003472:	2064      	movs	r0, #100	@ 0x64
 8003474:	f000 fd6e 	bl	8003f54 <HAL_Delay>
}
 8003478:	bf00      	nop
 800347a:	bd80      	pop	{r7, pc}

0800347c <IMU_READY>:

int IMU_READY(){
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
    int ready = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
    if(!ACCEL_SELF_TEST()){
 8003486:	f7ff fb77 	bl	8002b78 <ACCEL_SELF_TEST>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d102      	bne.n	8003496 <IMU_READY+0x1a>
        ready = -1;
 8003490:	f04f 33ff 	mov.w	r3, #4294967295
 8003494:	607b      	str	r3, [r7, #4]
    }
    if(!GYRO_SELF_TEST()){
 8003496:	f7ff feef 	bl	8003278 <GYRO_SELF_TEST>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d102      	bne.n	80034a6 <IMU_READY+0x2a>
        ready -= 2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3b02      	subs	r3, #2
 80034a4:	607b      	str	r3, [r7, #4]
    }
    return ready == 0 ? 1 : ready;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <IMU_READY+0x34>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	e000      	b.n	80034b2 <IMU_READY+0x36>
 80034b0:	2301      	movs	r3, #1
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <vSub>:
#include "Vectors.h"

Vector3 vSub(Vector3 a, Vector3 b){
 80034ba:	b5b0      	push	{r4, r5, r7, lr}
 80034bc:	b09e      	sub	sp, #120	@ 0x78
 80034be:	af00      	add	r7, sp, #0
 80034c0:	eeb0 6a44 	vmov.f32	s12, s8
 80034c4:	eef0 6a64 	vmov.f32	s13, s9
 80034c8:	eeb0 7a45 	vmov.f32	s14, s10
 80034cc:	eef0 7a65 	vmov.f32	s15, s11
 80034d0:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 80034d4:	ed87 1b0e 	vstr	d1, [r7, #56]	@ 0x38
 80034d8:	ed87 2b10 	vstr	d2, [r7, #64]	@ 0x40
 80034dc:	ed87 3b06 	vstr	d3, [r7, #24]
 80034e0:	ed87 6b08 	vstr	d6, [r7, #32]
 80034e4:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    Vector3 out;
    out.x = a.x - b.x;
 80034e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80034ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f0:	f7fc fece 	bl	8000290 <__aeabi_dsub>
 80034f4:	4602      	mov	r2, r0
 80034f6:	460b      	mov	r3, r1
 80034f8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    out.y = a.y - b.y;
 80034fc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003500:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003504:	f7fc fec4 	bl	8000290 <__aeabi_dsub>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    out.z = a.z - b.z;
 8003510:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003514:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003518:	f7fc feba 	bl	8000290 <__aeabi_dsub>
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    return out;
 8003524:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8003528:	f107 0548 	add.w	r5, r7, #72	@ 0x48
 800352c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800352e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003530:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003534:	e884 0003 	stmia.w	r4, {r0, r1}
 8003538:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800353c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003540:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003544:	ec45 4b15 	vmov	d5, r4, r5
 8003548:	ec41 0b16 	vmov	d6, r0, r1
 800354c:	ec43 2b17 	vmov	d7, r2, r3
 8003550:	eeb0 0a45 	vmov.f32	s0, s10
 8003554:	eef0 0a65 	vmov.f32	s1, s11
 8003558:	eeb0 1a46 	vmov.f32	s2, s12
 800355c:	eef0 1a66 	vmov.f32	s3, s13
 8003560:	eeb0 2a47 	vmov.f32	s4, s14
 8003564:	eef0 2a67 	vmov.f32	s5, s15
 8003568:	3778      	adds	r7, #120	@ 0x78
 800356a:	46bd      	mov	sp, r7
 800356c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003570 <VL53L1X_SensorInit>:
	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
	return status;
}

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 800357a:	2300      	movs	r3, #0
 800357c:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr = 0x00, tmp =0;
 800357e:	2300      	movs	r3, #0
 8003580:	73bb      	strb	r3, [r7, #14]
 8003582:	2300      	movs	r3, #0
 8003584:	72fb      	strb	r3, [r7, #11]
	uint16_t timeout_counter = 0;
 8003586:	2300      	movs	r3, #0
 8003588:	81bb      	strh	r3, [r7, #12]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 800358a:	232d      	movs	r3, #45	@ 0x2d
 800358c:	73bb      	strb	r3, [r7, #14]
 800358e:	e013      	b.n	80035b8 <VL53L1X_SensorInit+0x48>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8003590:	7bbb      	ldrb	r3, [r7, #14]
 8003592:	b299      	uxth	r1, r3
 8003594:	7bbb      	ldrb	r3, [r7, #14]
 8003596:	3b2d      	subs	r3, #45	@ 0x2d
 8003598:	4a35      	ldr	r2, [pc, #212]	@ (8003670 <VL53L1X_SensorInit+0x100>)
 800359a:	5cd2      	ldrb	r2, [r2, r3]
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff f970 	bl	8002884 <VL53L1_WrByte>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	b25b      	sxtb	r3, r3
 80035b0:	73fb      	strb	r3, [r7, #15]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80035b2:	7bbb      	ldrb	r3, [r7, #14]
 80035b4:	3301      	adds	r3, #1
 80035b6:	73bb      	strb	r3, [r7, #14]
 80035b8:	7bbb      	ldrb	r3, [r7, #14]
 80035ba:	2b87      	cmp	r3, #135	@ 0x87
 80035bc:	d9e8      	bls.n	8003590 <VL53L1X_SensorInit+0x20>
	}
	status |= VL53L1X_StartRanging(dev);
 80035be:	88fb      	ldrh	r3, [r7, #6]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 f8d6 	bl	8003772 <VL53L1X_StartRanging>
 80035c6:	4603      	mov	r3, r0
 80035c8:	461a      	mov	r2, r3
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	73fb      	strb	r3, [r7, #15]
	while (tmp == 0)
 80035d0:	e01a      	b.n	8003608 <VL53L1X_SensorInit+0x98>
	{
		status = VL53L1X_CheckForDataReady(dev, &tmp);
 80035d2:	f107 020b 	add.w	r2, r7, #11
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	4611      	mov	r1, r2
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 f8fb 	bl	80037d6 <VL53L1X_CheckForDataReady>
 80035e0:	4603      	mov	r3, r0
 80035e2:	73fb      	strb	r3, [r7, #15]
		timeout_counter++;
 80035e4:	89bb      	ldrh	r3, [r7, #12]
 80035e6:	3301      	adds	r3, #1
 80035e8:	81bb      	strh	r3, [r7, #12]
		if (timeout_counter >= 1000)
 80035ea:	89bb      	ldrh	r3, [r7, #12]
 80035ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035f0:	d303      	bcc.n	80035fa <VL53L1X_SensorInit+0x8a>
		{
			status = (uint8_t)VL53L1X_ERROR_TIMEOUT;
 80035f2:	23ff      	movs	r3, #255	@ 0xff
 80035f4:	73fb      	strb	r3, [r7, #15]
			return status;
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
 80035f8:	e036      	b.n	8003668 <VL53L1X_SensorInit+0xf8>
		}
		status = VL53L1_WaitMs(dev, 1);
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2101      	movs	r1, #1
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fa54 	bl	8002aac <VL53L1_WaitMs>
 8003604:	4603      	mov	r3, r0
 8003606:	73fb      	strb	r3, [r7, #15]
	while (tmp == 0)
 8003608:	7afb      	ldrb	r3, [r7, #11]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0e1      	beq.n	80035d2 <VL53L1X_SensorInit+0x62>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	4618      	mov	r0, r3
 8003612:	f000 f82f 	bl	8003674 <VL53L1X_ClearInterrupt>
 8003616:	4603      	mov	r3, r0
 8003618:	461a      	mov	r2, r3
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	4313      	orrs	r3, r2
 800361e:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1X_StopRanging(dev);
 8003620:	88fb      	ldrh	r3, [r7, #6]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f8be 	bl	80037a4 <VL53L1X_StopRanging>
 8003628:	4603      	mov	r3, r0
 800362a:	461a      	mov	r2, r3
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	4313      	orrs	r3, r2
 8003630:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	2209      	movs	r2, #9
 8003636:	2108      	movs	r1, #8
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff f923 	bl	8002884 <VL53L1_WrByte>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003646:	4313      	orrs	r3, r2
 8003648:	b25b      	sxtb	r3, r3
 800364a:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 800364c:	88fb      	ldrh	r3, [r7, #6]
 800364e:	2200      	movs	r2, #0
 8003650:	210b      	movs	r1, #11
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff f916 	bl	8002884 <VL53L1_WrByte>
 8003658:	4603      	mov	r3, r0
 800365a:	461a      	mov	r2, r3
 800365c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003660:	4313      	orrs	r3, r2
 8003662:	b25b      	sxtb	r3, r3
 8003664:	73fb      	strb	r3, [r7, #15]
	return status;
 8003666:	7bfb      	ldrb	r3, [r7, #15]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	0800f7e4 	.word	0x0800f7e4

08003674 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 800367e:	2300      	movs	r3, #0
 8003680:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	2201      	movs	r2, #1
 8003686:	2186      	movs	r1, #134	@ 0x86
 8003688:	4618      	mov	r0, r3
 800368a:	f7ff f8fb 	bl	8002884 <VL53L1_WrByte>
 800368e:	4603      	mov	r3, r0
 8003690:	461a      	mov	r2, r3
 8003692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003696:	4313      	orrs	r3, r2
 8003698:	b25b      	sxtb	r3, r3
 800369a:	73fb      	strb	r3, [r7, #15]
	return status;
 800369c:	7bfb      	ldrb	r3, [r7, #15]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <VL53L1X_SetInterruptPolarity>:

VL53L1X_ERROR VL53L1X_SetInterruptPolarity(uint16_t dev, uint8_t NewPolarity)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	4603      	mov	r3, r0
 80036ae:	460a      	mov	r2, r1
 80036b0:	80fb      	strh	r3, [r7, #6]
 80036b2:	4613      	mov	r3, r2
 80036b4:	717b      	strb	r3, [r7, #5]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 80036b6:	2300      	movs	r3, #0
 80036b8:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80036ba:	f107 020e 	add.w	r2, r7, #14
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	2130      	movs	r1, #48	@ 0x30
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff f97a 	bl	80029bc <VL53L1_RdByte>
 80036c8:	4603      	mov	r3, r0
 80036ca:	461a      	mov	r2, r3
 80036cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	b25b      	sxtb	r3, r3
 80036d4:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0xEF;
 80036d6:	7bbb      	ldrb	r3, [r7, #14]
 80036d8:	f023 0310 	bic.w	r3, r3, #16
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	73bb      	strb	r3, [r7, #14]
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
 80036e0:	797b      	ldrb	r3, [r7, #5]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <VL53L1X_SetInterruptPolarity+0x48>
 80036ea:	2210      	movs	r2, #16
 80036ec:	e000      	b.n	80036f0 <VL53L1X_SetInterruptPolarity+0x4a>
 80036ee:	2200      	movs	r2, #0
 80036f0:	7bbb      	ldrb	r3, [r7, #14]
 80036f2:	b25b      	sxtb	r3, r3
 80036f4:	4313      	orrs	r3, r2
 80036f6:	b25b      	sxtb	r3, r3
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	2130      	movs	r1, #48	@ 0x30
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff f8c0 	bl	8002884 <VL53L1_WrByte>
 8003704:	4603      	mov	r3, r0
 8003706:	461a      	mov	r2, r3
 8003708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370c:	4313      	orrs	r3, r2
 800370e:	b25b      	sxtb	r3, r3
 8003710:	73fb      	strb	r3, [r7, #15]
	return status;
 8003712:	7bfb      	ldrb	r3, [r7, #15]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <VL53L1X_GetInterruptPolarity>:

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 800372c:	f107 020e 	add.w	r2, r7, #14
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	2130      	movs	r1, #48	@ 0x30
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff f941 	bl	80029bc <VL53L1_RdByte>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003742:	4313      	orrs	r3, r2
 8003744:	b25b      	sxtb	r3, r3
 8003746:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0x10;
 8003748:	7bbb      	ldrb	r3, [r7, #14]
 800374a:	f003 0310 	and.w	r3, r3, #16
 800374e:	b2db      	uxtb	r3, r3
 8003750:	73bb      	strb	r3, [r7, #14]
	*pInterruptPolarity = !(Temp>>4);
 8003752:	7bbb      	ldrb	r3, [r7, #14]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	bf0c      	ite	eq
 800375c:	2301      	moveq	r3, #1
 800375e:	2300      	movne	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	461a      	mov	r2, r3
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	701a      	strb	r2, [r3, #0]
	return status;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b084      	sub	sp, #16
 8003776:	af00      	add	r7, sp, #0
 8003778:	4603      	mov	r3, r0
 800377a:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8003780:	88fb      	ldrh	r3, [r7, #6]
 8003782:	2240      	movs	r2, #64	@ 0x40
 8003784:	2187      	movs	r1, #135	@ 0x87
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff f87c 	bl	8002884 <VL53L1_WrByte>
 800378c:	4603      	mov	r3, r0
 800378e:	461a      	mov	r2, r3
 8003790:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003794:	4313      	orrs	r3, r2
 8003796:	b25b      	sxtb	r3, r3
 8003798:	73fb      	strb	r3, [r7, #15]
	return status;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 80037b2:	88fb      	ldrh	r3, [r7, #6]
 80037b4:	2200      	movs	r2, #0
 80037b6:	2187      	movs	r1, #135	@ 0x87
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff f863 	bl	8002884 <VL53L1_WrByte>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	b25b      	sxtb	r3, r3
 80037ca:	73fb      	strb	r3, [r7, #15]
	return status;
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b084      	sub	sp, #16
 80037da:	af00      	add	r7, sp, #0
 80037dc:	4603      	mov	r3, r0
 80037de:	6039      	str	r1, [r7, #0]
 80037e0:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 80037e2:	2300      	movs	r3, #0
 80037e4:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 80037e6:	f107 020d 	add.w	r2, r7, #13
 80037ea:	88fb      	ldrh	r3, [r7, #6]
 80037ec:	4611      	mov	r1, r2
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff ff94 	bl	800371c <VL53L1X_GetInterruptPolarity>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 80037fe:	f107 020e 	add.w	r2, r7, #14
 8003802:	88fb      	ldrh	r3, [r7, #6]
 8003804:	2131      	movs	r1, #49	@ 0x31
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff f8d8 	bl	80029bc <VL53L1_RdByte>
 800380c:	4603      	mov	r3, r0
 800380e:	461a      	mov	r2, r3
 8003810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003814:	4313      	orrs	r3, r2
 8003816:	b25b      	sxtb	r3, r3
 8003818:	73fb      	strb	r3, [r7, #15]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 800381a:	7bfb      	ldrb	r3, [r7, #15]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10c      	bne.n	800383a <VL53L1X_CheckForDataReady+0x64>
		if ((Temp & 1) == IntPol)
 8003820:	7bbb      	ldrb	r3, [r7, #14]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	7b7a      	ldrb	r2, [r7, #13]
 8003828:	4293      	cmp	r3, r2
 800382a:	d103      	bne.n	8003834 <VL53L1X_CheckForDataReady+0x5e>
			*isDataReady = 1;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	2201      	movs	r2, #1
 8003830:	701a      	strb	r2, [r3, #0]
 8003832:	e002      	b.n	800383a <VL53L1X_CheckForDataReady+0x64>
		else
			*isDataReady = 0;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
	}
	return status;
 800383a:	7bfb      	ldrb	r3, [r7, #15]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <VL53L1X_SetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_SetTimingBudgetInMs(uint16_t dev, uint16_t TimingBudgetInMs)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	460a      	mov	r2, r1
 800384e:	80fb      	strh	r3, [r7, #6]
 8003850:	4613      	mov	r3, r2
 8003852:	80bb      	strh	r3, [r7, #4]
	uint16_t DM;
	VL53L1X_ERROR  status=0;
 8003854:	2300      	movs	r3, #0
 8003856:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetDistanceMode(dev, &DM);
 8003858:	f107 020c 	add.w	r2, r7, #12
 800385c:	88fb      	ldrh	r3, [r7, #6]
 800385e:	4611      	mov	r1, r2
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fa27 	bl	8003cb4 <VL53L1X_GetDistanceMode>
 8003866:	4603      	mov	r3, r0
 8003868:	461a      	mov	r2, r3
 800386a:	7bfb      	ldrb	r3, [r7, #15]
 800386c:	4313      	orrs	r3, r2
 800386e:	73fb      	strb	r3, [r7, #15]
	if (DM == 0)
 8003870:	89bb      	ldrh	r3, [r7, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <VL53L1X_SetTimingBudgetInMs+0x36>
		return 1;
 8003876:	2301      	movs	r3, #1
 8003878:	e0f5      	b.n	8003a66 <VL53L1X_SetTimingBudgetInMs+0x222>
	else if (DM == 1) {	/* Short DistanceMode */
 800387a:	89bb      	ldrh	r3, [r7, #12]
 800387c:	2b01      	cmp	r3, #1
 800387e:	f040 8082 	bne.w	8003986 <VL53L1X_SetTimingBudgetInMs+0x142>
		switch (TimingBudgetInMs) {
 8003882:	88bb      	ldrh	r3, [r7, #4]
 8003884:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003888:	d06b      	beq.n	8003962 <VL53L1X_SetTimingBudgetInMs+0x11e>
 800388a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800388e:	dc77      	bgt.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8003890:	2bc8      	cmp	r3, #200	@ 0xc8
 8003892:	d057      	beq.n	8003944 <VL53L1X_SetTimingBudgetInMs+0x100>
 8003894:	2bc8      	cmp	r3, #200	@ 0xc8
 8003896:	dc73      	bgt.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8003898:	2b64      	cmp	r3, #100	@ 0x64
 800389a:	d044      	beq.n	8003926 <VL53L1X_SetTimingBudgetInMs+0xe2>
 800389c:	2b64      	cmp	r3, #100	@ 0x64
 800389e:	dc6f      	bgt.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
 80038a0:	2b32      	cmp	r3, #50	@ 0x32
 80038a2:	d031      	beq.n	8003908 <VL53L1X_SetTimingBudgetInMs+0xc4>
 80038a4:	2b32      	cmp	r3, #50	@ 0x32
 80038a6:	dc6b      	bgt.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
 80038a8:	2b21      	cmp	r3, #33	@ 0x21
 80038aa:	d020      	beq.n	80038ee <VL53L1X_SetTimingBudgetInMs+0xaa>
 80038ac:	2b21      	cmp	r3, #33	@ 0x21
 80038ae:	dc67      	bgt.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
 80038b0:	2b0f      	cmp	r3, #15
 80038b2:	d002      	beq.n	80038ba <VL53L1X_SetTimingBudgetInMs+0x76>
 80038b4:	2b14      	cmp	r3, #20
 80038b6:	d00d      	beq.n	80038d4 <VL53L1X_SetTimingBudgetInMs+0x90>
 80038b8:	e062      	b.n	8003980 <VL53L1X_SetTimingBudgetInMs+0x13c>
		case 15: /* only available in short distance mode */
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80038ba:	88fb      	ldrh	r3, [r7, #6]
 80038bc:	221d      	movs	r2, #29
 80038be:	215e      	movs	r1, #94	@ 0x5e
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff f80b 	bl	80028dc <VL53L1_WrWord>
					0x01D);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80038c6:	88fb      	ldrh	r3, [r7, #6]
 80038c8:	2227      	movs	r2, #39	@ 0x27
 80038ca:	2161      	movs	r1, #97	@ 0x61
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff f805 	bl	80028dc <VL53L1_WrWord>
					0x0027);
			break;
 80038d2:	e0c7      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	2251      	movs	r2, #81	@ 0x51
 80038d8:	215e      	movs	r1, #94	@ 0x5e
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fe fffe 	bl	80028dc <VL53L1_WrWord>
					0x0051);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	226e      	movs	r2, #110	@ 0x6e
 80038e4:	2161      	movs	r1, #97	@ 0x61
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe fff8 	bl	80028dc <VL53L1_WrWord>
					0x006E);
			break;
 80038ec:	e0ba      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80038ee:	88fb      	ldrh	r3, [r7, #6]
 80038f0:	22d6      	movs	r2, #214	@ 0xd6
 80038f2:	215e      	movs	r1, #94	@ 0x5e
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7fe fff1 	bl	80028dc <VL53L1_WrWord>
					0x00D6);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80038fa:	88fb      	ldrh	r3, [r7, #6]
 80038fc:	226e      	movs	r2, #110	@ 0x6e
 80038fe:	2161      	movs	r1, #97	@ 0x61
 8003900:	4618      	mov	r0, r3
 8003902:	f7fe ffeb 	bl	80028dc <VL53L1_WrWord>
					0x006E);
			break;
 8003906:	e0ad      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003908:	88fb      	ldrh	r3, [r7, #6]
 800390a:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 800390e:	215e      	movs	r1, #94	@ 0x5e
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe ffe3 	bl	80028dc <VL53L1_WrWord>
					0x1AE);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003916:	88fb      	ldrh	r3, [r7, #6]
 8003918:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800391c:	2161      	movs	r1, #97	@ 0x61
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe ffdc 	bl	80028dc <VL53L1_WrWord>
					0x01E8);
			break;
 8003924:	e09e      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003926:	88fb      	ldrh	r3, [r7, #6]
 8003928:	f240 22e1 	movw	r2, #737	@ 0x2e1
 800392c:	215e      	movs	r1, #94	@ 0x5e
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe ffd4 	bl	80028dc <VL53L1_WrWord>
					0x02E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800393a:	2161      	movs	r1, #97	@ 0x61
 800393c:	4618      	mov	r0, r3
 800393e:	f7fe ffcd 	bl	80028dc <VL53L1_WrWord>
					0x0388);
			break;
 8003942:	e08f      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003944:	88fb      	ldrh	r3, [r7, #6]
 8003946:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800394a:	215e      	movs	r1, #94	@ 0x5e
 800394c:	4618      	mov	r0, r3
 800394e:	f7fe ffc5 	bl	80028dc <VL53L1_WrWord>
					0x03E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003952:	88fb      	ldrh	r3, [r7, #6]
 8003954:	f240 4296 	movw	r2, #1174	@ 0x496
 8003958:	2161      	movs	r1, #97	@ 0x61
 800395a:	4618      	mov	r0, r3
 800395c:	f7fe ffbe 	bl	80028dc <VL53L1_WrWord>
					0x0496);
			break;
 8003960:	e080      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	f240 5291 	movw	r2, #1425	@ 0x591
 8003968:	215e      	movs	r1, #94	@ 0x5e
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe ffb6 	bl	80028dc <VL53L1_WrWord>
					0x0591);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	f240 52c1 	movw	r2, #1473	@ 0x5c1
 8003976:	2161      	movs	r1, #97	@ 0x61
 8003978:	4618      	mov	r0, r3
 800397a:	f7fe ffaf 	bl	80028dc <VL53L1_WrWord>
					0x05C1);
			break;
 800397e:	e071      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
			break;
 8003984:	e06e      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		}
	} else {
		switch (TimingBudgetInMs) {
 8003986:	88bb      	ldrh	r3, [r7, #4]
 8003988:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800398c:	d058      	beq.n	8003a40 <VL53L1X_SetTimingBudgetInMs+0x1fc>
 800398e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003992:	dc64      	bgt.n	8003a5e <VL53L1X_SetTimingBudgetInMs+0x21a>
 8003994:	2bc8      	cmp	r3, #200	@ 0xc8
 8003996:	d044      	beq.n	8003a22 <VL53L1X_SetTimingBudgetInMs+0x1de>
 8003998:	2bc8      	cmp	r3, #200	@ 0xc8
 800399a:	dc60      	bgt.n	8003a5e <VL53L1X_SetTimingBudgetInMs+0x21a>
 800399c:	2b64      	cmp	r3, #100	@ 0x64
 800399e:	d031      	beq.n	8003a04 <VL53L1X_SetTimingBudgetInMs+0x1c0>
 80039a0:	2b64      	cmp	r3, #100	@ 0x64
 80039a2:	dc5c      	bgt.n	8003a5e <VL53L1X_SetTimingBudgetInMs+0x21a>
 80039a4:	2b32      	cmp	r3, #50	@ 0x32
 80039a6:	d020      	beq.n	80039ea <VL53L1X_SetTimingBudgetInMs+0x1a6>
 80039a8:	2b32      	cmp	r3, #50	@ 0x32
 80039aa:	dc58      	bgt.n	8003a5e <VL53L1X_SetTimingBudgetInMs+0x21a>
 80039ac:	2b14      	cmp	r3, #20
 80039ae:	d002      	beq.n	80039b6 <VL53L1X_SetTimingBudgetInMs+0x172>
 80039b0:	2b21      	cmp	r3, #33	@ 0x21
 80039b2:	d00d      	beq.n	80039d0 <VL53L1X_SetTimingBudgetInMs+0x18c>
 80039b4:	e053      	b.n	8003a5e <VL53L1X_SetTimingBudgetInMs+0x21a>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	221e      	movs	r2, #30
 80039ba:	215e      	movs	r1, #94	@ 0x5e
 80039bc:	4618      	mov	r0, r3
 80039be:	f7fe ff8d 	bl	80028dc <VL53L1_WrWord>
					0x001E);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	2222      	movs	r2, #34	@ 0x22
 80039c6:	2161      	movs	r1, #97	@ 0x61
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fe ff87 	bl	80028dc <VL53L1_WrWord>
					0x0022);
			break;
 80039ce:	e049      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	2260      	movs	r2, #96	@ 0x60
 80039d4:	215e      	movs	r1, #94	@ 0x5e
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fe ff80 	bl	80028dc <VL53L1_WrWord>
					0x0060);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	226e      	movs	r2, #110	@ 0x6e
 80039e0:	2161      	movs	r1, #97	@ 0x61
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fe ff7a 	bl	80028dc <VL53L1_WrWord>
					0x006E);
			break;
 80039e8:	e03c      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80039ea:	88fb      	ldrh	r3, [r7, #6]
 80039ec:	22ad      	movs	r2, #173	@ 0xad
 80039ee:	215e      	movs	r1, #94	@ 0x5e
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fe ff73 	bl	80028dc <VL53L1_WrWord>
					0x00AD);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80039f6:	88fb      	ldrh	r3, [r7, #6]
 80039f8:	22c6      	movs	r2, #198	@ 0xc6
 80039fa:	2161      	movs	r1, #97	@ 0x61
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fe ff6d 	bl	80028dc <VL53L1_WrWord>
					0x00C6);
			break;
 8003a02:	e02f      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003a04:	88fb      	ldrh	r3, [r7, #6]
 8003a06:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8003a0a:	215e      	movs	r1, #94	@ 0x5e
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fe ff65 	bl	80028dc <VL53L1_WrWord>
					0x01CC);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	f44f 72f5 	mov.w	r2, #490	@ 0x1ea
 8003a18:	2161      	movs	r1, #97	@ 0x61
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe ff5e 	bl	80028dc <VL53L1_WrWord>
					0x01EA);
			break;
 8003a20:	e020      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003a22:	88fb      	ldrh	r3, [r7, #6]
 8003a24:	f240 22d9 	movw	r2, #729	@ 0x2d9
 8003a28:	215e      	movs	r1, #94	@ 0x5e
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fe ff56 	bl	80028dc <VL53L1_WrWord>
					0x02D9);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003a30:	88fb      	ldrh	r3, [r7, #6]
 8003a32:	f44f 723e 	mov.w	r2, #760	@ 0x2f8
 8003a36:	2161      	movs	r1, #97	@ 0x61
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fe ff4f 	bl	80028dc <VL53L1_WrWord>
					0x02F8);
			break;
 8003a3e:	e011      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	f240 428f 	movw	r2, #1167	@ 0x48f
 8003a46:	215e      	movs	r1, #94	@ 0x5e
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe ff47 	bl	80028dc <VL53L1_WrWord>
					0x048F);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003a4e:	88fb      	ldrh	r3, [r7, #6]
 8003a50:	f240 42a4 	movw	r2, #1188	@ 0x4a4
 8003a54:	2161      	movs	r1, #97	@ 0x61
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fe ff40 	bl	80028dc <VL53L1_WrWord>
					0x04A4);
			break;
 8003a5c:	e002      	b.n	8003a64 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
			break;
 8003a62:	bf00      	nop
		}
	}
	return status;
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <VL53L1X_GetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_GetTimingBudgetInMs(uint16_t dev, uint16_t *pTimingBudget)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b084      	sub	sp, #16
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	4603      	mov	r3, r0
 8003a76:	6039      	str	r1, [r7, #0]
 8003a78:	80fb      	strh	r3, [r7, #6]
	uint16_t Temp;
	VL53L1X_ERROR status = 0;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 8003a7e:	f107 020c 	add.w	r2, r7, #12
 8003a82:	88fb      	ldrh	r3, [r7, #6]
 8003a84:	215e      	movs	r1, #94	@ 0x5e
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fe ffd0 	bl	8002a2c <VL53L1_RdWord>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	b25b      	sxtb	r3, r3
 8003a98:	73fb      	strb	r3, [r7, #15]
	switch (Temp) {
 8003a9a:	89bb      	ldrh	r3, [r7, #12]
 8003a9c:	f240 5291 	movw	r2, #1425	@ 0x591
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d05b      	beq.n	8003b5c <VL53L1X_GetTimingBudgetInMs+0xee>
 8003aa4:	f240 5291 	movw	r2, #1425	@ 0x591
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	dc5c      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003aac:	f240 428f 	movw	r2, #1167	@ 0x48f
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d053      	beq.n	8003b5c <VL53L1X_GetTimingBudgetInMs+0xee>
 8003ab4:	f5b3 6f92 	cmp.w	r3, #1168	@ 0x490
 8003ab8:	da55      	bge.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003aba:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d048      	beq.n	8003b54 <VL53L1X_GetTimingBudgetInMs+0xe6>
 8003ac2:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	dc4d      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003aca:	f240 22e1 	movw	r2, #737	@ 0x2e1
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d03c      	beq.n	8003b4c <VL53L1X_GetTimingBudgetInMs+0xde>
 8003ad2:	f240 22e1 	movw	r2, #737	@ 0x2e1
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	dc45      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003ada:	f240 22d9 	movw	r2, #729	@ 0x2d9
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d038      	beq.n	8003b54 <VL53L1X_GetTimingBudgetInMs+0xe6>
 8003ae2:	f240 22d9 	movw	r2, #729	@ 0x2d9
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	dc3d      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003aea:	f5b3 7fe6 	cmp.w	r3, #460	@ 0x1cc
 8003aee:	d02d      	beq.n	8003b4c <VL53L1X_GetTimingBudgetInMs+0xde>
 8003af0:	f5b3 7fe6 	cmp.w	r3, #460	@ 0x1cc
 8003af4:	dc37      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003af6:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 8003afa:	d023      	beq.n	8003b44 <VL53L1X_GetTimingBudgetInMs+0xd6>
 8003afc:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 8003b00:	dc31      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003b02:	2bd6      	cmp	r3, #214	@ 0xd6
 8003b04:	d01a      	beq.n	8003b3c <VL53L1X_GetTimingBudgetInMs+0xce>
 8003b06:	2bd6      	cmp	r3, #214	@ 0xd6
 8003b08:	dc2d      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003b0a:	2bad      	cmp	r3, #173	@ 0xad
 8003b0c:	d01a      	beq.n	8003b44 <VL53L1X_GetTimingBudgetInMs+0xd6>
 8003b0e:	2bad      	cmp	r3, #173	@ 0xad
 8003b10:	dc29      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003b12:	2b60      	cmp	r3, #96	@ 0x60
 8003b14:	d012      	beq.n	8003b3c <VL53L1X_GetTimingBudgetInMs+0xce>
 8003b16:	2b60      	cmp	r3, #96	@ 0x60
 8003b18:	dc25      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003b1a:	2b51      	cmp	r3, #81	@ 0x51
 8003b1c:	d00a      	beq.n	8003b34 <VL53L1X_GetTimingBudgetInMs+0xc6>
 8003b1e:	2b51      	cmp	r3, #81	@ 0x51
 8003b20:	dc21      	bgt.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8003b22:	2b1d      	cmp	r3, #29
 8003b24:	d002      	beq.n	8003b2c <VL53L1X_GetTimingBudgetInMs+0xbe>
 8003b26:	2b1e      	cmp	r3, #30
 8003b28:	d004      	beq.n	8003b34 <VL53L1X_GetTimingBudgetInMs+0xc6>
 8003b2a:	e01c      	b.n	8003b66 <VL53L1X_GetTimingBudgetInMs+0xf8>
		case 0x001D :
			*pTimingBudget = 15;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	220f      	movs	r2, #15
 8003b30:	801a      	strh	r2, [r3, #0]
			break;
 8003b32:	e01d      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x0051 :
		case 0x001E :
			*pTimingBudget = 20;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2214      	movs	r2, #20
 8003b38:	801a      	strh	r2, [r3, #0]
			break;
 8003b3a:	e019      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x00D6 :
		case 0x0060 :
			*pTimingBudget = 33;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2221      	movs	r2, #33	@ 0x21
 8003b40:	801a      	strh	r2, [r3, #0]
			break;
 8003b42:	e015      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x1AE :
		case 0x00AD :
			*pTimingBudget = 50;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2232      	movs	r2, #50	@ 0x32
 8003b48:	801a      	strh	r2, [r3, #0]
			break;
 8003b4a:	e011      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x02E1 :
		case 0x01CC :
			*pTimingBudget = 100;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2264      	movs	r2, #100	@ 0x64
 8003b50:	801a      	strh	r2, [r3, #0]
			break;
 8003b52:	e00d      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x03E1 :
		case 0x02D9 :
			*pTimingBudget = 200;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	22c8      	movs	r2, #200	@ 0xc8
 8003b58:	801a      	strh	r2, [r3, #0]
			break;
 8003b5a:	e009      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x0591 :
		case 0x048F :
			*pTimingBudget = 500;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003b62:	801a      	strh	r2, [r3, #0]
			break;
 8003b64:	e004      	b.n	8003b70 <VL53L1X_GetTimingBudgetInMs+0x102>
		default:
			status = 1;
 8003b66:	2301      	movs	r3, #1
 8003b68:	73fb      	strb	r3, [r7, #15]
			*pTimingBudget = 0;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	801a      	strh	r2, [r3, #0]
	}
	return status;
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <VL53L1X_SetDistanceMode>:

VL53L1X_ERROR VL53L1X_SetDistanceMode(uint16_t dev, uint16_t DM)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b084      	sub	sp, #16
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	4603      	mov	r3, r0
 8003b82:	460a      	mov	r2, r1
 8003b84:	80fb      	strh	r3, [r7, #6]
 8003b86:	4613      	mov	r3, r2
 8003b88:	80bb      	strh	r3, [r7, #4]
	uint16_t TB;
	VL53L1X_ERROR status = 0;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetTimingBudgetInMs(dev, &TB);
 8003b8e:	f107 020c 	add.w	r2, r7, #12
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	4611      	mov	r1, r2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff ff69 	bl	8003a6e <VL53L1X_GetTimingBudgetInMs>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	73fb      	strb	r3, [r7, #15]
	if (status != 0)
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <VL53L1X_SetDistanceMode+0x36>
		return 1;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e07d      	b.n	8003cac <VL53L1X_SetDistanceMode+0x132>
	switch (DM) {
 8003bb0:	88bb      	ldrh	r3, [r7, #4]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d002      	beq.n	8003bbc <VL53L1X_SetDistanceMode+0x42>
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d033      	beq.n	8003c22 <VL53L1X_SetDistanceMode+0xa8>
 8003bba:	e065      	b.n	8003c88 <VL53L1X_SetDistanceMode+0x10e>
	case 1:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x14);
 8003bbc:	88fb      	ldrh	r3, [r7, #6]
 8003bbe:	2214      	movs	r2, #20
 8003bc0:	214b      	movs	r1, #75	@ 0x4b
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe fe5e 	bl	8002884 <VL53L1_WrByte>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x07);
 8003bcc:	88fb      	ldrh	r3, [r7, #6]
 8003bce:	2207      	movs	r2, #7
 8003bd0:	2160      	movs	r1, #96	@ 0x60
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe fe56 	bl	8002884 <VL53L1_WrByte>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x05);
 8003bdc:	88fb      	ldrh	r3, [r7, #6]
 8003bde:	2205      	movs	r2, #5
 8003be0:	2163      	movs	r1, #99	@ 0x63
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe fe4e 	bl	8002884 <VL53L1_WrByte>
 8003be8:	4603      	mov	r3, r0
 8003bea:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0x38);
 8003bec:	88fb      	ldrh	r3, [r7, #6]
 8003bee:	2238      	movs	r2, #56	@ 0x38
 8003bf0:	2169      	movs	r1, #105	@ 0x69
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fe fe46 	bl	8002884 <VL53L1_WrByte>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0705);
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	f240 7205 	movw	r2, #1797	@ 0x705
 8003c02:	2178      	movs	r1, #120	@ 0x78
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fe fe69 	bl	80028dc <VL53L1_WrWord>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0606);
 8003c0e:	88fb      	ldrh	r3, [r7, #6]
 8003c10:	f240 6206 	movw	r2, #1542	@ 0x606
 8003c14:	217a      	movs	r1, #122	@ 0x7a
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe fe60 	bl	80028dc <VL53L1_WrWord>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	73fb      	strb	r3, [r7, #15]
		break;
 8003c20:	e035      	b.n	8003c8e <VL53L1X_SetDistanceMode+0x114>
	case 2:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x0A);
 8003c22:	88fb      	ldrh	r3, [r7, #6]
 8003c24:	220a      	movs	r2, #10
 8003c26:	214b      	movs	r1, #75	@ 0x4b
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe fe2b 	bl	8002884 <VL53L1_WrByte>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x0F);
 8003c32:	88fb      	ldrh	r3, [r7, #6]
 8003c34:	220f      	movs	r2, #15
 8003c36:	2160      	movs	r1, #96	@ 0x60
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe fe23 	bl	8002884 <VL53L1_WrByte>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x0D);
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	220d      	movs	r2, #13
 8003c46:	2163      	movs	r1, #99	@ 0x63
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fe fe1b 	bl	8002884 <VL53L1_WrByte>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0xB8);
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	22b8      	movs	r2, #184	@ 0xb8
 8003c56:	2169      	movs	r1, #105	@ 0x69
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fe fe13 	bl	8002884 <VL53L1_WrByte>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0F0D);
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	f640 720d 	movw	r2, #3853	@ 0xf0d
 8003c68:	2178      	movs	r1, #120	@ 0x78
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe fe36 	bl	80028dc <VL53L1_WrWord>
 8003c70:	4603      	mov	r3, r0
 8003c72:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0E0E);
 8003c74:	88fb      	ldrh	r3, [r7, #6]
 8003c76:	f640 620e 	movw	r2, #3598	@ 0xe0e
 8003c7a:	217a      	movs	r1, #122	@ 0x7a
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fe fe2d 	bl	80028dc <VL53L1_WrWord>
 8003c82:	4603      	mov	r3, r0
 8003c84:	73fb      	strb	r3, [r7, #15]
		break;
 8003c86:	e002      	b.n	8003c8e <VL53L1X_SetDistanceMode+0x114>
	default:
		status = 1;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
		break;
 8003c8c:	bf00      	nop
	}

	if (status == 0)
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10a      	bne.n	8003caa <VL53L1X_SetDistanceMode+0x130>
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8003c94:	89ba      	ldrh	r2, [r7, #12]
 8003c96:	88fb      	ldrh	r3, [r7, #6]
 8003c98:	4611      	mov	r1, r2
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fdd2 	bl	8003844 <VL53L1X_SetTimingBudgetInMs>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	73fb      	strb	r3, [r7, #15]
	return status;
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <VL53L1X_GetDistanceMode>:

VL53L1X_ERROR VL53L1X_GetDistanceMode(uint16_t dev, uint16_t *DM)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	6039      	str	r1, [r7, #0]
 8003cbe:	80fb      	strh	r3, [r7, #6]
	uint8_t TempDM, status=0;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 8003cc4:	f107 020e 	add.w	r2, r7, #14
 8003cc8:	88fb      	ldrh	r3, [r7, #6]
 8003cca:	214b      	movs	r1, #75	@ 0x4b
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fe fe75 	bl	80029bc <VL53L1_RdByte>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	b25b      	sxtb	r3, r3
 8003cde:	73fb      	strb	r3, [r7, #15]
	if (TempDM == 0x14)
 8003ce0:	7bbb      	ldrb	r3, [r7, #14]
 8003ce2:	2b14      	cmp	r3, #20
 8003ce4:	d102      	bne.n	8003cec <VL53L1X_GetDistanceMode+0x38>
		*DM=1;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	801a      	strh	r2, [r3, #0]
	if(TempDM == 0x0A)
 8003cec:	7bbb      	ldrb	r3, [r7, #14]
 8003cee:	2b0a      	cmp	r3, #10
 8003cf0:	d102      	bne.n	8003cf8 <VL53L1X_GetDistanceMode+0x44>
		*DM=2;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	801a      	strh	r2, [r3, #0]
	return status;
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	0000      	movs	r0, r0
 8003d04:	0000      	movs	r0, r0
	...

08003d08 <VL53L1X_SetInterMeasurementInMs>:

VL53L1X_ERROR VL53L1X_SetInterMeasurementInMs(uint16_t dev, uint32_t InterMeasMs)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	4603      	mov	r3, r0
 8003d10:	6039      	str	r1, [r7, #0]
 8003d12:	80fb      	strh	r3, [r7, #6]
	uint16_t ClockPLL;
	VL53L1X_ERROR status = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8003d18:	f107 020c 	add.w	r2, r7, #12
 8003d1c:	88fb      	ldrh	r3, [r7, #6]
 8003d1e:	21de      	movs	r1, #222	@ 0xde
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe fe83 	bl	8002a2c <VL53L1_RdWord>
 8003d26:	4603      	mov	r3, r0
 8003d28:	461a      	mov	r2, r3
 8003d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	73fb      	strb	r3, [r7, #15]
	ClockPLL = ClockPLL&0x3FF;
 8003d34:	89bb      	ldrh	r3, [r7, #12]
 8003d36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	81bb      	strh	r3, [r7, #12]
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 8003d3e:	89bb      	ldrh	r3, [r7, #12]
 8003d40:	461a      	mov	r2, r3
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	fb02 f303 	mul.w	r3, r2, r3
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7fc fbdf 	bl	800050c <__aeabi_ui2d>
 8003d4e:	a30c      	add	r3, pc, #48	@ (adr r3, 8003d80 <VL53L1X_SetInterMeasurementInMs+0x78>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	f7fc fc54 	bl	8000600 <__aeabi_dmul>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
 8003d60:	f7fc ff26 	bl	8000bb0 <__aeabi_d2uiz>
 8003d64:	4602      	mov	r2, r0
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	216c      	movs	r1, #108	@ 0x6c
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe fdea 	bl	8002944 <VL53L1_WrDWord>
	return status;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]

}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	f3af 8000 	nop.w
 8003d80:	33333333 	.word	0x33333333
 8003d84:	3ff13333 	.word	0x3ff13333

08003d88 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	6039      	str	r1, [r7, #0]
 8003d92:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8003d94:	2300      	movs	r3, #0
 8003d96:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73bb      	strb	r3, [r7, #14]

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8003d9c:	f107 020e 	add.w	r2, r7, #14
 8003da0:	88fb      	ldrh	r3, [r7, #6]
 8003da2:	21e5      	movs	r1, #229	@ 0xe5
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fe fe09 	bl	80029bc <VL53L1_RdByte>
 8003daa:	4603      	mov	r3, r0
 8003dac:	461a      	mov	r2, r3
 8003dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	b25b      	sxtb	r3, r3
 8003db6:	73fb      	strb	r3, [r7, #15]
	*state = tmp;
 8003db8:	7bba      	ldrb	r2, [r7, #14]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	701a      	strb	r2, [r3, #0]
	return status;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dcc:	4b12      	ldr	r3, [pc, #72]	@ (8003e18 <HAL_Init+0x50>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a11      	ldr	r2, [pc, #68]	@ (8003e18 <HAL_Init+0x50>)
 8003dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dd8:	2003      	movs	r0, #3
 8003dda:	f000 f96e 	bl	80040ba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003dde:	f002 fb5b 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8003de2:	4602      	mov	r2, r0
 8003de4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e1c <HAL_Init+0x54>)
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f003 030f 	and.w	r3, r3, #15
 8003dec:	490c      	ldr	r1, [pc, #48]	@ (8003e20 <HAL_Init+0x58>)
 8003dee:	5ccb      	ldrb	r3, [r1, r3]
 8003df0:	fa22 f303 	lsr.w	r3, r2, r3
 8003df4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e24 <HAL_Init+0x5c>)
 8003df6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003df8:	2004      	movs	r0, #4
 8003dfa:	f000 f9a5 	bl	8004148 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003dfe:	200f      	movs	r0, #15
 8003e00:	f000 f812 	bl	8003e28 <HAL_InitTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e002      	b.n	8003e14 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003e0e:	f7fe f8ed 	bl	8001fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40022000 	.word	0x40022000
 8003e1c:	46020c00 	.word	0x46020c00
 8003e20:	0800f78c 	.word	0x0800f78c
 8003e24:	20000008 	.word	0x20000008

08003e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003e34:	4b33      	ldr	r3, [pc, #204]	@ (8003f04 <HAL_InitTick+0xdc>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e05c      	b.n	8003efa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003e40:	4b31      	ldr	r3, [pc, #196]	@ (8003f08 <HAL_InitTick+0xe0>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d10c      	bne.n	8003e66 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003e4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003f0c <HAL_InitTick+0xe4>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	4b2c      	ldr	r3, [pc, #176]	@ (8003f04 <HAL_InitTick+0xdc>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	4619      	mov	r1, r3
 8003e56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	e037      	b.n	8003ed6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003e66:	f000 f9c7 	bl	80041f8 <HAL_SYSTICK_GetCLKSourceConfig>
 8003e6a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d023      	beq.n	8003eba <HAL_InitTick+0x92>
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d82d      	bhi.n	8003ed4 <HAL_InitTick+0xac>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_InitTick+0x5e>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d00d      	beq.n	8003ea0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003e84:	e026      	b.n	8003ed4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003e86:	4b21      	ldr	r3, [pc, #132]	@ (8003f0c <HAL_InitTick+0xe4>)
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003f04 <HAL_InitTick+0xdc>)
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	4619      	mov	r1, r3
 8003e90:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003e94:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9c:	60fb      	str	r3, [r7, #12]
        break;
 8003e9e:	e01a      	b.n	8003ed6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003ea0:	4b18      	ldr	r3, [pc, #96]	@ (8003f04 <HAL_InitTick+0xdc>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003eaa:	fbb3 f3f2 	udiv	r3, r3, r2
 8003eae:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	60fb      	str	r3, [r7, #12]
        break;
 8003eb8:	e00d      	b.n	8003ed6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003eba:	4b12      	ldr	r3, [pc, #72]	@ (8003f04 <HAL_InitTick+0xdc>)
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ec4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ec8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed0:	60fb      	str	r3, [r7, #12]
        break;
 8003ed2:	e000      	b.n	8003ed6 <HAL_InitTick+0xae>
        break;
 8003ed4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f914 	bl	8004104 <HAL_SYSTICK_Config>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e009      	b.n	8003efa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	f04f 30ff 	mov.w	r0, #4294967295
 8003eee:	f000 f8ef 	bl	80040d0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003ef2:	4a07      	ldr	r2, [pc, #28]	@ (8003f10 <HAL_InitTick+0xe8>)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000010 	.word	0x20000010
 8003f08:	e000e010 	.word	0xe000e010
 8003f0c:	20000008 	.word	0x20000008
 8003f10:	2000000c 	.word	0x2000000c

08003f14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f18:	4b06      	ldr	r3, [pc, #24]	@ (8003f34 <HAL_IncTick+0x20>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <HAL_IncTick+0x24>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4413      	add	r3, r2
 8003f24:	4a04      	ldr	r2, [pc, #16]	@ (8003f38 <HAL_IncTick+0x24>)
 8003f26:	6013      	str	r3, [r2, #0]
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000010 	.word	0x20000010
 8003f38:	200006bc 	.word	0x200006bc

08003f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f40:	4b03      	ldr	r3, [pc, #12]	@ (8003f50 <HAL_GetTick+0x14>)
 8003f42:	681b      	ldr	r3, [r3, #0]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	200006bc 	.word	0x200006bc

08003f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f5c:	f7ff ffee 	bl	8003f3c <HAL_GetTick>
 8003f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6c:	d005      	beq.n	8003f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f98 <HAL_Delay+0x44>)
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4413      	add	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f7a:	bf00      	nop
 8003f7c:	f7ff ffde 	bl	8003f3c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d8f7      	bhi.n	8003f7c <HAL_Delay+0x28>
  {
  }
}
 8003f8c:	bf00      	nop
 8003f8e:	bf00      	nop
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000010 	.word	0x20000010

08003f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fac:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fb8:	4013      	ands	r3, r2
 8003fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fce:	4a04      	ldr	r2, [pc, #16]	@ (8003fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	60d3      	str	r3, [r2, #12]
}
 8003fd4:	bf00      	nop
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	e000ed00 	.word	0xe000ed00

08003fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fe8:	4b04      	ldr	r3, [pc, #16]	@ (8003ffc <__NVIC_GetPriorityGrouping+0x18>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	0a1b      	lsrs	r3, r3, #8
 8003fee:	f003 0307 	and.w	r3, r3, #7
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	e000ed00 	.word	0xe000ed00

08004000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800400c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004010:	2b00      	cmp	r3, #0
 8004012:	db0a      	blt.n	800402a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	b2da      	uxtb	r2, r3
 8004018:	490c      	ldr	r1, [pc, #48]	@ (800404c <__NVIC_SetPriority+0x4c>)
 800401a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401e:	0112      	lsls	r2, r2, #4
 8004020:	b2d2      	uxtb	r2, r2
 8004022:	440b      	add	r3, r1
 8004024:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004028:	e00a      	b.n	8004040 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	b2da      	uxtb	r2, r3
 800402e:	4908      	ldr	r1, [pc, #32]	@ (8004050 <__NVIC_SetPriority+0x50>)
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	3b04      	subs	r3, #4
 8004038:	0112      	lsls	r2, r2, #4
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	440b      	add	r3, r1
 800403e:	761a      	strb	r2, [r3, #24]
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	e000e100 	.word	0xe000e100
 8004050:	e000ed00 	.word	0xe000ed00

08004054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004054:	b480      	push	{r7}
 8004056:	b089      	sub	sp, #36	@ 0x24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	f1c3 0307 	rsb	r3, r3, #7
 800406e:	2b04      	cmp	r3, #4
 8004070:	bf28      	it	cs
 8004072:	2304      	movcs	r3, #4
 8004074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3304      	adds	r3, #4
 800407a:	2b06      	cmp	r3, #6
 800407c:	d902      	bls.n	8004084 <NVIC_EncodePriority+0x30>
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3b03      	subs	r3, #3
 8004082:	e000      	b.n	8004086 <NVIC_EncodePriority+0x32>
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004088:	f04f 32ff 	mov.w	r2, #4294967295
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43da      	mvns	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	401a      	ands	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800409c:	f04f 31ff 	mov.w	r1, #4294967295
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	fa01 f303 	lsl.w	r3, r1, r3
 80040a6:	43d9      	mvns	r1, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040ac:	4313      	orrs	r3, r2
         );
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3724      	adds	r7, #36	@ 0x24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff ff6a 	bl	8003f9c <__NVIC_SetPriorityGrouping>
}
 80040c8:	bf00      	nop
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
 80040dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040de:	f7ff ff81 	bl	8003fe4 <__NVIC_GetPriorityGrouping>
 80040e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	68b9      	ldr	r1, [r7, #8]
 80040e8:	6978      	ldr	r0, [r7, #20]
 80040ea:	f7ff ffb3 	bl	8004054 <NVIC_EncodePriority>
 80040ee:	4602      	mov	r2, r0
 80040f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff ff82 	bl	8004000 <__NVIC_SetPriority>
}
 80040fc:	bf00      	nop
 80040fe:	3718      	adds	r7, #24
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3b01      	subs	r3, #1
 8004110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004114:	d301      	bcc.n	800411a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004116:	2301      	movs	r3, #1
 8004118:	e00d      	b.n	8004136 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800411a:	4a0a      	ldr	r2, [pc, #40]	@ (8004144 <HAL_SYSTICK_Config+0x40>)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3b01      	subs	r3, #1
 8004120:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004122:	4b08      	ldr	r3, [pc, #32]	@ (8004144 <HAL_SYSTICK_Config+0x40>)
 8004124:	2200      	movs	r2, #0
 8004126:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004128:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <HAL_SYSTICK_Config+0x40>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a05      	ldr	r2, [pc, #20]	@ (8004144 <HAL_SYSTICK_Config+0x40>)
 800412e:	f043 0303 	orr.w	r3, r3, #3
 8004132:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	e000e010 	.word	0xe000e010

08004148 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b04      	cmp	r3, #4
 8004154:	d844      	bhi.n	80041e0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004156:	a201      	add	r2, pc, #4	@ (adr r2, 800415c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415c:	0800417f 	.word	0x0800417f
 8004160:	0800419d 	.word	0x0800419d
 8004164:	080041bf 	.word	0x080041bf
 8004168:	080041e1 	.word	0x080041e1
 800416c:	08004171 	.word	0x08004171
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004170:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004176:	f043 0304 	orr.w	r3, r3, #4
 800417a:	6013      	str	r3, [r2, #0]
      break;
 800417c:	e031      	b.n	80041e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800417e:	4b1c      	ldr	r3, [pc, #112]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a1b      	ldr	r2, [pc, #108]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004184:	f023 0304 	bic.w	r3, r3, #4
 8004188:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800418a:	4b1a      	ldr	r3, [pc, #104]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800418c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004190:	4a18      	ldr	r2, [pc, #96]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004192:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004196:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800419a:	e022      	b.n	80041e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800419c:	4b14      	ldr	r3, [pc, #80]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a13      	ldr	r2, [pc, #76]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041a2:	f023 0304 	bic.w	r3, r3, #4
 80041a6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80041a8:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041ae:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041b2:	4a10      	ldr	r2, [pc, #64]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80041bc:	e011      	b.n	80041e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80041be:	4b0c      	ldr	r3, [pc, #48]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a0b      	ldr	r2, [pc, #44]	@ (80041f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041c4:	f023 0304 	bic.w	r3, r3, #4
 80041c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80041ca:	4b0a      	ldr	r3, [pc, #40]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041d4:	4a07      	ldr	r2, [pc, #28]	@ (80041f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80041de:	e000      	b.n	80041e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80041e0:	bf00      	nop
  }
}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	e000e010 	.word	0xe000e010
 80041f4:	46020c00 	.word	0x46020c00

080041f8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80041fe:	4b19      	ldr	r3, [pc, #100]	@ (8004264 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800420a:	2304      	movs	r3, #4
 800420c:	607b      	str	r3, [r7, #4]
 800420e:	e021      	b.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8004210:	4b15      	ldr	r3, [pc, #84]	@ (8004268 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8004212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004216:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800421a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004222:	d011      	beq.n	8004248 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800422a:	d810      	bhi.n	800424e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d004      	beq.n	800423c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004238:	d003      	beq.n	8004242 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800423a:	e008      	b.n	800424e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800423c:	2300      	movs	r3, #0
 800423e:	607b      	str	r3, [r7, #4]
        break;
 8004240:	e008      	b.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004242:	2301      	movs	r3, #1
 8004244:	607b      	str	r3, [r7, #4]
        break;
 8004246:	e005      	b.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004248:	2302      	movs	r3, #2
 800424a:	607b      	str	r3, [r7, #4]
        break;
 800424c:	e002      	b.n	8004254 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800424e:	2300      	movs	r3, #0
 8004250:	607b      	str	r3, [r7, #4]
        break;
 8004252:	bf00      	nop
    }
  }
  return systick_source;
 8004254:	687b      	ldr	r3, [r7, #4]
}
 8004256:	4618      	mov	r0, r3
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	e000e010 	.word	0xe000e010
 8004268:	46020c00 	.word	0x46020c00

0800426c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800426c:	b480      	push	{r7}
 800426e:	b089      	sub	sp, #36	@ 0x24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800427e:	e1c2      	b.n	8004606 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	2101      	movs	r1, #1
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	fa01 f303 	lsl.w	r3, r1, r3
 800428c:	4013      	ands	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 81b2 	beq.w	8004600 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a55      	ldr	r2, [pc, #340]	@ (80043f4 <HAL_GPIO_Init+0x188>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d15d      	bne.n	8004360 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80042aa:	2201      	movs	r2, #1
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	43db      	mvns	r3, r3
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	4013      	ands	r3, r2
 80042b8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f003 0201 	and.w	r2, r3, #1
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	69fa      	ldr	r2, [r7, #28]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69fa      	ldr	r2, [r7, #28]
 80042d2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80042d4:	4a48      	ldr	r2, [pc, #288]	@ (80043f8 <HAL_GPIO_Init+0x18c>)
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80042dc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80042de:	4a46      	ldr	r2, [pc, #280]	@ (80043f8 <HAL_GPIO_Init+0x18c>)
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4413      	add	r3, r2
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	08da      	lsrs	r2, r3, #3
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	3208      	adds	r2, #8
 80042f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042f6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	220f      	movs	r2, #15
 8004302:	fa02 f303 	lsl.w	r3, r2, r3
 8004306:	43db      	mvns	r3, r3
 8004308:	69fa      	ldr	r2, [r7, #28]
 800430a:	4013      	ands	r3, r2
 800430c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	220b      	movs	r2, #11
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	69fa      	ldr	r2, [r7, #28]
 800431e:	4313      	orrs	r3, r2
 8004320:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	08da      	lsrs	r2, r3, #3
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	3208      	adds	r2, #8
 800432a:	69f9      	ldr	r1, [r7, #28]
 800432c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	2203      	movs	r2, #3
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	69fa      	ldr	r2, [r7, #28]
 8004344:	4013      	ands	r3, r2
 8004346:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	2202      	movs	r2, #2
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	69fa      	ldr	r2, [r7, #28]
 8004354:	4313      	orrs	r3, r2
 8004356:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	e067      	b.n	8004430 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d003      	beq.n	8004370 <HAL_GPIO_Init+0x104>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2b12      	cmp	r3, #18
 800436e:	d145      	bne.n	80043fc <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	08da      	lsrs	r2, r3, #3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3208      	adds	r2, #8
 8004378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800437c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	220f      	movs	r2, #15
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	43db      	mvns	r3, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	4013      	ands	r3, r2
 8004392:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	f003 020f 	and.w	r2, r3, #15
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	69fa      	ldr	r2, [r7, #28]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	08da      	lsrs	r2, r3, #3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3208      	adds	r2, #8
 80043b6:	69f9      	ldr	r1, [r7, #28]
 80043b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	2203      	movs	r2, #3
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	43db      	mvns	r3, r3
 80043ce:	69fa      	ldr	r2, [r7, #28]
 80043d0:	4013      	ands	r3, r2
 80043d2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 0203 	and.w	r2, r3, #3
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	69fa      	ldr	r2, [r7, #28]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	69fa      	ldr	r2, [r7, #28]
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	e01e      	b.n	8004430 <HAL_GPIO_Init+0x1c4>
 80043f2:	bf00      	nop
 80043f4:	46020000 	.word	0x46020000
 80043f8:	0800f840 	.word	0x0800f840
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	2203      	movs	r2, #3
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	43db      	mvns	r3, r3
 800440e:	69fa      	ldr	r2, [r7, #28]
 8004410:	4013      	ands	r3, r2
 8004412:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f003 0203 	and.w	r2, r3, #3
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	69fa      	ldr	r2, [r7, #28]
 8004426:	4313      	orrs	r3, r2
 8004428:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	69fa      	ldr	r2, [r7, #28]
 800442e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d00b      	beq.n	8004450 <HAL_GPIO_Init+0x1e4>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d007      	beq.n	8004450 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004444:	2b11      	cmp	r3, #17
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b12      	cmp	r3, #18
 800444e:	d130      	bne.n	80044b2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69fa      	ldr	r2, [r7, #28]
 8004464:	4013      	ands	r3, r2
 8004466:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	69fa      	ldr	r2, [r7, #28]
 8004476:	4313      	orrs	r3, r2
 8004478:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8004486:	2201      	movs	r2, #1
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	4013      	ands	r3, r2
 8004494:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0201 	and.w	r2, r3, #1
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	69fa      	ldr	r2, [r7, #28]
 80044b0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d107      	bne.n	80044ca <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80044be:	2b03      	cmp	r3, #3
 80044c0:	d11b      	bne.n	80044fa <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d017      	beq.n	80044fa <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	005b      	lsls	r3, r3, #1
 80044d4:	2203      	movs	r2, #3
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	43db      	mvns	r3, r3
 80044dc:	69fa      	ldr	r2, [r7, #28]
 80044de:	4013      	ands	r3, r2
 80044e0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	69fa      	ldr	r2, [r7, #28]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	69fa      	ldr	r2, [r7, #28]
 80044f8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d07c      	beq.n	8004600 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004506:	4a47      	ldr	r2, [pc, #284]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	089b      	lsrs	r3, r3, #2
 800450c:	3318      	adds	r3, #24
 800450e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004512:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	220f      	movs	r2, #15
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	43db      	mvns	r3, r3
 8004524:	69fa      	ldr	r2, [r7, #28]
 8004526:	4013      	ands	r3, r2
 8004528:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	0a9a      	lsrs	r2, r3, #10
 800452e:	4b3e      	ldr	r3, [pc, #248]	@ (8004628 <HAL_GPIO_Init+0x3bc>)
 8004530:	4013      	ands	r3, r2
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	f002 0203 	and.w	r2, r2, #3
 8004538:	00d2      	lsls	r2, r2, #3
 800453a:	4093      	lsls	r3, r2
 800453c:	69fa      	ldr	r2, [r7, #28]
 800453e:	4313      	orrs	r3, r2
 8004540:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004542:	4938      	ldr	r1, [pc, #224]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	089b      	lsrs	r3, r3, #2
 8004548:	3318      	adds	r3, #24
 800454a:	69fa      	ldr	r2, [r7, #28]
 800454c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004550:	4b34      	ldr	r3, [pc, #208]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	43db      	mvns	r3, r3
 800455a:	69fa      	ldr	r2, [r7, #28]
 800455c:	4013      	ands	r3, r2
 800455e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800456c:	69fa      	ldr	r2, [r7, #28]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4313      	orrs	r3, r2
 8004572:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004574:	4a2b      	ldr	r2, [pc, #172]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800457a:	4b2a      	ldr	r3, [pc, #168]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	43db      	mvns	r3, r3
 8004584:	69fa      	ldr	r2, [r7, #28]
 8004586:	4013      	ands	r3, r2
 8004588:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800459e:	4a21      	ldr	r2, [pc, #132]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80045a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 80045a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045aa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	69fa      	ldr	r2, [r7, #28]
 80045b2:	4013      	ands	r3, r2
 80045b4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80045c2:	69fa      	ldr	r2, [r7, #28]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80045ca:	4a16      	ldr	r2, [pc, #88]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80045d2:	4b14      	ldr	r3, [pc, #80]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 80045d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	43db      	mvns	r3, r3
 80045de:	69fa      	ldr	r2, [r7, #28]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 80045f0:	69fa      	ldr	r2, [r7, #28]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80045f8:	4a0a      	ldr	r2, [pc, #40]	@ (8004624 <HAL_GPIO_Init+0x3b8>)
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	3301      	adds	r3, #1
 8004604:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	fa22 f303 	lsr.w	r3, r2, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	f47f ae35 	bne.w	8004280 <HAL_GPIO_Init+0x14>
  }
}
 8004616:	bf00      	nop
 8004618:	bf00      	nop
 800461a:	3724      	adds	r7, #36	@ 0x24
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	46022000 	.word	0x46022000
 8004628:	002f7f7f 	.word	0x002f7f7f

0800462c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	460b      	mov	r3, r1
 8004636:	807b      	strh	r3, [r7, #2]
 8004638:	4613      	mov	r3, r2
 800463a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800463c:	787b      	ldrb	r3, [r7, #1]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004642:	887a      	ldrh	r2, [r7, #2]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004648:	e002      	b.n	8004650 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800464a:	887a      	ldrh	r2, [r7, #2]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e08d      	b.n	800478a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fd fccc 	bl	8002020 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2224      	movs	r2, #36	@ 0x24
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0201 	bic.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80046ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d107      	bne.n	80046d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689a      	ldr	r2, [r3, #8]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046d2:	609a      	str	r2, [r3, #8]
 80046d4:	e006      	b.n	80046e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80046e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d108      	bne.n	80046fe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046fa:	605a      	str	r2, [r3, #4]
 80046fc:	e007      	b.n	800470e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800470c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	6812      	ldr	r2, [r2, #0]
 8004718:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800471c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004720:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68da      	ldr	r2, [r3, #12]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004730:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	69d9      	ldr	r1, [r3, #28]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1a      	ldr	r2, [r3, #32]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0201 	orr.w	r2, r2, #1
 800476a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
	...

08004794 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b088      	sub	sp, #32
 8004798:	af02      	add	r7, sp, #8
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	607a      	str	r2, [r7, #4]
 800479e:	461a      	mov	r2, r3
 80047a0:	460b      	mov	r3, r1
 80047a2:	817b      	strh	r3, [r7, #10]
 80047a4:	4613      	mov	r3, r2
 80047a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b20      	cmp	r3, #32
 80047b2:	f040 80da 	bne.w	800496a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d101      	bne.n	80047c4 <HAL_I2C_Master_Transmit+0x30>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e0d3      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047cc:	f7ff fbb6 	bl	8003f3c <HAL_GetTick>
 80047d0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	2319      	movs	r3, #25
 80047d8:	2201      	movs	r2, #1
 80047da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 f9e6 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e0be      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2221      	movs	r2, #33	@ 0x21
 80047f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2210      	movs	r2, #16
 80047fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	893a      	ldrh	r2, [r7, #8]
 800480e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481a:	b29b      	uxth	r3, r3
 800481c:	2bff      	cmp	r3, #255	@ 0xff
 800481e:	d90e      	bls.n	800483e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	22ff      	movs	r2, #255	@ 0xff
 8004824:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800482a:	b2da      	uxtb	r2, r3
 800482c:	8979      	ldrh	r1, [r7, #10]
 800482e:	4b51      	ldr	r3, [pc, #324]	@ (8004974 <HAL_I2C_Master_Transmit+0x1e0>)
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f000 fc0a 	bl	8005050 <I2C_TransferConfig>
 800483c:	e06c      	b.n	8004918 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484c:	b2da      	uxtb	r2, r3
 800484e:	8979      	ldrh	r1, [r7, #10]
 8004850:	4b48      	ldr	r3, [pc, #288]	@ (8004974 <HAL_I2C_Master_Transmit+0x1e0>)
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 fbf9 	bl	8005050 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800485e:	e05b      	b.n	8004918 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	6a39      	ldr	r1, [r7, #32]
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 f9fc 	bl	8004c62 <I2C_WaitOnTXISFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e07b      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	781a      	ldrb	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004884:	1c5a      	adds	r2, r3, #1
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d034      	beq.n	8004918 <HAL_I2C_Master_Transmit+0x184>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d130      	bne.n	8004918 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	2200      	movs	r2, #0
 80048be:	2180      	movs	r1, #128	@ 0x80
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 f975 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e04d      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2bff      	cmp	r3, #255	@ 0xff
 80048d8:	d90e      	bls.n	80048f8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	22ff      	movs	r2, #255	@ 0xff
 80048de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e4:	b2da      	uxtb	r2, r3
 80048e6:	8979      	ldrh	r1, [r7, #10]
 80048e8:	2300      	movs	r3, #0
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 fbad 	bl	8005050 <I2C_TransferConfig>
 80048f6:	e00f      	b.n	8004918 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004906:	b2da      	uxtb	r2, r3
 8004908:	8979      	ldrh	r1, [r7, #10]
 800490a:	2300      	movs	r3, #0
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 fb9c 	bl	8005050 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491c:	b29b      	uxth	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d19e      	bne.n	8004860 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	6a39      	ldr	r1, [r7, #32]
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 f9e2 	bl	8004cf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e01a      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2220      	movs	r2, #32
 800493c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6859      	ldr	r1, [r3, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b0b      	ldr	r3, [pc, #44]	@ (8004978 <HAL_I2C_Master_Transmit+0x1e4>)
 800494a:	400b      	ands	r3, r1
 800494c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2220      	movs	r2, #32
 8004952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004966:	2300      	movs	r3, #0
 8004968:	e000      	b.n	800496c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800496a:	2302      	movs	r3, #2
  }
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	80002000 	.word	0x80002000
 8004978:	fe00e800 	.word	0xfe00e800

0800497c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	607a      	str	r2, [r7, #4]
 8004986:	461a      	mov	r2, r3
 8004988:	460b      	mov	r3, r1
 800498a:	817b      	strh	r3, [r7, #10]
 800498c:	4613      	mov	r3, r2
 800498e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b20      	cmp	r3, #32
 800499a:	f040 80db 	bne.w	8004b54 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_I2C_Master_Receive+0x30>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e0d4      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80049b4:	f7ff fac2 	bl	8003f3c <HAL_GetTick>
 80049b8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	2319      	movs	r3, #25
 80049c0:	2201      	movs	r2, #1
 80049c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 f8f2 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e0bf      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2222      	movs	r2, #34	@ 0x22
 80049da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2210      	movs	r2, #16
 80049e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	893a      	ldrh	r2, [r7, #8]
 80049f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2bff      	cmp	r3, #255	@ 0xff
 8004a06:	d90e      	bls.n	8004a26 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	22ff      	movs	r2, #255	@ 0xff
 8004a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	8979      	ldrh	r1, [r7, #10]
 8004a16:	4b52      	ldr	r3, [pc, #328]	@ (8004b60 <HAL_I2C_Master_Receive+0x1e4>)
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 fb16 	bl	8005050 <I2C_TransferConfig>
 8004a24:	e06d      	b.n	8004b02 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	8979      	ldrh	r1, [r7, #10]
 8004a38:	4b49      	ldr	r3, [pc, #292]	@ (8004b60 <HAL_I2C_Master_Receive+0x1e4>)
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 fb05 	bl	8005050 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004a46:	e05c      	b.n	8004b02 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	6a39      	ldr	r1, [r7, #32]
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f000 f993 	bl	8004d78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e07c      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d034      	beq.n	8004b02 <HAL_I2C_Master_Receive+0x186>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d130      	bne.n	8004b02 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2180      	movs	r1, #128	@ 0x80
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 f880 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e04d      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	2bff      	cmp	r3, #255	@ 0xff
 8004ac2:	d90e      	bls.n	8004ae2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	22ff      	movs	r2, #255	@ 0xff
 8004ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	8979      	ldrh	r1, [r7, #10]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 fab8 	bl	8005050 <I2C_TransferConfig>
 8004ae0:	e00f      	b.n	8004b02 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	8979      	ldrh	r1, [r7, #10]
 8004af4:	2300      	movs	r3, #0
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 faa7 	bl	8005050 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d19d      	bne.n	8004a48 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	6a39      	ldr	r1, [r7, #32]
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f8ed 	bl	8004cf0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e01a      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2220      	movs	r2, #32
 8004b26:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <HAL_I2C_Master_Receive+0x1e8>)
 8004b34:	400b      	ands	r3, r1
 8004b36:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	e000      	b.n	8004b56 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004b54:	2302      	movs	r3, #2
  }
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3718      	adds	r7, #24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	80002400 	.word	0x80002400
 8004b64:	fe00e800 	.word	0xfe00e800

08004b68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d103      	bne.n	8004b86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2200      	movs	r2, #0
 8004b84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d007      	beq.n	8004ba4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699a      	ldr	r2, [r3, #24]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	619a      	str	r2, [r3, #24]
  }
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	603b      	str	r3, [r7, #0]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bc0:	e03b      	b.n	8004c3a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	6839      	ldr	r1, [r7, #0]
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 f962 	bl	8004e90 <I2C_IsErrorOccurred>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e041      	b.n	8004c5a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bdc:	d02d      	beq.n	8004c3a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bde:	f7ff f9ad 	bl	8003f3c <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d302      	bcc.n	8004bf4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d122      	bne.n	8004c3a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	bf0c      	ite	eq
 8004c04:	2301      	moveq	r3, #1
 8004c06:	2300      	movne	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d113      	bne.n	8004c3a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c16:	f043 0220 	orr.w	r2, r3, #32
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e00f      	b.n	8004c5a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699a      	ldr	r2, [r3, #24]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	4013      	ands	r3, r2
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	bf0c      	ite	eq
 8004c4a:	2301      	moveq	r3, #1
 8004c4c:	2300      	movne	r3, #0
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	461a      	mov	r2, r3
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d0b4      	beq.n	8004bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	60f8      	str	r0, [r7, #12]
 8004c6a:	60b9      	str	r1, [r7, #8]
 8004c6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c6e:	e033      	b.n	8004cd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 f90b 	bl	8004e90 <I2C_IsErrorOccurred>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e031      	b.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8a:	d025      	beq.n	8004cd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c8c:	f7ff f956 	bl	8003f3c <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d302      	bcc.n	8004ca2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d11a      	bne.n	8004cd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d013      	beq.n	8004cd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb4:	f043 0220 	orr.w	r2, r3, #32
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e007      	b.n	8004ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d1c4      	bne.n	8004c70 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cfc:	e02f      	b.n	8004d5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	68b9      	ldr	r1, [r7, #8]
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 f8c4 	bl	8004e90 <I2C_IsErrorOccurred>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e02d      	b.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d12:	f7ff f913 	bl	8003f3c <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d302      	bcc.n	8004d28 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d11a      	bne.n	8004d5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	f003 0320 	and.w	r3, r3, #32
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	d013      	beq.n	8004d5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3a:	f043 0220 	orr.w	r2, r3, #32
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e007      	b.n	8004d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	f003 0320 	and.w	r3, r3, #32
 8004d68:	2b20      	cmp	r3, #32
 8004d6a:	d1c8      	bne.n	8004cfe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
	...

08004d78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d84:	2300      	movs	r3, #0
 8004d86:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004d88:	e071      	b.n	8004e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	68b9      	ldr	r1, [r7, #8]
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f87e 	bl	8004e90 <I2C_IsErrorOccurred>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	f003 0320 	and.w	r3, r3, #32
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	d13b      	bne.n	8004e24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004dac:	7dfb      	ldrb	r3, [r7, #23]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d138      	bne.n	8004e24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b04      	cmp	r3, #4
 8004dbe:	d105      	bne.n	8004dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	f003 0310 	and.w	r3, r3, #16
 8004dd6:	2b10      	cmp	r3, #16
 8004dd8:	d121      	bne.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2210      	movs	r2, #16
 8004de0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2204      	movs	r2, #4
 8004de6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2220      	movs	r2, #32
 8004dee:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6859      	ldr	r1, [r3, #4]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	4b24      	ldr	r3, [pc, #144]	@ (8004e8c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004dfc:	400b      	ands	r3, r1
 8004dfe:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	75fb      	strb	r3, [r7, #23]
 8004e1c:	e002      	b.n	8004e24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004e24:	f7ff f88a 	bl	8003f3c <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d302      	bcc.n	8004e3a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d119      	bne.n	8004e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004e3a:	7dfb      	ldrb	r3, [r7, #23]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d116      	bne.n	8004e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d00f      	beq.n	8004e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e52:	f043 0220 	orr.w	r2, r3, #32
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d002      	beq.n	8004e82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004e7c:	7dfb      	ldrb	r3, [r7, #23]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d083      	beq.n	8004d8a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	fe00e800 	.word	0xfe00e800

08004e90 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08a      	sub	sp, #40	@ 0x28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d068      	beq.n	8004f8e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2210      	movs	r2, #16
 8004ec2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ec4:	e049      	b.n	8004f5a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ecc:	d045      	beq.n	8004f5a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ece:	f7ff f835 	bl	8003f3c <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d302      	bcc.n	8004ee4 <I2C_IsErrorOccurred+0x54>
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d13a      	bne.n	8004f5a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004eee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ef6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f06:	d121      	bne.n	8004f4c <I2C_IsErrorOccurred+0xbc>
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f0e:	d01d      	beq.n	8004f4c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004f10:	7cfb      	ldrb	r3, [r7, #19]
 8004f12:	2b20      	cmp	r3, #32
 8004f14:	d01a      	beq.n	8004f4c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f24:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f26:	f7ff f809 	bl	8003f3c <HAL_GetTick>
 8004f2a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f2c:	e00e      	b.n	8004f4c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f2e:	f7ff f805 	bl	8003f3c <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b19      	cmp	r3, #25
 8004f3a:	d907      	bls.n	8004f4c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	f043 0320 	orr.w	r3, r3, #32
 8004f42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004f4a:	e006      	b.n	8004f5a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d1e9      	bne.n	8004f2e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	f003 0320 	and.w	r3, r3, #32
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d003      	beq.n	8004f70 <I2C_IsErrorOccurred+0xe0>
 8004f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d0aa      	beq.n	8004ec6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d103      	bne.n	8004f80 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	f043 0304 	orr.w	r3, r3, #4
 8004f86:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00b      	beq.n	8004fb8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00b      	beq.n	8004fda <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	f043 0308 	orr.w	r3, r3, #8
 8004fc8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	f043 0302 	orr.w	r3, r3, #2
 8004fea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ff4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01c      	beq.n	800503e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005004:	68f8      	ldr	r0, [r7, #12]
 8005006:	f7ff fdaf 	bl	8004b68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6859      	ldr	r1, [r3, #4]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b0d      	ldr	r3, [pc, #52]	@ (800504c <I2C_IsErrorOccurred+0x1bc>)
 8005016:	400b      	ands	r3, r1
 8005018:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	431a      	orrs	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800503e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005042:	4618      	mov	r0, r3
 8005044:	3728      	adds	r7, #40	@ 0x28
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	fe00e800 	.word	0xfe00e800

08005050 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	607b      	str	r3, [r7, #4]
 800505a:	460b      	mov	r3, r1
 800505c:	817b      	strh	r3, [r7, #10]
 800505e:	4613      	mov	r3, r2
 8005060:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005062:	897b      	ldrh	r3, [r7, #10]
 8005064:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005068:	7a7b      	ldrb	r3, [r7, #9]
 800506a:	041b      	lsls	r3, r3, #16
 800506c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005070:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	4313      	orrs	r3, r2
 800507a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800507e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	0d5b      	lsrs	r3, r3, #21
 800508a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800508e:	4b08      	ldr	r3, [pc, #32]	@ (80050b0 <I2C_TransferConfig+0x60>)
 8005090:	430b      	orrs	r3, r1
 8005092:	43db      	mvns	r3, r3
 8005094:	ea02 0103 	and.w	r1, r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	430a      	orrs	r2, r1
 80050a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050a2:	bf00      	nop
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	03ff63ff 	.word	0x03ff63ff

080050b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b20      	cmp	r3, #32
 80050c8:	d138      	bne.n	800513c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d101      	bne.n	80050d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80050d4:	2302      	movs	r3, #2
 80050d6:	e032      	b.n	800513e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2224      	movs	r2, #36	@ 0x24
 80050e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0201 	bic.w	r2, r2, #1
 80050f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005106:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6819      	ldr	r1, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 0201 	orr.w	r2, r2, #1
 8005126:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005138:	2300      	movs	r3, #0
 800513a:	e000      	b.n	800513e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800513c:	2302      	movs	r3, #2
  }
}
 800513e:	4618      	mov	r0, r3
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800514a:	b480      	push	{r7}
 800514c:	b085      	sub	sp, #20
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b20      	cmp	r3, #32
 800515e:	d139      	bne.n	80051d4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005166:	2b01      	cmp	r3, #1
 8005168:	d101      	bne.n	800516e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800516a:	2302      	movs	r3, #2
 800516c:	e033      	b.n	80051d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2224      	movs	r2, #36	@ 0x24
 800517a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800519c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	021b      	lsls	r3, r3, #8
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	e000      	b.n	80051d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80051d4:	2302      	movs	r3, #2
  }
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80051ec:	4b39      	ldr	r3, [pc, #228]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80051ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051f4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d10b      	bne.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005204:	d905      	bls.n	8005212 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005206:	4b33      	ldr	r3, [pc, #204]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	4a32      	ldr	r2, [pc, #200]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800520c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005210:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8005212:	2300      	movs	r3, #0
 8005214:	e057      	b.n	80052c6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800521c:	d90a      	bls.n	8005234 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800521e:	4b2d      	ldr	r3, [pc, #180]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4313      	orrs	r3, r2
 800522a:	4a2a      	ldr	r2, [pc, #168]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800522c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005230:	60d3      	str	r3, [r2, #12]
 8005232:	e007      	b.n	8005244 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005234:	4b27      	ldr	r3, [pc, #156]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800523c:	4925      	ldr	r1, [pc, #148]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4313      	orrs	r3, r2
 8005242:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005244:	4b24      	ldr	r3, [pc, #144]	@ (80052d8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a24      	ldr	r2, [pc, #144]	@ (80052dc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800524a:	fba2 2303 	umull	r2, r3, r2, r3
 800524e:	099b      	lsrs	r3, r3, #6
 8005250:	2232      	movs	r2, #50	@ 0x32
 8005252:	fb02 f303 	mul.w	r3, r2, r3
 8005256:	4a21      	ldr	r2, [pc, #132]	@ (80052dc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005258:	fba2 2303 	umull	r2, r3, r2, r3
 800525c:	099b      	lsrs	r3, r3, #6
 800525e:	3301      	adds	r3, #1
 8005260:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005262:	e002      	b.n	800526a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	3b01      	subs	r3, #1
 8005268:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800526a:	4b1a      	ldr	r3, [pc, #104]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d102      	bne.n	800527c <HAL_PWREx_ControlVoltageScaling+0x98>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f3      	bne.n	8005264 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d01b      	beq.n	80052ba <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005282:	4b15      	ldr	r3, [pc, #84]	@ (80052d8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a15      	ldr	r2, [pc, #84]	@ (80052dc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005288:	fba2 2303 	umull	r2, r3, r2, r3
 800528c:	099b      	lsrs	r3, r3, #6
 800528e:	2232      	movs	r2, #50	@ 0x32
 8005290:	fb02 f303 	mul.w	r3, r2, r3
 8005294:	4a11      	ldr	r2, [pc, #68]	@ (80052dc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	099b      	lsrs	r3, r3, #6
 800529c:	3301      	adds	r3, #1
 800529e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80052a0:	e002      	b.n	80052a8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	3b01      	subs	r3, #1
 80052a6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80052a8:	4b0a      	ldr	r3, [pc, #40]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80052aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d102      	bne.n	80052ba <HAL_PWREx_ControlVoltageScaling+0xd6>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f3      	bne.n	80052a2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e000      	b.n	80052c6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	46020800 	.word	0x46020800
 80052d8:	20000008 	.word	0x20000008
 80052dc:	10624dd3 	.word	0x10624dd3

080052e0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80052e0:	b480      	push	{r7}
 80052e2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80052e4:	4b04      	ldr	r3, [pc, #16]	@ (80052f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80052e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	46020800 	.word	0x46020800

080052fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08e      	sub	sp, #56	@ 0x38
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005304:	2300      	movs	r3, #0
 8005306:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d102      	bne.n	8005316 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	f000 bec8 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005316:	4b99      	ldr	r3, [pc, #612]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f003 030c 	and.w	r3, r3, #12
 800531e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005320:	4b96      	ldr	r3, [pc, #600]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005324:	f003 0303 	and.w	r3, r3, #3
 8005328:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0310 	and.w	r3, r3, #16
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 816c 	beq.w	8005610 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	2b00      	cmp	r3, #0
 800533c:	d007      	beq.n	800534e <HAL_RCC_OscConfig+0x52>
 800533e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005340:	2b0c      	cmp	r3, #12
 8005342:	f040 80de 	bne.w	8005502 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005348:	2b01      	cmp	r3, #1
 800534a:	f040 80da 	bne.w	8005502 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	f000 bea5 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005360:	4b86      	ldr	r3, [pc, #536]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d004      	beq.n	8005376 <HAL_RCC_OscConfig+0x7a>
 800536c:	4b83      	ldr	r3, [pc, #524]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005374:	e005      	b.n	8005382 <HAL_RCC_OscConfig+0x86>
 8005376:	4b81      	ldr	r3, [pc, #516]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005378:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800537c:	041b      	lsls	r3, r3, #16
 800537e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005382:	4293      	cmp	r3, r2
 8005384:	d255      	bcs.n	8005432 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10a      	bne.n	80053a2 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005390:	4618      	mov	r0, r3
 8005392:	f001 f9d9 	bl	8006748 <RCC_SetFlashLatencyFromMSIRange>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	f000 be82 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80053a2:	4b76      	ldr	r3, [pc, #472]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	4a75      	ldr	r2, [pc, #468]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80053ac:	6093      	str	r3, [r2, #8]
 80053ae:	4b73      	ldr	r3, [pc, #460]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ba:	4970      	ldr	r1, [pc, #448]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80053c8:	d309      	bcc.n	80053de <HAL_RCC_OscConfig+0xe2>
 80053ca:	4b6c      	ldr	r3, [pc, #432]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f023 021f 	bic.w	r2, r3, #31
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	4969      	ldr	r1, [pc, #420]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	60cb      	str	r3, [r1, #12]
 80053dc:	e07e      	b.n	80054dc <HAL_RCC_OscConfig+0x1e0>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	da0a      	bge.n	80053fc <HAL_RCC_OscConfig+0x100>
 80053e6:	4b65      	ldr	r3, [pc, #404]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	015b      	lsls	r3, r3, #5
 80053f4:	4961      	ldr	r1, [pc, #388]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60cb      	str	r3, [r1, #12]
 80053fa:	e06f      	b.n	80054dc <HAL_RCC_OscConfig+0x1e0>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005404:	d30a      	bcc.n	800541c <HAL_RCC_OscConfig+0x120>
 8005406:	4b5d      	ldr	r3, [pc, #372]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	029b      	lsls	r3, r3, #10
 8005414:	4959      	ldr	r1, [pc, #356]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005416:	4313      	orrs	r3, r2
 8005418:	60cb      	str	r3, [r1, #12]
 800541a:	e05f      	b.n	80054dc <HAL_RCC_OscConfig+0x1e0>
 800541c:	4b57      	ldr	r3, [pc, #348]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	03db      	lsls	r3, r3, #15
 800542a:	4954      	ldr	r1, [pc, #336]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800542c:	4313      	orrs	r3, r2
 800542e:	60cb      	str	r3, [r1, #12]
 8005430:	e054      	b.n	80054dc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005432:	4b52      	ldr	r3, [pc, #328]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	4a51      	ldr	r2, [pc, #324]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005438:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800543c:	6093      	str	r3, [r2, #8]
 800543e:	4b4f      	ldr	r3, [pc, #316]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544a:	494c      	ldr	r1, [pc, #304]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800544c:	4313      	orrs	r3, r2
 800544e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005454:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005458:	d309      	bcc.n	800546e <HAL_RCC_OscConfig+0x172>
 800545a:	4b48      	ldr	r3, [pc, #288]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	f023 021f 	bic.w	r2, r3, #31
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	4945      	ldr	r1, [pc, #276]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005468:	4313      	orrs	r3, r2
 800546a:	60cb      	str	r3, [r1, #12]
 800546c:	e028      	b.n	80054c0 <HAL_RCC_OscConfig+0x1c4>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	2b00      	cmp	r3, #0
 8005474:	da0a      	bge.n	800548c <HAL_RCC_OscConfig+0x190>
 8005476:	4b41      	ldr	r3, [pc, #260]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	015b      	lsls	r3, r3, #5
 8005484:	493d      	ldr	r1, [pc, #244]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005486:	4313      	orrs	r3, r2
 8005488:	60cb      	str	r3, [r1, #12]
 800548a:	e019      	b.n	80054c0 <HAL_RCC_OscConfig+0x1c4>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005494:	d30a      	bcc.n	80054ac <HAL_RCC_OscConfig+0x1b0>
 8005496:	4b39      	ldr	r3, [pc, #228]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	029b      	lsls	r3, r3, #10
 80054a4:	4935      	ldr	r1, [pc, #212]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	60cb      	str	r3, [r1, #12]
 80054aa:	e009      	b.n	80054c0 <HAL_RCC_OscConfig+0x1c4>
 80054ac:	4b33      	ldr	r3, [pc, #204]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	03db      	lsls	r3, r3, #15
 80054ba:	4930      	ldr	r1, [pc, #192]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80054c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10a      	bne.n	80054dc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ca:	4618      	mov	r0, r3
 80054cc:	f001 f93c 	bl	8006748 <RCC_SetFlashLatencyFromMSIRange>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d002      	beq.n	80054dc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	f000 bde5 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80054dc:	f001 f8de 	bl	800669c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80054e0:	4b27      	ldr	r3, [pc, #156]	@ (8005580 <HAL_RCC_OscConfig+0x284>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fe fc9f 	bl	8003e28 <HAL_InitTick>
 80054ea:	4603      	mov	r3, r0
 80054ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80054f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 808a 	beq.w	800560e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80054fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054fe:	f000 bdd2 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d066      	beq.n	80055d8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800550a:	4b1c      	ldr	r3, [pc, #112]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1b      	ldr	r2, [pc, #108]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005510:	f043 0301 	orr.w	r3, r3, #1
 8005514:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005516:	f7fe fd11 	bl	8003f3c <HAL_GetTick>
 800551a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800551c:	e009      	b.n	8005532 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800551e:	f7fe fd0d 	bl	8003f3c <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d902      	bls.n	8005532 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	f000 bdba 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005532:	4b12      	ldr	r3, [pc, #72]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0304 	and.w	r3, r3, #4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0ef      	beq.n	800551e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800553e:	4b0f      	ldr	r3, [pc, #60]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	4a0e      	ldr	r2, [pc, #56]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005544:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005548:	6093      	str	r3, [r2, #8]
 800554a:	4b0c      	ldr	r3, [pc, #48]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005556:	4909      	ldr	r1, [pc, #36]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005558:	4313      	orrs	r3, r2
 800555a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005564:	d30e      	bcc.n	8005584 <HAL_RCC_OscConfig+0x288>
 8005566:	4b05      	ldr	r3, [pc, #20]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f023 021f 	bic.w	r2, r3, #31
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	4902      	ldr	r1, [pc, #8]	@ (800557c <HAL_RCC_OscConfig+0x280>)
 8005574:	4313      	orrs	r3, r2
 8005576:	60cb      	str	r3, [r1, #12]
 8005578:	e04a      	b.n	8005610 <HAL_RCC_OscConfig+0x314>
 800557a:	bf00      	nop
 800557c:	46020c00 	.word	0x46020c00
 8005580:	2000000c 	.word	0x2000000c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005588:	2b00      	cmp	r3, #0
 800558a:	da0a      	bge.n	80055a2 <HAL_RCC_OscConfig+0x2a6>
 800558c:	4b98      	ldr	r3, [pc, #608]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	015b      	lsls	r3, r3, #5
 800559a:	4995      	ldr	r1, [pc, #596]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800559c:	4313      	orrs	r3, r2
 800559e:	60cb      	str	r3, [r1, #12]
 80055a0:	e036      	b.n	8005610 <HAL_RCC_OscConfig+0x314>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055aa:	d30a      	bcc.n	80055c2 <HAL_RCC_OscConfig+0x2c6>
 80055ac:	4b90      	ldr	r3, [pc, #576]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	029b      	lsls	r3, r3, #10
 80055ba:	498d      	ldr	r1, [pc, #564]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	60cb      	str	r3, [r1, #12]
 80055c0:	e026      	b.n	8005610 <HAL_RCC_OscConfig+0x314>
 80055c2:	4b8b      	ldr	r3, [pc, #556]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	03db      	lsls	r3, r3, #15
 80055d0:	4987      	ldr	r1, [pc, #540]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	60cb      	str	r3, [r1, #12]
 80055d6:	e01b      	b.n	8005610 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80055d8:	4b85      	ldr	r3, [pc, #532]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a84      	ldr	r2, [pc, #528]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80055de:	f023 0301 	bic.w	r3, r3, #1
 80055e2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80055e4:	f7fe fcaa 	bl	8003f3c <HAL_GetTick>
 80055e8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80055ea:	e009      	b.n	8005600 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055ec:	f7fe fca6 	bl	8003f3c <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d902      	bls.n	8005600 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	f000 bd53 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005600:	4b7b      	ldr	r3, [pc, #492]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1ef      	bne.n	80055ec <HAL_RCC_OscConfig+0x2f0>
 800560c:	e000      	b.n	8005610 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800560e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 808b 	beq.w	8005734 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	2b08      	cmp	r3, #8
 8005622:	d005      	beq.n	8005630 <HAL_RCC_OscConfig+0x334>
 8005624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005626:	2b0c      	cmp	r3, #12
 8005628:	d109      	bne.n	800563e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800562a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562c:	2b03      	cmp	r3, #3
 800562e:	d106      	bne.n	800563e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d17d      	bne.n	8005734 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	f000 bd34 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005646:	d106      	bne.n	8005656 <HAL_RCC_OscConfig+0x35a>
 8005648:	4b69      	ldr	r3, [pc, #420]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a68      	ldr	r2, [pc, #416]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800564e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005652:	6013      	str	r3, [r2, #0]
 8005654:	e041      	b.n	80056da <HAL_RCC_OscConfig+0x3de>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800565e:	d112      	bne.n	8005686 <HAL_RCC_OscConfig+0x38a>
 8005660:	4b63      	ldr	r3, [pc, #396]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a62      	ldr	r2, [pc, #392]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005666:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800566a:	6013      	str	r3, [r2, #0]
 800566c:	4b60      	ldr	r3, [pc, #384]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a5f      	ldr	r2, [pc, #380]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005672:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	4b5d      	ldr	r3, [pc, #372]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a5c      	ldr	r2, [pc, #368]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800567e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	e029      	b.n	80056da <HAL_RCC_OscConfig+0x3de>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800568e:	d112      	bne.n	80056b6 <HAL_RCC_OscConfig+0x3ba>
 8005690:	4b57      	ldr	r3, [pc, #348]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a56      	ldr	r2, [pc, #344]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005696:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	4b54      	ldr	r3, [pc, #336]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a53      	ldr	r2, [pc, #332]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056a6:	6013      	str	r3, [r2, #0]
 80056a8:	4b51      	ldr	r3, [pc, #324]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a50      	ldr	r2, [pc, #320]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b2:	6013      	str	r3, [r2, #0]
 80056b4:	e011      	b.n	80056da <HAL_RCC_OscConfig+0x3de>
 80056b6:	4b4e      	ldr	r3, [pc, #312]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a4d      	ldr	r2, [pc, #308]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	4b4b      	ldr	r3, [pc, #300]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a4a      	ldr	r2, [pc, #296]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056cc:	6013      	str	r3, [r2, #0]
 80056ce:	4b48      	ldr	r3, [pc, #288]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a47      	ldr	r2, [pc, #284]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80056d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80056d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d014      	beq.n	800570c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80056e2:	f7fe fc2b 	bl	8003f3c <HAL_GetTick>
 80056e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056e8:	e009      	b.n	80056fe <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056ea:	f7fe fc27 	bl	8003f3c <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b64      	cmp	r3, #100	@ 0x64
 80056f6:	d902      	bls.n	80056fe <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	f000 bcd4 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056fe:	4b3c      	ldr	r3, [pc, #240]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d0ef      	beq.n	80056ea <HAL_RCC_OscConfig+0x3ee>
 800570a:	e013      	b.n	8005734 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800570c:	f7fe fc16 	bl	8003f3c <HAL_GetTick>
 8005710:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005712:	e009      	b.n	8005728 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005714:	f7fe fc12 	bl	8003f3c <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b64      	cmp	r3, #100	@ 0x64
 8005720:	d902      	bls.n	8005728 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	f000 bcbf 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005728:	4b31      	ldr	r3, [pc, #196]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1ef      	bne.n	8005714 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d05f      	beq.n	8005800 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	2b04      	cmp	r3, #4
 8005744:	d005      	beq.n	8005752 <HAL_RCC_OscConfig+0x456>
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	2b0c      	cmp	r3, #12
 800574a:	d114      	bne.n	8005776 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800574c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800574e:	2b02      	cmp	r3, #2
 8005750:	d111      	bne.n	8005776 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d102      	bne.n	8005760 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	f000 bca3 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005760:	4b23      	ldr	r3, [pc, #140]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	041b      	lsls	r3, r3, #16
 800576e:	4920      	ldr	r1, [pc, #128]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005770:	4313      	orrs	r3, r2
 8005772:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005774:	e044      	b.n	8005800 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d024      	beq.n	80057c8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800577e:	4b1c      	ldr	r3, [pc, #112]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a1b      	ldr	r2, [pc, #108]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 8005784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005788:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800578a:	f7fe fbd7 	bl	8003f3c <HAL_GetTick>
 800578e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005790:	e009      	b.n	80057a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005792:	f7fe fbd3 	bl	8003f3c <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d902      	bls.n	80057a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	f000 bc80 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057a6:	4b12      	ldr	r3, [pc, #72]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0ef      	beq.n	8005792 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80057b2:	4b0f      	ldr	r3, [pc, #60]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	041b      	lsls	r3, r3, #16
 80057c0:	490b      	ldr	r1, [pc, #44]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	610b      	str	r3, [r1, #16]
 80057c6:	e01b      	b.n	8005800 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80057c8:	4b09      	ldr	r3, [pc, #36]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a08      	ldr	r2, [pc, #32]	@ (80057f0 <HAL_RCC_OscConfig+0x4f4>)
 80057ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80057d4:	f7fe fbb2 	bl	8003f3c <HAL_GetTick>
 80057d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057da:	e00b      	b.n	80057f4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057dc:	f7fe fbae 	bl	8003f3c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d904      	bls.n	80057f4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	f000 bc5b 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
 80057f0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057f4:	4baf      	ldr	r3, [pc, #700]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1ed      	bne.n	80057dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0308 	and.w	r3, r3, #8
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80c8 	beq.w	800599e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800580e:	2300      	movs	r3, #0
 8005810:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005814:	4ba7      	ldr	r3, [pc, #668]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b00      	cmp	r3, #0
 8005820:	d111      	bne.n	8005846 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005822:	4ba4      	ldr	r3, [pc, #656]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005824:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005828:	4aa2      	ldr	r2, [pc, #648]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 800582a:	f043 0304 	orr.w	r3, r3, #4
 800582e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005832:	4ba0      	ldr	r3, [pc, #640]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005834:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005838:	f003 0304 	and.w	r3, r3, #4
 800583c:	617b      	str	r3, [r7, #20]
 800583e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005840:	2301      	movs	r3, #1
 8005842:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005846:	4b9c      	ldr	r3, [pc, #624]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 8005848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d119      	bne.n	8005886 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005852:	4b99      	ldr	r3, [pc, #612]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 8005854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005856:	4a98      	ldr	r2, [pc, #608]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800585e:	f7fe fb6d 	bl	8003f3c <HAL_GetTick>
 8005862:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005864:	e009      	b.n	800587a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005866:	f7fe fb69 	bl	8003f3c <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d902      	bls.n	800587a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	f000 bc16 	b.w	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800587a:	4b8f      	ldr	r3, [pc, #572]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 800587c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0ef      	beq.n	8005866 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d05f      	beq.n	800594e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800588e:	4b89      	ldr	r3, [pc, #548]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005894:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d037      	beq.n	8005914 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d006      	beq.n	80058bc <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e3f4      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d01b      	beq.n	80058fe <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80058c6:	4b7b      	ldr	r3, [pc, #492]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80058c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058cc:	4a79      	ldr	r2, [pc, #484]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80058ce:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80058d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80058d6:	f7fe fb31 	bl	8003f3c <HAL_GetTick>
 80058da:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80058dc:	e008      	b.n	80058f0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058de:	f7fe fb2d 	bl	8003f3c <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b05      	cmp	r3, #5
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e3da      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80058f0:	4b70      	ldr	r3, [pc, #448]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80058f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ef      	bne.n	80058de <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80058fe:	4b6d      	ldr	r3, [pc, #436]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005900:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005904:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	4969      	ldr	r1, [pc, #420]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 800590e:	4313      	orrs	r3, r2
 8005910:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005914:	4b67      	ldr	r3, [pc, #412]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005916:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800591a:	4a66      	ldr	r2, [pc, #408]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 800591c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005920:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005924:	f7fe fb0a 	bl	8003f3c <HAL_GetTick>
 8005928:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800592a:	e008      	b.n	800593e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800592c:	f7fe fb06 	bl	8003f3c <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b05      	cmp	r3, #5
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e3b3      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800593e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005940:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0ef      	beq.n	800592c <HAL_RCC_OscConfig+0x630>
 800594c:	e01b      	b.n	8005986 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800594e:	4b59      	ldr	r3, [pc, #356]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005954:	4a57      	ldr	r2, [pc, #348]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005956:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800595a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800595e:	f7fe faed 	bl	8003f3c <HAL_GetTick>
 8005962:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005966:	f7fe fae9 	bl	8003f3c <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b05      	cmp	r3, #5
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e396      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005978:	4b4e      	ldr	r3, [pc, #312]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 800597a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1ef      	bne.n	8005966 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005986:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800598a:	2b01      	cmp	r3, #1
 800598c:	d107      	bne.n	800599e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800598e:	4b49      	ldr	r3, [pc, #292]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005990:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005994:	4a47      	ldr	r2, [pc, #284]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005996:	f023 0304 	bic.w	r3, r3, #4
 800599a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 8111 	beq.w	8005bce <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80059ac:	2300      	movs	r3, #0
 80059ae:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059b2:	4b40      	ldr	r3, [pc, #256]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80059b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d111      	bne.n	80059e4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059c0:	4b3c      	ldr	r3, [pc, #240]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80059c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059c6:	4a3b      	ldr	r2, [pc, #236]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80059c8:	f043 0304 	orr.w	r3, r3, #4
 80059cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80059d0:	4b38      	ldr	r3, [pc, #224]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 80059d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059d6:	f003 0304 	and.w	r3, r3, #4
 80059da:	613b      	str	r3, [r7, #16]
 80059dc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80059de:	2301      	movs	r3, #1
 80059e0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80059e4:	4b34      	ldr	r3, [pc, #208]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 80059e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d118      	bne.n	8005a22 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80059f0:	4b31      	ldr	r3, [pc, #196]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 80059f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f4:	4a30      	ldr	r2, [pc, #192]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 80059f6:	f043 0301 	orr.w	r3, r3, #1
 80059fa:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059fc:	f7fe fa9e 	bl	8003f3c <HAL_GetTick>
 8005a00:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a04:	f7fe fa9a 	bl	8003f3c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e347      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005a16:	4b28      	ldr	r3, [pc, #160]	@ (8005ab8 <HAL_RCC_OscConfig+0x7bc>)
 8005a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0f0      	beq.n	8005a04 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d01f      	beq.n	8005a6e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d010      	beq.n	8005a5c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a40:	4a1c      	ldr	r2, [pc, #112]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a42:	f043 0304 	orr.w	r3, r3, #4
 8005a46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a50:	4a18      	ldr	r2, [pc, #96]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a52:	f043 0301 	orr.w	r3, r3, #1
 8005a56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a5a:	e018      	b.n	8005a8e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005a5c:	4b15      	ldr	r3, [pc, #84]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a62:	4a14      	ldr	r2, [pc, #80]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a64:	f043 0301 	orr.w	r3, r3, #1
 8005a68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a6c:	e00f      	b.n	8005a8e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005a6e:	4b11      	ldr	r3, [pc, #68]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a74:	4a0f      	ldr	r2, [pc, #60]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a76:	f023 0301 	bic.w	r3, r3, #1
 8005a7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a84:	4a0b      	ldr	r2, [pc, #44]	@ (8005ab4 <HAL_RCC_OscConfig+0x7b8>)
 8005a86:	f023 0304 	bic.w	r3, r3, #4
 8005a8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d057      	beq.n	8005b46 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8005a96:	f7fe fa51 	bl	8003f3c <HAL_GetTick>
 8005a9a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a9c:	e00e      	b.n	8005abc <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a9e:	f7fe fa4d 	bl	8003f3c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d905      	bls.n	8005abc <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e2f8      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
 8005ab4:	46020c00 	.word	0x46020c00
 8005ab8:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005abc:	4b9c      	ldr	r3, [pc, #624]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0e9      	beq.n	8005a9e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d01b      	beq.n	8005b0e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005ad6:	4b96      	ldr	r3, [pc, #600]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005ad8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005adc:	4a94      	ldr	r2, [pc, #592]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ae2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005ae6:	e00a      	b.n	8005afe <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae8:	f7fe fa28 	bl	8003f3c <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d901      	bls.n	8005afe <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e2d3      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005afe:	4b8c      	ldr	r3, [pc, #560]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0ed      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x7ec>
 8005b0c:	e053      	b.n	8005bb6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005b0e:	4b88      	ldr	r3, [pc, #544]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b14:	4a86      	ldr	r2, [pc, #536]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b1e:	e00a      	b.n	8005b36 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b20:	f7fe fa0c 	bl	8003f3c <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e2b7      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b36:	4b7e      	ldr	r3, [pc, #504]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1ed      	bne.n	8005b20 <HAL_RCC_OscConfig+0x824>
 8005b44:	e037      	b.n	8005bb6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005b46:	f7fe f9f9 	bl	8003f3c <HAL_GetTick>
 8005b4a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b4c:	e00a      	b.n	8005b64 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4e:	f7fe f9f5 	bl	8003f3c <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e2a0      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b64:	4b72      	ldr	r3, [pc, #456]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ed      	bne.n	8005b4e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005b72:	4b6f      	ldr	r3, [pc, #444]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d01a      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005b80:	4b6b      	ldr	r3, [pc, #428]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b86:	4a6a      	ldr	r2, [pc, #424]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005b88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b90:	e00a      	b.n	8005ba8 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b92:	f7fe f9d3 	bl	8003f3c <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e27e      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ba8:	4b61      	ldr	r3, [pc, #388]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1ed      	bne.n	8005b92 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bb6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d107      	bne.n	8005bce <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005bc6:	f023 0304 	bic.w	r3, r3, #4
 8005bca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0320 	and.w	r3, r3, #32
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d036      	beq.n	8005c48 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d019      	beq.n	8005c16 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8005be2:	4b53      	ldr	r3, [pc, #332]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a52      	ldr	r2, [pc, #328]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005be8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005bec:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005bee:	f7fe f9a5 	bl	8003f3c <HAL_GetTick>
 8005bf2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005bf4:	e008      	b.n	8005c08 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bf6:	f7fe f9a1 	bl	8003f3c <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d901      	bls.n	8005c08 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e24e      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005c08:	4b49      	ldr	r3, [pc, #292]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d0f0      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x8fa>
 8005c14:	e018      	b.n	8005c48 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005c16:	4b46      	ldr	r3, [pc, #280]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a45      	ldr	r2, [pc, #276]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c20:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005c22:	f7fe f98b 	bl	8003f3c <HAL_GetTick>
 8005c26:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005c28:	e008      	b.n	8005c3c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c2a:	f7fe f987 	bl	8003f3c <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d901      	bls.n	8005c3c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e234      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005c3c:	4b3c      	ldr	r3, [pc, #240]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1f0      	bne.n	8005c2a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d036      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d019      	beq.n	8005c90 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005c5c:	4b34      	ldr	r3, [pc, #208]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a33      	ldr	r2, [pc, #204]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c66:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005c68:	f7fe f968 	bl	8003f3c <HAL_GetTick>
 8005c6c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005c70:	f7fe f964 	bl	8003f3c <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e211      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005c82:	4b2b      	ldr	r3, [pc, #172]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0x974>
 8005c8e:	e018      	b.n	8005cc2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005c90:	4b27      	ldr	r3, [pc, #156]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a26      	ldr	r2, [pc, #152]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005c96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c9a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005c9c:	f7fe f94e 	bl	8003f3c <HAL_GetTick>
 8005ca0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005ca4:	f7fe f94a 	bl	8003f3c <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e1f7      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1f0      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d07f      	beq.n	8005dce <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d062      	beq.n	8005d9c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005cd6:	4b16      	ldr	r3, [pc, #88]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	4a15      	ldr	r2, [pc, #84]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005cdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ce0:	6093      	str	r3, [r2, #8]
 8005ce2:	4b13      	ldr	r3, [pc, #76]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cee:	4910      	ldr	r1, [pc, #64]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005cfc:	d309      	bcc.n	8005d12 <HAL_RCC_OscConfig+0xa16>
 8005cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	f023 021f 	bic.w	r2, r3, #31
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	4909      	ldr	r1, [pc, #36]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60cb      	str	r3, [r1, #12]
 8005d10:	e02a      	b.n	8005d68 <HAL_RCC_OscConfig+0xa6c>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	da0c      	bge.n	8005d34 <HAL_RCC_OscConfig+0xa38>
 8005d1a:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	015b      	lsls	r3, r3, #5
 8005d28:	4901      	ldr	r1, [pc, #4]	@ (8005d30 <HAL_RCC_OscConfig+0xa34>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60cb      	str	r3, [r1, #12]
 8005d2e:	e01b      	b.n	8005d68 <HAL_RCC_OscConfig+0xa6c>
 8005d30:	46020c00 	.word	0x46020c00
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d3c:	d30a      	bcc.n	8005d54 <HAL_RCC_OscConfig+0xa58>
 8005d3e:	4ba1      	ldr	r3, [pc, #644]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	029b      	lsls	r3, r3, #10
 8005d4c:	499d      	ldr	r1, [pc, #628]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60cb      	str	r3, [r1, #12]
 8005d52:	e009      	b.n	8005d68 <HAL_RCC_OscConfig+0xa6c>
 8005d54:	4b9b      	ldr	r3, [pc, #620]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	03db      	lsls	r3, r3, #15
 8005d62:	4998      	ldr	r1, [pc, #608]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005d68:	4b96      	ldr	r3, [pc, #600]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a95      	ldr	r2, [pc, #596]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d6e:	f043 0310 	orr.w	r3, r3, #16
 8005d72:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005d74:	f7fe f8e2 	bl	8003f3c <HAL_GetTick>
 8005d78:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005d7a:	e008      	b.n	8005d8e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005d7c:	f7fe f8de 	bl	8003f3c <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d901      	bls.n	8005d8e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e18b      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005d8e:	4b8d      	ldr	r3, [pc, #564]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0320 	and.w	r3, r3, #32
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0f0      	beq.n	8005d7c <HAL_RCC_OscConfig+0xa80>
 8005d9a:	e018      	b.n	8005dce <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005d9c:	4b89      	ldr	r3, [pc, #548]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a88      	ldr	r2, [pc, #544]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005da2:	f023 0310 	bic.w	r3, r3, #16
 8005da6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005da8:	f7fe f8c8 	bl	8003f3c <HAL_GetTick>
 8005dac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005dae:	e008      	b.n	8005dc2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005db0:	f7fe f8c4 	bl	8003f3c <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e171      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005dc2:	4b80      	ldr	r3, [pc, #512]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1f0      	bne.n	8005db0 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 8166 	beq.w	80060a4 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dde:	4b79      	ldr	r3, [pc, #484]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f003 030c 	and.w	r3, r3, #12
 8005de6:	2b0c      	cmp	r3, #12
 8005de8:	f000 80f2 	beq.w	8005fd0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	f040 80c5 	bne.w	8005f80 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005df6:	4b73      	ldr	r3, [pc, #460]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a72      	ldr	r2, [pc, #456]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005dfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e00:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005e02:	f7fe f89b 	bl	8003f3c <HAL_GetTick>
 8005e06:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e08:	e008      	b.n	8005e1c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e0a:	f7fe f897 	bl	8003f3c <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e144      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e1c:	4b69      	ldr	r3, [pc, #420]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1f0      	bne.n	8005e0a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e28:	4b66      	ldr	r3, [pc, #408]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d111      	bne.n	8005e5a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005e36:	4b63      	ldr	r3, [pc, #396]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e3c:	4a61      	ldr	r2, [pc, #388]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e3e:	f043 0304 	orr.w	r3, r3, #4
 8005e42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005e46:	4b5f      	ldr	r3, [pc, #380]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e4c:	f003 0304 	and.w	r3, r3, #4
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8005fc8 <HAL_RCC_OscConfig+0xccc>)
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e66:	d102      	bne.n	8005e6e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005e6e:	4b56      	ldr	r3, [pc, #344]	@ (8005fc8 <HAL_RCC_OscConfig+0xccc>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	4a55      	ldr	r2, [pc, #340]	@ (8005fc8 <HAL_RCC_OscConfig+0xccc>)
 8005e74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e78:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005e7a:	4b52      	ldr	r3, [pc, #328]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005e8e:	3a01      	subs	r2, #1
 8005e90:	0212      	lsls	r2, r2, #8
 8005e92:	4311      	orrs	r1, r2
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	494a      	ldr	r1, [pc, #296]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ea0:	4b48      	ldr	r3, [pc, #288]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005ea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ea4:	4b49      	ldr	r3, [pc, #292]	@ (8005fcc <HAL_RCC_OscConfig+0xcd0>)
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005eac:	3a01      	subs	r2, #1
 8005eae:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005eb6:	3a01      	subs	r2, #1
 8005eb8:	0252      	lsls	r2, r2, #9
 8005eba:	b292      	uxth	r2, r2
 8005ebc:	4311      	orrs	r1, r2
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ec2:	3a01      	subs	r2, #1
 8005ec4:	0412      	lsls	r2, r2, #16
 8005ec6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005eca:	4311      	orrs	r1, r2
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005ed0:	3a01      	subs	r2, #1
 8005ed2:	0612      	lsls	r2, r2, #24
 8005ed4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	493a      	ldr	r1, [pc, #232]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005ee0:	4b38      	ldr	r3, [pc, #224]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee4:	4a37      	ldr	r2, [pc, #220]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005ee6:	f023 0310 	bic.w	r3, r3, #16
 8005eea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef0:	4a34      	ldr	r2, [pc, #208]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005ef2:	00db      	lsls	r3, r3, #3
 8005ef4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005ef6:	4b33      	ldr	r3, [pc, #204]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efa:	4a32      	ldr	r2, [pc, #200]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005efc:	f043 0310 	orr.w	r3, r3, #16
 8005f00:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005f02:	4b30      	ldr	r3, [pc, #192]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f06:	f023 020c 	bic.w	r2, r3, #12
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f0e:	492d      	ldr	r1, [pc, #180]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005f14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d105      	bne.n	8005f28 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8005fc8 <HAL_RCC_OscConfig+0xccc>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	4a29      	ldr	r2, [pc, #164]	@ (8005fc8 <HAL_RCC_OscConfig+0xccc>)
 8005f22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f26:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005f28:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d107      	bne.n	8005f40 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005f30:	4b24      	ldr	r3, [pc, #144]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f36:	4a23      	ldr	r2, [pc, #140]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f38:	f023 0304 	bic.w	r3, r3, #4
 8005f3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005f40:	4b20      	ldr	r3, [pc, #128]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a1f      	ldr	r2, [pc, #124]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f4a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005f4c:	f7fd fff6 	bl	8003f3c <HAL_GetTick>
 8005f50:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005f52:	e008      	b.n	8005f66 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f54:	f7fd fff2 	bl	8003f3c <HAL_GetTick>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d901      	bls.n	8005f66 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e09f      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005f66:	4b17      	ldr	r3, [pc, #92]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0f0      	beq.n	8005f54 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005f72:	4b14      	ldr	r3, [pc, #80]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f76:	4a13      	ldr	r2, [pc, #76]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f7c:	6293      	str	r3, [r2, #40]	@ 0x28
 8005f7e:	e091      	b.n	80060a4 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005f80:	4b10      	ldr	r3, [pc, #64]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a0f      	ldr	r2, [pc, #60]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f8a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005f8c:	f7fd ffd6 	bl	8003f3c <HAL_GetTick>
 8005f90:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005f92:	e008      	b.n	8005fa6 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f94:	f7fd ffd2 	bl	8003f3c <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e07f      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005fa6:	4b07      	ldr	r3, [pc, #28]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1f0      	bne.n	8005f94 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005fb2:	4b04      	ldr	r3, [pc, #16]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb6:	4a03      	ldr	r2, [pc, #12]	@ (8005fc4 <HAL_RCC_OscConfig+0xcc8>)
 8005fb8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005fbc:	f023 0303 	bic.w	r3, r3, #3
 8005fc0:	6293      	str	r3, [r2, #40]	@ 0x28
 8005fc2:	e06f      	b.n	80060a4 <HAL_RCC_OscConfig+0xda8>
 8005fc4:	46020c00 	.word	0x46020c00
 8005fc8:	46020800 	.word	0x46020800
 8005fcc:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005fd0:	4b37      	ldr	r3, [pc, #220]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 8005fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005fd6:	4b36      	ldr	r3, [pc, #216]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 8005fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fda:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d039      	beq.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	f003 0203 	and.w	r2, r3, #3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d132      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	0a1b      	lsrs	r3, r3, #8
 8005ff6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006000:	429a      	cmp	r2, r3
 8006002:	d129      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800600e:	429a      	cmp	r2, r3
 8006010:	d122      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800601c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800601e:	429a      	cmp	r2, r3
 8006020:	d11a      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	0a5b      	lsrs	r3, r3, #9
 8006026:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800602e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006030:	429a      	cmp	r2, r3
 8006032:	d111      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	0c1b      	lsrs	r3, r3, #16
 8006038:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006040:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006042:	429a      	cmp	r2, r3
 8006044:	d108      	bne.n	8006058 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	0e1b      	lsrs	r3, r3, #24
 800604a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006052:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006054:	429a      	cmp	r2, r3
 8006056:	d001      	beq.n	800605c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e024      	b.n	80060a6 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800605c:	4b14      	ldr	r3, [pc, #80]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 800605e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006060:	08db      	lsrs	r3, r3, #3
 8006062:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800606a:	429a      	cmp	r2, r3
 800606c:	d01a      	beq.n	80060a4 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800606e:	4b10      	ldr	r3, [pc, #64]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 8006070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006072:	4a0f      	ldr	r2, [pc, #60]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 8006074:	f023 0310 	bic.w	r3, r3, #16
 8006078:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800607a:	f7fd ff5f 	bl	8003f3c <HAL_GetTick>
 800607e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006080:	bf00      	nop
 8006082:	f7fd ff5b 	bl	8003f3c <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608a:	4293      	cmp	r3, r2
 800608c:	d0f9      	beq.n	8006082 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006092:	4a07      	ldr	r2, [pc, #28]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006098:	4b05      	ldr	r3, [pc, #20]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 800609a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609c:	4a04      	ldr	r2, [pc, #16]	@ (80060b0 <HAL_RCC_OscConfig+0xdb4>)
 800609e:	f043 0310 	orr.w	r3, r3, #16
 80060a2:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3738      	adds	r7, #56	@ 0x38
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	46020c00 	.word	0x46020c00

080060b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e1d9      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060c8:	4b9b      	ldr	r3, [pc, #620]	@ (8006338 <HAL_RCC_ClockConfig+0x284>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 030f 	and.w	r3, r3, #15
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d910      	bls.n	80060f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060d6:	4b98      	ldr	r3, [pc, #608]	@ (8006338 <HAL_RCC_ClockConfig+0x284>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f023 020f 	bic.w	r2, r3, #15
 80060de:	4996      	ldr	r1, [pc, #600]	@ (8006338 <HAL_RCC_ClockConfig+0x284>)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060e6:	4b94      	ldr	r3, [pc, #592]	@ (8006338 <HAL_RCC_ClockConfig+0x284>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 030f 	and.w	r3, r3, #15
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d001      	beq.n	80060f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e1c1      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0310 	and.w	r3, r3, #16
 8006100:	2b00      	cmp	r3, #0
 8006102:	d010      	beq.n	8006126 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	695a      	ldr	r2, [r3, #20]
 8006108:	4b8c      	ldr	r3, [pc, #560]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 800610a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006110:	429a      	cmp	r2, r3
 8006112:	d908      	bls.n	8006126 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006114:	4b89      	ldr	r3, [pc, #548]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	4986      	ldr	r1, [pc, #536]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006122:	4313      	orrs	r3, r2
 8006124:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0308 	and.w	r3, r3, #8
 800612e:	2b00      	cmp	r3, #0
 8006130:	d012      	beq.n	8006158 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	691a      	ldr	r2, [r3, #16]
 8006136:	4b81      	ldr	r3, [pc, #516]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	091b      	lsrs	r3, r3, #4
 800613c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006140:	429a      	cmp	r2, r3
 8006142:	d909      	bls.n	8006158 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006144:	4b7d      	ldr	r3, [pc, #500]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	497a      	ldr	r1, [pc, #488]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006154:	4313      	orrs	r3, r2
 8006156:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0304 	and.w	r3, r3, #4
 8006160:	2b00      	cmp	r3, #0
 8006162:	d010      	beq.n	8006186 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68da      	ldr	r2, [r3, #12]
 8006168:	4b74      	ldr	r3, [pc, #464]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 800616a:	6a1b      	ldr	r3, [r3, #32]
 800616c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006170:	429a      	cmp	r2, r3
 8006172:	d908      	bls.n	8006186 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006174:	4b71      	ldr	r3, [pc, #452]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006176:	6a1b      	ldr	r3, [r3, #32]
 8006178:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	496e      	ldr	r1, [pc, #440]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006182:	4313      	orrs	r3, r2
 8006184:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d010      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689a      	ldr	r2, [r3, #8]
 8006196:	4b69      	ldr	r3, [pc, #420]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	429a      	cmp	r2, r3
 80061a0:	d908      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80061a2:	4b66      	ldr	r3, [pc, #408]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	f023 020f 	bic.w	r2, r3, #15
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	4963      	ldr	r1, [pc, #396]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061b0:	4313      	orrs	r3, r2
 80061b2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 80d2 	beq.w	8006366 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80061c2:	2300      	movs	r3, #0
 80061c4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	2b03      	cmp	r3, #3
 80061cc:	d143      	bne.n	8006256 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061ce:	4b5b      	ldr	r3, [pc, #364]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061d4:	f003 0304 	and.w	r3, r3, #4
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d110      	bne.n	80061fe <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80061dc:	4b57      	ldr	r3, [pc, #348]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061e2:	4a56      	ldr	r2, [pc, #344]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061e4:	f043 0304 	orr.w	r3, r3, #4
 80061e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80061ec:	4b53      	ldr	r3, [pc, #332]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80061ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	60bb      	str	r3, [r7, #8]
 80061f8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80061fa:	2301      	movs	r3, #1
 80061fc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80061fe:	f7fd fe9d 	bl	8003f3c <HAL_GetTick>
 8006202:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006204:	4b4e      	ldr	r3, [pc, #312]	@ (8006340 <HAL_RCC_ClockConfig+0x28c>)
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00f      	beq.n	8006230 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006210:	e008      	b.n	8006224 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8006212:	f7fd fe93 	bl	8003f3c <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	2b02      	cmp	r3, #2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e12b      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006224:	4b46      	ldr	r3, [pc, #280]	@ (8006340 <HAL_RCC_ClockConfig+0x28c>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f0      	beq.n	8006212 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006230:	7dfb      	ldrb	r3, [r7, #23]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d107      	bne.n	8006246 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006236:	4b41      	ldr	r3, [pc, #260]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006238:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800623c:	4a3f      	ldr	r2, [pc, #252]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 800623e:	f023 0304 	bic.w	r3, r3, #4
 8006242:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006246:	4b3d      	ldr	r3, [pc, #244]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d121      	bne.n	8006296 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e112      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	2b02      	cmp	r3, #2
 800625c:	d107      	bne.n	800626e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800625e:	4b37      	ldr	r3, [pc, #220]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d115      	bne.n	8006296 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e106      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d107      	bne.n	8006286 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006276:	4b31      	ldr	r3, [pc, #196]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0304 	and.w	r3, r3, #4
 800627e:	2b00      	cmp	r3, #0
 8006280:	d109      	bne.n	8006296 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e0fa      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006286:	4b2d      	ldr	r3, [pc, #180]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e0f2      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8006296:	4b29      	ldr	r3, [pc, #164]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	f023 0203 	bic.w	r2, r3, #3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	4926      	ldr	r1, [pc, #152]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80062a4:	4313      	orrs	r3, r2
 80062a6:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80062a8:	f7fd fe48 	bl	8003f3c <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d112      	bne.n	80062dc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062b6:	e00a      	b.n	80062ce <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062b8:	f7fd fe40 	bl	8003f3c <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d901      	bls.n	80062ce <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e0d6      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062ce:	4b1b      	ldr	r3, [pc, #108]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80062d0:	69db      	ldr	r3, [r3, #28]
 80062d2:	f003 030c 	and.w	r3, r3, #12
 80062d6:	2b0c      	cmp	r3, #12
 80062d8:	d1ee      	bne.n	80062b8 <HAL_RCC_ClockConfig+0x204>
 80062da:	e044      	b.n	8006366 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d112      	bne.n	800630a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062e4:	e00a      	b.n	80062fc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e6:	f7fd fe29 	bl	8003f3c <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d901      	bls.n	80062fc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80062f8:	2303      	movs	r3, #3
 80062fa:	e0bf      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062fc:	4b0f      	ldr	r3, [pc, #60]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	f003 030c 	and.w	r3, r3, #12
 8006304:	2b08      	cmp	r3, #8
 8006306:	d1ee      	bne.n	80062e6 <HAL_RCC_ClockConfig+0x232>
 8006308:	e02d      	b.n	8006366 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d123      	bne.n	800635a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006312:	e00a      	b.n	800632a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006314:	f7fd fe12 	bl	8003f3c <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006322:	4293      	cmp	r3, r2
 8006324:	d901      	bls.n	800632a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e0a8      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800632a:	4b04      	ldr	r3, [pc, #16]	@ (800633c <HAL_RCC_ClockConfig+0x288>)
 800632c:	69db      	ldr	r3, [r3, #28]
 800632e:	f003 030c 	and.w	r3, r3, #12
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1ee      	bne.n	8006314 <HAL_RCC_ClockConfig+0x260>
 8006336:	e016      	b.n	8006366 <HAL_RCC_ClockConfig+0x2b2>
 8006338:	40022000 	.word	0x40022000
 800633c:	46020c00 	.word	0x46020c00
 8006340:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006344:	f7fd fdfa 	bl	8003f3c <HAL_GetTick>
 8006348:	4602      	mov	r2, r0
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006352:	4293      	cmp	r3, r2
 8006354:	d901      	bls.n	800635a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e090      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800635a:	4b4a      	ldr	r3, [pc, #296]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	f003 030c 	and.w	r3, r3, #12
 8006362:	2b04      	cmp	r3, #4
 8006364:	d1ee      	bne.n	8006344 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d010      	beq.n	8006394 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	4b43      	ldr	r3, [pc, #268]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f003 030f 	and.w	r3, r3, #15
 800637e:	429a      	cmp	r2, r3
 8006380:	d208      	bcs.n	8006394 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006382:	4b40      	ldr	r3, [pc, #256]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	f023 020f 	bic.w	r2, r3, #15
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	493d      	ldr	r1, [pc, #244]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006390:	4313      	orrs	r3, r2
 8006392:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006394:	4b3c      	ldr	r3, [pc, #240]	@ (8006488 <HAL_RCC_ClockConfig+0x3d4>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 030f 	and.w	r3, r3, #15
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d210      	bcs.n	80063c4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063a2:	4b39      	ldr	r3, [pc, #228]	@ (8006488 <HAL_RCC_ClockConfig+0x3d4>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f023 020f 	bic.w	r2, r3, #15
 80063aa:	4937      	ldr	r1, [pc, #220]	@ (8006488 <HAL_RCC_ClockConfig+0x3d4>)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063b2:	4b35      	ldr	r3, [pc, #212]	@ (8006488 <HAL_RCC_ClockConfig+0x3d4>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d001      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e05b      	b.n	800647c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d010      	beq.n	80063f2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063dc:	429a      	cmp	r2, r3
 80063de:	d208      	bcs.n	80063f2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80063e0:	4b28      	ldr	r3, [pc, #160]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	4925      	ldr	r1, [pc, #148]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0308 	and.w	r3, r3, #8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d012      	beq.n	8006424 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691a      	ldr	r2, [r3, #16]
 8006402:	4b20      	ldr	r3, [pc, #128]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	091b      	lsrs	r3, r3, #4
 8006408:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800640c:	429a      	cmp	r2, r3
 800640e:	d209      	bcs.n	8006424 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006410:	4b1c      	ldr	r3, [pc, #112]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	011b      	lsls	r3, r3, #4
 800641e:	4919      	ldr	r1, [pc, #100]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006420:	4313      	orrs	r3, r2
 8006422:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0310 	and.w	r3, r3, #16
 800642c:	2b00      	cmp	r3, #0
 800642e:	d010      	beq.n	8006452 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	695a      	ldr	r2, [r3, #20]
 8006434:	4b13      	ldr	r3, [pc, #76]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006438:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800643c:	429a      	cmp	r2, r3
 800643e:	d208      	bcs.n	8006452 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006440:	4b10      	ldr	r3, [pc, #64]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	695b      	ldr	r3, [r3, #20]
 800644c:	490d      	ldr	r1, [pc, #52]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 800644e:	4313      	orrs	r3, r2
 8006450:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006452:	f000 f821 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8006456:	4602      	mov	r2, r0
 8006458:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <HAL_RCC_ClockConfig+0x3d0>)
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	f003 030f 	and.w	r3, r3, #15
 8006460:	490a      	ldr	r1, [pc, #40]	@ (800648c <HAL_RCC_ClockConfig+0x3d8>)
 8006462:	5ccb      	ldrb	r3, [r1, r3]
 8006464:	fa22 f303 	lsr.w	r3, r2, r3
 8006468:	4a09      	ldr	r2, [pc, #36]	@ (8006490 <HAL_RCC_ClockConfig+0x3dc>)
 800646a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800646c:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <HAL_RCC_ClockConfig+0x3e0>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4618      	mov	r0, r3
 8006472:	f7fd fcd9 	bl	8003e28 <HAL_InitTick>
 8006476:	4603      	mov	r3, r0
 8006478:	73fb      	strb	r3, [r7, #15]

  return status;
 800647a:	7bfb      	ldrb	r3, [r7, #15]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	46020c00 	.word	0x46020c00
 8006488:	40022000 	.word	0x40022000
 800648c:	0800f78c 	.word	0x0800f78c
 8006490:	20000008 	.word	0x20000008
 8006494:	2000000c 	.word	0x2000000c

08006498 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006498:	b480      	push	{r7}
 800649a:	b08b      	sub	sp, #44	@ 0x2c
 800649c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064a6:	4b78      	ldr	r3, [pc, #480]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	f003 030c 	and.w	r3, r3, #12
 80064ae:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064b0:	4b75      	ldr	r3, [pc, #468]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	f003 0303 	and.w	r3, r3, #3
 80064b8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d005      	beq.n	80064cc <HAL_RCC_GetSysClockFreq+0x34>
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	2b0c      	cmp	r3, #12
 80064c4:	d121      	bne.n	800650a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d11e      	bne.n	800650a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80064cc:	4b6e      	ldr	r3, [pc, #440]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d107      	bne.n	80064e8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80064d8:	4b6b      	ldr	r3, [pc, #428]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80064de:	0b1b      	lsrs	r3, r3, #12
 80064e0:	f003 030f 	and.w	r3, r3, #15
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e6:	e005      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80064e8:	4b67      	ldr	r3, [pc, #412]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	0f1b      	lsrs	r3, r3, #28
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80064f4:	4a65      	ldr	r2, [pc, #404]	@ (800668c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80064f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d110      	bne.n	8006526 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006508:	e00d      	b.n	8006526 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800650a:	4b5f      	ldr	r3, [pc, #380]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800650c:	69db      	ldr	r3, [r3, #28]
 800650e:	f003 030c 	and.w	r3, r3, #12
 8006512:	2b04      	cmp	r3, #4
 8006514:	d102      	bne.n	800651c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006516:	4b5e      	ldr	r3, [pc, #376]	@ (8006690 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006518:	623b      	str	r3, [r7, #32]
 800651a:	e004      	b.n	8006526 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	2b08      	cmp	r3, #8
 8006520:	d101      	bne.n	8006526 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006522:	4b5b      	ldr	r3, [pc, #364]	@ (8006690 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006524:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	2b0c      	cmp	r3, #12
 800652a:	f040 80a5 	bne.w	8006678 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800652e:	4b56      	ldr	r3, [pc, #344]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006532:	f003 0303 	and.w	r3, r3, #3
 8006536:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006538:	4b53      	ldr	r3, [pc, #332]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800653a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653c:	0a1b      	lsrs	r3, r3, #8
 800653e:	f003 030f 	and.w	r3, r3, #15
 8006542:	3301      	adds	r3, #1
 8006544:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006546:	4b50      	ldr	r3, [pc, #320]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	091b      	lsrs	r3, r3, #4
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006552:	4b4d      	ldr	r3, [pc, #308]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006556:	08db      	lsrs	r3, r3, #3
 8006558:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800655c:	68ba      	ldr	r2, [r7, #8]
 800655e:	fb02 f303 	mul.w	r3, r2, r3
 8006562:	ee07 3a90 	vmov	s15, r3
 8006566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800656a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	2b02      	cmp	r3, #2
 8006572:	d003      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0xe4>
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	2b03      	cmp	r3, #3
 8006578:	d022      	beq.n	80065c0 <HAL_RCC_GetSysClockFreq+0x128>
 800657a:	e043      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	ee07 3a90 	vmov	s15, r3
 8006582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006586:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8006694 <HAL_RCC_GetSysClockFreq+0x1fc>
 800658a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800658e:	4b3e      	ldr	r3, [pc, #248]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006596:	ee07 3a90 	vmov	s15, r3
 800659a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800659e:	ed97 6a01 	vldr	s12, [r7, #4]
 80065a2:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006698 <HAL_RCC_GetSysClockFreq+0x200>
 80065a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80065ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065be:	e046      	b.n	800664e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	ee07 3a90 	vmov	s15, r3
 80065c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ca:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8006694 <HAL_RCC_GetSysClockFreq+0x1fc>
 80065ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065d2:	4b2d      	ldr	r3, [pc, #180]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80065d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80065e2:	ed97 6a01 	vldr	s12, [r7, #4]
 80065e6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8006698 <HAL_RCC_GetSysClockFreq+0x200>
 80065ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80065f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006602:	e024      	b.n	800664e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006606:	ee07 3a90 	vmov	s15, r3
 800660a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	ee07 3a90 	vmov	s15, r3
 8006614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800661c:	4b1a      	ldr	r3, [pc, #104]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800661e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006624:	ee07 3a90 	vmov	s15, r3
 8006628:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800662c:	ed97 6a01 	vldr	s12, [r7, #4]
 8006630:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8006698 <HAL_RCC_GetSysClockFreq+0x200>
 8006634:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006638:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800663c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006640:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006648:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800664c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800664e:	4b0e      	ldr	r3, [pc, #56]	@ (8006688 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006652:	0e1b      	lsrs	r3, r3, #24
 8006654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006658:	3301      	adds	r3, #1
 800665a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	ee07 3a90 	vmov	s15, r3
 8006662:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006666:	edd7 6a07 	vldr	s13, [r7, #28]
 800666a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800666e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006672:	ee17 3a90 	vmov	r3, s15
 8006676:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006678:	6a3b      	ldr	r3, [r7, #32]
}
 800667a:	4618      	mov	r0, r3
 800667c:	372c      	adds	r7, #44	@ 0x2c
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	46020c00 	.word	0x46020c00
 800668c:	0800f7a4 	.word	0x0800f7a4
 8006690:	00f42400 	.word	0x00f42400
 8006694:	4b742400 	.word	0x4b742400
 8006698:	46000000 	.word	0x46000000

0800669c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80066a0:	f7ff fefa 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 80066a4:	4602      	mov	r2, r0
 80066a6:	4b07      	ldr	r3, [pc, #28]	@ (80066c4 <HAL_RCC_GetHCLKFreq+0x28>)
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	f003 030f 	and.w	r3, r3, #15
 80066ae:	4906      	ldr	r1, [pc, #24]	@ (80066c8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80066b0:	5ccb      	ldrb	r3, [r1, r3]
 80066b2:	fa22 f303 	lsr.w	r3, r2, r3
 80066b6:	4a05      	ldr	r2, [pc, #20]	@ (80066cc <HAL_RCC_GetHCLKFreq+0x30>)
 80066b8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80066ba:	4b04      	ldr	r3, [pc, #16]	@ (80066cc <HAL_RCC_GetHCLKFreq+0x30>)
 80066bc:	681b      	ldr	r3, [r3, #0]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	46020c00 	.word	0x46020c00
 80066c8:	0800f78c 	.word	0x0800f78c
 80066cc:	20000008 	.word	0x20000008

080066d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80066d4:	f7ff ffe2 	bl	800669c <HAL_RCC_GetHCLKFreq>
 80066d8:	4602      	mov	r2, r0
 80066da:	4b05      	ldr	r3, [pc, #20]	@ (80066f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	091b      	lsrs	r3, r3, #4
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	4903      	ldr	r1, [pc, #12]	@ (80066f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e6:	5ccb      	ldrb	r3, [r1, r3]
 80066e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	46020c00 	.word	0x46020c00
 80066f4:	0800f79c 	.word	0x0800f79c

080066f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80066fc:	f7ff ffce 	bl	800669c <HAL_RCC_GetHCLKFreq>
 8006700:	4602      	mov	r2, r0
 8006702:	4b05      	ldr	r3, [pc, #20]	@ (8006718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	0a1b      	lsrs	r3, r3, #8
 8006708:	f003 0307 	and.w	r3, r3, #7
 800670c:	4903      	ldr	r1, [pc, #12]	@ (800671c <HAL_RCC_GetPCLK2Freq+0x24>)
 800670e:	5ccb      	ldrb	r3, [r1, r3]
 8006710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006714:	4618      	mov	r0, r3
 8006716:	bd80      	pop	{r7, pc}
 8006718:	46020c00 	.word	0x46020c00
 800671c:	0800f79c 	.word	0x0800f79c

08006720 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8006724:	f7ff ffba 	bl	800669c <HAL_RCC_GetHCLKFreq>
 8006728:	4602      	mov	r2, r0
 800672a:	4b05      	ldr	r3, [pc, #20]	@ (8006740 <HAL_RCC_GetPCLK3Freq+0x20>)
 800672c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672e:	091b      	lsrs	r3, r3, #4
 8006730:	f003 0307 	and.w	r3, r3, #7
 8006734:	4903      	ldr	r1, [pc, #12]	@ (8006744 <HAL_RCC_GetPCLK3Freq+0x24>)
 8006736:	5ccb      	ldrb	r3, [r1, r3]
 8006738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800673c:	4618      	mov	r0, r3
 800673e:	bd80      	pop	{r7, pc}
 8006740:	46020c00 	.word	0x46020c00
 8006744:	0800f79c 	.word	0x0800f79c

08006748 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b086      	sub	sp, #24
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006750:	4b3e      	ldr	r3, [pc, #248]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006756:	f003 0304 	and.w	r3, r3, #4
 800675a:	2b00      	cmp	r3, #0
 800675c:	d003      	beq.n	8006766 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800675e:	f7fe fdbf 	bl	80052e0 <HAL_PWREx_GetVoltageRange>
 8006762:	6178      	str	r0, [r7, #20]
 8006764:	e019      	b.n	800679a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006766:	4b39      	ldr	r3, [pc, #228]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006768:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800676c:	4a37      	ldr	r2, [pc, #220]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800676e:	f043 0304 	orr.w	r3, r3, #4
 8006772:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006776:	4b35      	ldr	r3, [pc, #212]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006778:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	60fb      	str	r3, [r7, #12]
 8006782:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006784:	f7fe fdac 	bl	80052e0 <HAL_PWREx_GetVoltageRange>
 8006788:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800678a:	4b30      	ldr	r3, [pc, #192]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800678c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006790:	4a2e      	ldr	r2, [pc, #184]	@ (800684c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006792:	f023 0304 	bic.w	r3, r3, #4
 8006796:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80067a0:	d003      	beq.n	80067aa <RCC_SetFlashLatencyFromMSIRange+0x62>
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067a8:	d109      	bne.n	80067be <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067b0:	d202      	bcs.n	80067b8 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80067b2:	2301      	movs	r3, #1
 80067b4:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80067b6:	e033      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80067b8:	2300      	movs	r3, #0
 80067ba:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80067bc:	e030      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067c4:	d208      	bcs.n	80067d8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067cc:	d102      	bne.n	80067d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80067ce:	2303      	movs	r3, #3
 80067d0:	613b      	str	r3, [r7, #16]
 80067d2:	e025      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e035      	b.n	8006844 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067de:	d90f      	bls.n	8006800 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d109      	bne.n	80067fa <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80067ec:	d902      	bls.n	80067f4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80067ee:	2300      	movs	r3, #0
 80067f0:	613b      	str	r3, [r7, #16]
 80067f2:	e015      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80067f4:	2301      	movs	r3, #1
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	e012      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80067fa:	2300      	movs	r3, #0
 80067fc:	613b      	str	r3, [r7, #16]
 80067fe:	e00f      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006806:	d109      	bne.n	800681c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800680e:	d102      	bne.n	8006816 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006810:	2301      	movs	r3, #1
 8006812:	613b      	str	r3, [r7, #16]
 8006814:	e004      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8006816:	2302      	movs	r3, #2
 8006818:	613b      	str	r3, [r7, #16]
 800681a:	e001      	b.n	8006820 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800681c:	2301      	movs	r3, #1
 800681e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006820:	4b0b      	ldr	r3, [pc, #44]	@ (8006850 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f023 020f 	bic.w	r2, r3, #15
 8006828:	4909      	ldr	r1, [pc, #36]	@ (8006850 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006830:	4b07      	ldr	r3, [pc, #28]	@ (8006850 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 030f 	and.w	r3, r3, #15
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	429a      	cmp	r2, r3
 800683c:	d001      	beq.n	8006842 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e000      	b.n	8006844 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8006842:	2300      	movs	r3, #0
}
 8006844:	4618      	mov	r0, r3
 8006846:	3718      	adds	r7, #24
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	46020c00 	.word	0x46020c00
 8006850:	40022000 	.word	0x40022000

08006854 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006858:	b0b6      	sub	sp, #216	@ 0xd8
 800685a:	af00      	add	r7, sp, #0
 800685c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006860:	2300      	movs	r3, #0
 8006862:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006866:	2300      	movs	r3, #0
 8006868:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800686c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006874:	f002 0401 	and.w	r4, r2, #1
 8006878:	2500      	movs	r5, #0
 800687a:	ea54 0305 	orrs.w	r3, r4, r5
 800687e:	d00b      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006880:	4bc5      	ldr	r3, [pc, #788]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006886:	f023 0103 	bic.w	r1, r3, #3
 800688a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800688e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006890:	4ac1      	ldr	r2, [pc, #772]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006892:	430b      	orrs	r3, r1
 8006894:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006898:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800689c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a0:	f002 0804 	and.w	r8, r2, #4
 80068a4:	f04f 0900 	mov.w	r9, #0
 80068a8:	ea58 0309 	orrs.w	r3, r8, r9
 80068ac:	d00b      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80068ae:	4bba      	ldr	r3, [pc, #744]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80068b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068b4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80068b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068be:	4ab6      	ldr	r2, [pc, #728]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80068c0:	430b      	orrs	r3, r1
 80068c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ce:	f002 0a08 	and.w	sl, r2, #8
 80068d2:	f04f 0b00 	mov.w	fp, #0
 80068d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80068da:	d00b      	beq.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80068dc:	4bae      	ldr	r3, [pc, #696]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80068de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80068e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ec:	4aaa      	ldr	r2, [pc, #680]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80068ee:	430b      	orrs	r3, r1
 80068f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	f002 0310 	and.w	r3, r2, #16
 8006900:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006904:	2300      	movs	r3, #0
 8006906:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800690a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800690e:	460b      	mov	r3, r1
 8006910:	4313      	orrs	r3, r2
 8006912:	d00b      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006914:	4ba0      	ldr	r3, [pc, #640]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800691a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800691e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006924:	4a9c      	ldr	r2, [pc, #624]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006926:	430b      	orrs	r3, r1
 8006928:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800692c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006934:	f002 0320 	and.w	r3, r2, #32
 8006938:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800693c:	2300      	movs	r3, #0
 800693e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006942:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006946:	460b      	mov	r3, r1
 8006948:	4313      	orrs	r3, r2
 800694a:	d00b      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800694c:	4b92      	ldr	r3, [pc, #584]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800694e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006952:	f023 0107 	bic.w	r1, r3, #7
 8006956:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800695a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800695c:	4a8e      	ldr	r2, [pc, #568]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800695e:	430b      	orrs	r3, r1
 8006960:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006964:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006970:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006974:	2300      	movs	r3, #0
 8006976:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800697a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800697e:	460b      	mov	r3, r1
 8006980:	4313      	orrs	r3, r2
 8006982:	d00b      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006984:	4b84      	ldr	r3, [pc, #528]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800698a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800698e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006994:	4a80      	ldr	r2, [pc, #512]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006996:	430b      	orrs	r3, r1
 8006998:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800699c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80069a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069ac:	2300      	movs	r3, #0
 80069ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80069b2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80069b6:	460b      	mov	r3, r1
 80069b8:	4313      	orrs	r3, r2
 80069ba:	d00b      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80069bc:	4b76      	ldr	r3, [pc, #472]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80069c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069cc:	4a72      	ldr	r2, [pc, #456]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069ce:	430b      	orrs	r3, r1
 80069d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80069d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069dc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80069e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069e4:	2300      	movs	r3, #0
 80069e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069ea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80069ee:	460b      	mov	r3, r1
 80069f0:	4313      	orrs	r3, r2
 80069f2:	d00b      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80069f4:	4b68      	ldr	r3, [pc, #416]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80069f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80069fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a04:	4a64      	ldr	r2, [pc, #400]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a06:	430b      	orrs	r3, r1
 8006a08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006a0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a14:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006a18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a22:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006a26:	460b      	mov	r3, r1
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	d00b      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006a2c:	4b5a      	ldr	r3, [pc, #360]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a32:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006a36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3c:	4a56      	ldr	r2, [pc, #344]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a3e:	430b      	orrs	r3, r1
 8006a40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006a44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a54:	2300      	movs	r3, #0
 8006a56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a5a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4313      	orrs	r3, r2
 8006a62:	d00b      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006a64:	4b4c      	ldr	r3, [pc, #304]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a6a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006a6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a74:	4a48      	ldr	r2, [pc, #288]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a76:	430b      	orrs	r3, r1
 8006a78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006a7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a84:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006a88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a92:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006a96:	460b      	mov	r3, r1
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	d00b      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006a9c:	4b3e      	ldr	r3, [pc, #248]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006aa2:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006aa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006aaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006aac:	4a3a      	ldr	r2, [pc, #232]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006ab4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006ac0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ac6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006aca:	460b      	mov	r3, r1
 8006acc:	4313      	orrs	r3, r2
 8006ace:	d00b      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006ad0:	4b31      	ldr	r3, [pc, #196]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006ad2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ad6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ada:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ade:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006ae2:	430b      	orrs	r3, r1
 8006ae4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ae8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006af4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006af6:	2300      	movs	r3, #0
 8006af8:	677b      	str	r3, [r7, #116]	@ 0x74
 8006afa:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006afe:	460b      	mov	r3, r1
 8006b00:	4313      	orrs	r3, r2
 8006b02:	d04f      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006b04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b0c:	2b80      	cmp	r3, #128	@ 0x80
 8006b0e:	d02d      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006b10:	2b80      	cmp	r3, #128	@ 0x80
 8006b12:	d827      	bhi.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006b14:	2b60      	cmp	r3, #96	@ 0x60
 8006b16:	d02b      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006b18:	2b60      	cmp	r3, #96	@ 0x60
 8006b1a:	d823      	bhi.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006b1c:	2b40      	cmp	r3, #64	@ 0x40
 8006b1e:	d006      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006b20:	2b40      	cmp	r3, #64	@ 0x40
 8006b22:	d81f      	bhi.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d009      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	d011      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006b2c:	e01a      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b32:	4a19      	ldr	r2, [pc, #100]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b38:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b3a:	e01a      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b40:	3308      	adds	r3, #8
 8006b42:	4618      	mov	r0, r3
 8006b44:	f002 f914 	bl	8008d70 <RCCEx_PLL2_Config>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b4e:	e010      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b54:	332c      	adds	r3, #44	@ 0x2c
 8006b56:	4618      	mov	r0, r3
 8006b58:	f002 f9a2 	bl	8008ea0 <RCCEx_PLL3_Config>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006b62:	e006      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006b6a:	e002      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8006b6c:	bf00      	nop
 8006b6e:	e000      	b.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8006b70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b72:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d110      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006b7a:	4b07      	ldr	r3, [pc, #28]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b80:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b8c:	4a02      	ldr	r2, [pc, #8]	@ (8006b98 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006b8e:	430b      	orrs	r3, r1
 8006b90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006b94:	e006      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8006b96:	bf00      	nop
 8006b98:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b9c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ba0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006ba4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bb6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006bba:	460b      	mov	r3, r1
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	d046      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006bc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006bc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006bc8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bcc:	d028      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006bce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bd2:	d821      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006bd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bd8:	d022      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006bda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bde:	d81b      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006be0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006be4:	d01c      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006be6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bea:	d815      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bf0:	d008      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8006bf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bf6:	d80f      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d011      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c00:	d00e      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006c02:	e009      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c08:	3308      	adds	r3, #8
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f002 f8b0 	bl	8008d70 <RCCEx_PLL2_Config>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006c16:	e004      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006c1e:	e000      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 8006c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c22:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10d      	bne.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006c2a:	4bb6      	ldr	r3, [pc, #728]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006c2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c30:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006c3c:	4ab1      	ldr	r2, [pc, #708]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006c3e:	430b      	orrs	r3, r1
 8006c40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006c44:	e003      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c46:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006c4a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006c4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006c5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c60:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006c64:	460b      	mov	r3, r1
 8006c66:	4313      	orrs	r3, r2
 8006c68:	d03e      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006c6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c72:	2b04      	cmp	r3, #4
 8006c74:	d81d      	bhi.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006c76:	a201      	add	r2, pc, #4	@ (adr r2, 8006c7c <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8006c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7c:	08006cbb 	.word	0x08006cbb
 8006c80:	08006c91 	.word	0x08006c91
 8006c84:	08006c9f 	.word	0x08006c9f
 8006c88:	08006cbb 	.word	0x08006cbb
 8006c8c:	08006cbb 	.word	0x08006cbb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006c90:	4b9c      	ldr	r3, [pc, #624]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c94:	4a9b      	ldr	r2, [pc, #620]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c9a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006c9c:	e00e      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ca2:	332c      	adds	r3, #44	@ 0x2c
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f002 f8fb 	bl	8008ea0 <RCCEx_PLL3_Config>
 8006caa:	4603      	mov	r3, r0
 8006cac:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006cb0:	e004      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006cb8:	e000      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8006cba:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006cbc:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10d      	bne.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006cc4:	4b8f      	ldr	r3, [pc, #572]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006cc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006cca:	f023 0107 	bic.w	r1, r3, #7
 8006cce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006cd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cd6:	4a8b      	ldr	r2, [pc, #556]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006cde:	e003      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ce4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006ce8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cfa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4313      	orrs	r3, r2
 8006d02:	d04a      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006d04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d10:	d028      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8006d12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d16:	d821      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006d18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d1c:	d024      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006d1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d22:	d81b      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006d24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d28:	d00e      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8006d2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d2e:	d815      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d01b      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d38:	d110      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d3a:	4b72      	ldr	r3, [pc, #456]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3e:	4a71      	ldr	r2, [pc, #452]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d44:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006d46:	e012      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d4c:	332c      	adds	r3, #44	@ 0x2c
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f002 f8a6 	bl	8008ea0 <RCCEx_PLL3_Config>
 8006d54:	4603      	mov	r3, r0
 8006d56:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006d5a:	e008      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006d62:	e004      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006d64:	bf00      	nop
 8006d66:	e002      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006d68:	bf00      	nop
 8006d6a:	e000      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8006d6c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006d6e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10d      	bne.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006d76:	4b63      	ldr	r3, [pc, #396]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d7c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006d80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d88:	4a5e      	ldr	r2, [pc, #376]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006d8a:	430b      	orrs	r3, r1
 8006d8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d90:	e003      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d92:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006d96:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006da6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006da8:	2300      	movs	r3, #0
 8006daa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dac:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006db0:	460b      	mov	r3, r1
 8006db2:	4313      	orrs	r3, r2
 8006db4:	f000 80ba 	beq.w	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006db8:	2300      	movs	r3, #0
 8006dba:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006dbe:	4b51      	ldr	r3, [pc, #324]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dc4:	f003 0304 	and.w	r3, r3, #4
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d113      	bne.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dd2:	4a4c      	ldr	r2, [pc, #304]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006dd4:	f043 0304 	orr.w	r3, r3, #4
 8006dd8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006ddc:	4b49      	ldr	r3, [pc, #292]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8006dee:	2301      	movs	r3, #1
 8006df0:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006df4:	4b44      	ldr	r3, [pc, #272]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df8:	4a43      	ldr	r2, [pc, #268]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006dfa:	f043 0301 	orr.w	r3, r3, #1
 8006dfe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e00:	f7fd f89c 	bl	8003f3c <HAL_GetTick>
 8006e04:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006e08:	e00b      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e0a:	f7fd f897 	bl	8003f3c <HAL_GetTick>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d903      	bls.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006e20:	e005      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006e22:	4b39      	ldr	r3, [pc, #228]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8006e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e26:	f003 0301 	and.w	r3, r3, #1
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d0ed      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8006e2e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d16a      	bne.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006e36:	4b33      	ldr	r3, [pc, #204]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006e44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d023      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8006e4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e50:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8006e54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d01b      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e5c:	4b29      	ldr	r3, [pc, #164]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e6a:	4b26      	ldr	r3, [pc, #152]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e70:	4a24      	ldr	r2, [pc, #144]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006e7a:	4b22      	ldr	r3, [pc, #136]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e80:	4a20      	ldr	r2, [pc, #128]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006e8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006e94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d019      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea0:	f7fd f84c 	bl	8003f3c <HAL_GetTick>
 8006ea4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ea8:	e00d      	b.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006eaa:	f7fd f847 	bl	8003f3c <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006eb4:	1ad2      	subs	r2, r2, r3
 8006eb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d903      	bls.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8006ec4:	e006      	b.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006ec8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ecc:	f003 0302 	and.w	r3, r3, #2
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d0ea      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8006ed4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d10d      	bne.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006edc:	4b09      	ldr	r3, [pc, #36]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006ede:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ee2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ee6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006eea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006eee:	4a05      	ldr	r2, [pc, #20]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006ef0:	430b      	orrs	r3, r1
 8006ef2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006ef6:	e00d      	b.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ef8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006efc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8006f00:	e008      	b.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8006f02:	bf00      	nop
 8006f04:	46020c00 	.word	0x46020c00
 8006f08:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f0c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006f10:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f14:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d107      	bne.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f1c:	4bb2      	ldr	r3, [pc, #712]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f22:	4ab1      	ldr	r2, [pc, #708]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006f24:	f023 0304 	bic.w	r3, r3, #4
 8006f28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006f38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f3e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006f42:	460b      	mov	r3, r1
 8006f44:	4313      	orrs	r3, r2
 8006f46:	d042      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006f48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f50:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f54:	d022      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006f56:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006f5a:	d81b      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006f5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f60:	d011      	beq.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8006f62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f66:	d815      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d019      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8006f6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f70:	d110      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f76:	3308      	adds	r3, #8
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f001 fef9 	bl	8008d70 <RCCEx_PLL2_Config>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006f84:	e00d      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f86:	4b98      	ldr	r3, [pc, #608]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f8a:	4a97      	ldr	r2, [pc, #604]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006f8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f90:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006f92:	e006      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8006f9a:	e002      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8006f9c:	bf00      	nop
 8006f9e:	e000      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8006fa0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006fa2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10d      	bne.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006faa:	4b8f      	ldr	r3, [pc, #572]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fb0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006fb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fbc:	4a8a      	ldr	r2, [pc, #552]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8006fbe:	430b      	orrs	r3, r1
 8006fc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006fc4:	e003      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8006fca:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006fce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006fda:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fdc:	2300      	movs	r3, #0
 8006fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fe0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	d02d      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006fea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff6:	d00b      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8006ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ffc:	d804      	bhi.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d008      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8007002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007006:	d007      	beq.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800700e:	e004      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8007010:	bf00      	nop
 8007012:	e002      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8007014:	bf00      	nop
 8007016:	e000      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8007018:	bf00      	nop
    }
    if (ret == HAL_OK)
 800701a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10d      	bne.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007022:	4b71      	ldr	r3, [pc, #452]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007024:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007028:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800702c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007034:	4a6c      	ldr	r2, [pc, #432]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007036:	430b      	orrs	r3, r1
 8007038:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800703c:	e003      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800703e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007042:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8007046:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800704a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007052:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007054:	2300      	movs	r3, #0
 8007056:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007058:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800705c:	460b      	mov	r3, r1
 800705e:	4313      	orrs	r3, r2
 8007060:	d00c      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8007062:	4b61      	ldr	r3, [pc, #388]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007064:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007068:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 800706c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007074:	4a5c      	ldr	r2, [pc, #368]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007076:	430b      	orrs	r3, r1
 8007078:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800707c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007088:	633b      	str	r3, [r7, #48]	@ 0x30
 800708a:	2300      	movs	r3, #0
 800708c:	637b      	str	r3, [r7, #52]	@ 0x34
 800708e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007092:	460b      	mov	r3, r1
 8007094:	4313      	orrs	r3, r2
 8007096:	d019      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007098:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800709c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070a4:	d105      	bne.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80070a6:	4b50      	ldr	r3, [pc, #320]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070aa:	4a4f      	ldr	r2, [pc, #316]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070b0:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80070b2:	4b4d      	ldr	r3, [pc, #308]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070b8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80070bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070c4:	4a48      	ldr	r2, [pc, #288]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070c6:	430b      	orrs	r3, r1
 80070c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80070cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80070d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070da:	2300      	movs	r3, #0
 80070dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070de:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d00c      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80070e8:	4b3f      	ldr	r3, [pc, #252]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80070f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80070fa:	493b      	ldr	r1, [pc, #236]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80070fc:	4313      	orrs	r3, r2
 80070fe:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007102:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710a:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800710e:	623b      	str	r3, [r7, #32]
 8007110:	2300      	movs	r3, #0
 8007112:	627b      	str	r3, [r7, #36]	@ 0x24
 8007114:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007118:	460b      	mov	r3, r1
 800711a:	4313      	orrs	r3, r2
 800711c:	d00c      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800711e:	4b32      	ldr	r3, [pc, #200]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007124:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007128:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800712c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007130:	492d      	ldr	r1, [pc, #180]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007132:	4313      	orrs	r3, r2
 8007134:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007138:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007144:	61bb      	str	r3, [r7, #24]
 8007146:	2300      	movs	r3, #0
 8007148:	61fb      	str	r3, [r7, #28]
 800714a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800714e:	460b      	mov	r3, r1
 8007150:	4313      	orrs	r3, r2
 8007152:	d00c      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007154:	4b24      	ldr	r3, [pc, #144]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007156:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800715a:	f023 0218 	bic.w	r2, r3, #24
 800715e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007162:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007166:	4920      	ldr	r1, [pc, #128]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8007168:	4313      	orrs	r3, r2
 800716a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800716e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007176:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800717a:	613b      	str	r3, [r7, #16]
 800717c:	2300      	movs	r3, #0
 800717e:	617b      	str	r3, [r7, #20]
 8007180:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007184:	460b      	mov	r3, r1
 8007186:	4313      	orrs	r3, r2
 8007188:	d034      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800718a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800718e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007192:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007196:	d105      	bne.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007198:	4b13      	ldr	r3, [pc, #76]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800719a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719c:	4a12      	ldr	r2, [pc, #72]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800719e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071a2:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80071a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071a8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80071ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071b0:	d108      	bne.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071b6:	3308      	adds	r3, #8
 80071b8:	4618      	mov	r0, r3
 80071ba:	f001 fdd9 	bl	8008d70 <RCCEx_PLL2_Config>
 80071be:	4603      	mov	r3, r0
 80071c0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 80071c4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10f      	bne.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80071cc:	4b06      	ldr	r3, [pc, #24]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80071ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80071d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80071de:	4902      	ldr	r1, [pc, #8]	@ (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80071e6:	e005      	b.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 80071e8:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ec:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80071f0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80071f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fc:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007200:	60bb      	str	r3, [r7, #8]
 8007202:	2300      	movs	r3, #0
 8007204:	60fb      	str	r3, [r7, #12]
 8007206:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800720a:	460b      	mov	r3, r1
 800720c:	4313      	orrs	r3, r2
 800720e:	d03a      	beq.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8007210:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800721c:	d00e      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800721e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007222:	d815      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8007224:	2b00      	cmp	r3, #0
 8007226:	d017      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8007228:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800722c:	d110      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800722e:	4b27      	ldr	r3, [pc, #156]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007232:	4a26      	ldr	r2, [pc, #152]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007238:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800723a:	e00e      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800723c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007240:	3308      	adds	r3, #8
 8007242:	4618      	mov	r0, r3
 8007244:	f001 fd94 	bl	8008d70 <RCCEx_PLL2_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800724e:	e004      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8007256:	e000      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8007258:	bf00      	nop
    }
    if (ret == HAL_OK)
 800725a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10d      	bne.n	800727e <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007262:	4b1a      	ldr	r3, [pc, #104]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007268:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800726c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007274:	4915      	ldr	r1, [pc, #84]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8007276:	4313      	orrs	r3, r2
 8007278:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800727c:	e003      	b.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800727e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8007282:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007286:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800728a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	2300      	movs	r3, #0
 8007296:	607b      	str	r3, [r7, #4]
 8007298:	e9d7 1200 	ldrd	r1, r2, [r7]
 800729c:	460b      	mov	r3, r1
 800729e:	4313      	orrs	r3, r2
 80072a0:	d00c      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80072a2:	4b0a      	ldr	r3, [pc, #40]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80072a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80072a8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80072ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80072b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072b4:	4905      	ldr	r1, [pc, #20]	@ (80072cc <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80072b6:	4313      	orrs	r3, r2
 80072b8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80072bc:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	37d8      	adds	r7, #216	@ 0xd8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072ca:	bf00      	nop
 80072cc:	46020c00 	.word	0x46020c00

080072d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b089      	sub	sp, #36	@ 0x24
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80072d8:	4ba6      	ldr	r3, [pc, #664]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072e0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80072e2:	4ba4      	ldr	r3, [pc, #656]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80072ec:	4ba1      	ldr	r3, [pc, #644]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f0:	0a1b      	lsrs	r3, r3, #8
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	3301      	adds	r3, #1
 80072f8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80072fa:	4b9e      	ldr	r3, [pc, #632]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	091b      	lsrs	r3, r3, #4
 8007300:	f003 0301 	and.w	r3, r3, #1
 8007304:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007306:	4b9b      	ldr	r3, [pc, #620]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800730a:	08db      	lsrs	r3, r3, #3
 800730c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	fb02 f303 	mul.w	r3, r2, r3
 8007316:	ee07 3a90 	vmov	s15, r3
 800731a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800731e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2b03      	cmp	r3, #3
 8007326:	d062      	beq.n	80073ee <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	2b03      	cmp	r3, #3
 800732c:	f200 8081 	bhi.w	8007432 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d024      	beq.n	8007380 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	2b02      	cmp	r3, #2
 800733a:	d17a      	bne.n	8007432 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	ee07 3a90 	vmov	s15, r3
 8007342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007346:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007578 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800734a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800734e:	4b89      	ldr	r3, [pc, #548]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007356:	ee07 3a90 	vmov	s15, r3
 800735a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800735e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007362:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800757c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007366:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800736a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800736e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007372:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800737a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800737e:	e08f      	b.n	80074a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007380:	4b7c      	ldr	r3, [pc, #496]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d005      	beq.n	8007398 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800738c:	4b79      	ldr	r3, [pc, #484]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	0f1b      	lsrs	r3, r3, #28
 8007392:	f003 030f 	and.w	r3, r3, #15
 8007396:	e006      	b.n	80073a6 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8007398:	4b76      	ldr	r3, [pc, #472]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800739a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800739e:	041b      	lsls	r3, r3, #16
 80073a0:	0f1b      	lsrs	r3, r3, #28
 80073a2:	f003 030f 	and.w	r3, r3, #15
 80073a6:	4a76      	ldr	r2, [pc, #472]	@ (8007580 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80073a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ac:	ee07 3a90 	vmov	s15, r3
 80073b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	ee07 3a90 	vmov	s15, r3
 80073ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	ee07 3a90 	vmov	s15, r3
 80073c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80073d0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800757c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80073d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80073e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80073ec:	e058      	b.n	80074a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	ee07 3a90 	vmov	s15, r3
 80073f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073f8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007578 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80073fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007400:	4b5c      	ldr	r3, [pc, #368]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007408:	ee07 3a90 	vmov	s15, r3
 800740c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007410:	ed97 6a02 	vldr	s12, [r7, #8]
 8007414:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800757c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007418:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800741c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007420:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007424:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007428:	ee67 7a27 	vmul.f32	s15, s14, s15
 800742c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007430:	e036      	b.n	80074a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007432:	4b50      	ldr	r3, [pc, #320]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d005      	beq.n	800744a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800743e:	4b4d      	ldr	r3, [pc, #308]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	0f1b      	lsrs	r3, r3, #28
 8007444:	f003 030f 	and.w	r3, r3, #15
 8007448:	e006      	b.n	8007458 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800744a:	4b4a      	ldr	r3, [pc, #296]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800744c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007450:	041b      	lsls	r3, r3, #16
 8007452:	0f1b      	lsrs	r3, r3, #28
 8007454:	f003 030f 	and.w	r3, r3, #15
 8007458:	4a49      	ldr	r2, [pc, #292]	@ (8007580 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800745a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800745e:	ee07 3a90 	vmov	s15, r3
 8007462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	ee07 3a90 	vmov	s15, r3
 800746c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	ee07 3a90 	vmov	s15, r3
 800747a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800747e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007482:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800757c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800748a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800748e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007492:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800749a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800749e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80074a0:	4b34      	ldr	r3, [pc, #208]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d017      	beq.n	80074dc <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80074ac:	4b31      	ldr	r3, [pc, #196]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074b0:	0a5b      	lsrs	r3, r3, #9
 80074b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80074be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80074c2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80074c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80074ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074d2:	ee17 2a90 	vmov	r2, s15
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	601a      	str	r2, [r3, #0]
 80074da:	e002      	b.n	80074e2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80074e2:	4b24      	ldr	r3, [pc, #144]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d017      	beq.n	800751e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80074ee:	4b21      	ldr	r3, [pc, #132]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80074f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074f2:	0c1b      	lsrs	r3, r3, #16
 80074f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074f8:	ee07 3a90 	vmov	s15, r3
 80074fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007500:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007504:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007508:	edd7 6a07 	vldr	s13, [r7, #28]
 800750c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007514:	ee17 2a90 	vmov	r2, s15
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	605a      	str	r2, [r3, #4]
 800751c:	e002      	b.n	8007524 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007524:	4b13      	ldr	r3, [pc, #76]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d017      	beq.n	8007560 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007530:	4b10      	ldr	r3, [pc, #64]	@ (8007574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007534:	0e1b      	lsrs	r3, r3, #24
 8007536:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800753a:	ee07 3a90 	vmov	s15, r3
 800753e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8007542:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007546:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800754a:	edd7 6a07 	vldr	s13, [r7, #28]
 800754e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007552:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007556:	ee17 2a90 	vmov	r2, s15
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800755e:	e002      	b.n	8007566 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	609a      	str	r2, [r3, #8]
}
 8007566:	bf00      	nop
 8007568:	3724      	adds	r7, #36	@ 0x24
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	46020c00 	.word	0x46020c00
 8007578:	4b742400 	.word	0x4b742400
 800757c:	46000000 	.word	0x46000000
 8007580:	0800f7a4 	.word	0x0800f7a4

08007584 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007584:	b480      	push	{r7}
 8007586:	b089      	sub	sp, #36	@ 0x24
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800758c:	4ba6      	ldr	r3, [pc, #664]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800758e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007594:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007596:	4ba4      	ldr	r3, [pc, #656]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759a:	f003 0303 	and.w	r3, r3, #3
 800759e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80075a0:	4ba1      	ldr	r3, [pc, #644]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a4:	0a1b      	lsrs	r3, r3, #8
 80075a6:	f003 030f 	and.w	r3, r3, #15
 80075aa:	3301      	adds	r3, #1
 80075ac:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80075ae:	4b9e      	ldr	r3, [pc, #632]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b2:	091b      	lsrs	r3, r3, #4
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80075ba:	4b9b      	ldr	r3, [pc, #620]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075be:	08db      	lsrs	r3, r3, #3
 80075c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	fb02 f303 	mul.w	r3, r2, r3
 80075ca:	ee07 3a90 	vmov	s15, r3
 80075ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	2b03      	cmp	r3, #3
 80075da:	d062      	beq.n	80076a2 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	2b03      	cmp	r3, #3
 80075e0:	f200 8081 	bhi.w	80076e6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d024      	beq.n	8007634 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d17a      	bne.n	80076e6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	ee07 3a90 	vmov	s15, r3
 80075f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075fa:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800782c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80075fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007602:	4b89      	ldr	r3, [pc, #548]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800760a:	ee07 3a90 	vmov	s15, r3
 800760e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007612:	ed97 6a02 	vldr	s12, [r7, #8]
 8007616:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800761a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800761e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007626:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800762a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800762e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007632:	e08f      	b.n	8007754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007634:	4b7c      	ldr	r3, [pc, #496]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800763c:	2b00      	cmp	r3, #0
 800763e:	d005      	beq.n	800764c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007640:	4b79      	ldr	r3, [pc, #484]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	0f1b      	lsrs	r3, r3, #28
 8007646:	f003 030f 	and.w	r3, r3, #15
 800764a:	e006      	b.n	800765a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800764c:	4b76      	ldr	r3, [pc, #472]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800764e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007652:	041b      	lsls	r3, r3, #16
 8007654:	0f1b      	lsrs	r3, r3, #28
 8007656:	f003 030f 	and.w	r3, r3, #15
 800765a:	4a76      	ldr	r2, [pc, #472]	@ (8007834 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800765c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007660:	ee07 3a90 	vmov	s15, r3
 8007664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	ee07 3a90 	vmov	s15, r3
 800766e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	ee07 3a90 	vmov	s15, r3
 800767c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007680:	ed97 6a02 	vldr	s12, [r7, #8]
 8007684:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007688:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800768c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007690:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007694:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800769c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80076a0:	e058      	b.n	8007754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	ee07 3a90 	vmov	s15, r3
 80076a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ac:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800782c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80076b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076b4:	4b5c      	ldr	r3, [pc, #368]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076bc:	ee07 3a90 	vmov	s15, r3
 80076c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80076c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80076c8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80076cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80076d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80076d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80076dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076e0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80076e4:	e036      	b.n	8007754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80076e6:	4b50      	ldr	r3, [pc, #320]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d005      	beq.n	80076fe <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80076f2:	4b4d      	ldr	r3, [pc, #308]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	0f1b      	lsrs	r3, r3, #28
 80076f8:	f003 030f 	and.w	r3, r3, #15
 80076fc:	e006      	b.n	800770c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80076fe:	4b4a      	ldr	r3, [pc, #296]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007704:	041b      	lsls	r3, r3, #16
 8007706:	0f1b      	lsrs	r3, r3, #28
 8007708:	f003 030f 	and.w	r3, r3, #15
 800770c:	4a49      	ldr	r2, [pc, #292]	@ (8007834 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800770e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007712:	ee07 3a90 	vmov	s15, r3
 8007716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	ee07 3a90 	vmov	s15, r3
 8007720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	ee07 3a90 	vmov	s15, r3
 800772e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007732:	ed97 6a02 	vldr	s12, [r7, #8]
 8007736:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800773a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800773e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007746:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800774a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800774e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007752:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007754:	4b34      	ldr	r3, [pc, #208]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007758:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d017      	beq.n	8007790 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007760:	4b31      	ldr	r3, [pc, #196]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007764:	0a5b      	lsrs	r3, r3, #9
 8007766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800776a:	ee07 3a90 	vmov	s15, r3
 800776e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8007772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007776:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800777a:	edd7 6a07 	vldr	s13, [r7, #28]
 800777e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007786:	ee17 2a90 	vmov	r2, s15
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	e002      	b.n	8007796 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007796:	4b24      	ldr	r3, [pc, #144]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d017      	beq.n	80077d2 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077a2:	4b21      	ldr	r3, [pc, #132]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80077a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077a6:	0c1b      	lsrs	r3, r3, #16
 80077a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077ac:	ee07 3a90 	vmov	s15, r3
 80077b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80077b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077b8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80077c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077c8:	ee17 2a90 	vmov	r2, s15
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	605a      	str	r2, [r3, #4]
 80077d0:	e002      	b.n	80077d8 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80077d8:	4b13      	ldr	r3, [pc, #76]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80077da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d017      	beq.n	8007814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077e4:	4b10      	ldr	r3, [pc, #64]	@ (8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80077e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e8:	0e1b      	lsrs	r3, r3, #24
 80077ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077ee:	ee07 3a90 	vmov	s15, r3
 80077f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80077f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077fa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80077fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800780a:	ee17 2a90 	vmov	r2, s15
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007812:	e002      	b.n	800781a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	609a      	str	r2, [r3, #8]
}
 800781a:	bf00      	nop
 800781c:	3724      	adds	r7, #36	@ 0x24
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	46020c00 	.word	0x46020c00
 800782c:	4b742400 	.word	0x4b742400
 8007830:	46000000 	.word	0x46000000
 8007834:	0800f7a4 	.word	0x0800f7a4

08007838 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007838:	b480      	push	{r7}
 800783a:	b089      	sub	sp, #36	@ 0x24
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007840:	4ba6      	ldr	r3, [pc, #664]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007848:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800784a:	4ba4      	ldr	r3, [pc, #656]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800784c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800784e:	f003 0303 	and.w	r3, r3, #3
 8007852:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8007854:	4ba1      	ldr	r3, [pc, #644]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007858:	0a1b      	lsrs	r3, r3, #8
 800785a:	f003 030f 	and.w	r3, r3, #15
 800785e:	3301      	adds	r3, #1
 8007860:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007862:	4b9e      	ldr	r3, [pc, #632]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007866:	091b      	lsrs	r3, r3, #4
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800786e:	4b9b      	ldr	r3, [pc, #620]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007872:	08db      	lsrs	r3, r3, #3
 8007874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	fb02 f303 	mul.w	r3, r2, r3
 800787e:	ee07 3a90 	vmov	s15, r3
 8007882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007886:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b03      	cmp	r3, #3
 800788e:	d062      	beq.n	8007956 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2b03      	cmp	r3, #3
 8007894:	f200 8081 	bhi.w	800799a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d024      	beq.n	80078e8 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	d17a      	bne.n	800799a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	ee07 3a90 	vmov	s15, r3
 80078aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80078b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078b6:	4b89      	ldr	r3, [pc, #548]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078be:	ee07 3a90 	vmov	s15, r3
 80078c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80078ca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80078ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078e2:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80078e6:	e08f      	b.n	8007a08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80078e8:	4b7c      	ldr	r3, [pc, #496]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d005      	beq.n	8007900 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80078f4:	4b79      	ldr	r3, [pc, #484]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	0f1b      	lsrs	r3, r3, #28
 80078fa:	f003 030f 	and.w	r3, r3, #15
 80078fe:	e006      	b.n	800790e <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007900:	4b76      	ldr	r3, [pc, #472]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007902:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007906:	041b      	lsls	r3, r3, #16
 8007908:	0f1b      	lsrs	r3, r3, #28
 800790a:	f003 030f 	and.w	r3, r3, #15
 800790e:	4a76      	ldr	r2, [pc, #472]	@ (8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007914:	ee07 3a90 	vmov	s15, r3
 8007918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	ee07 3a90 	vmov	s15, r3
 8007922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	ee07 3a90 	vmov	s15, r3
 8007930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007934:	ed97 6a02 	vldr	s12, [r7, #8]
 8007938:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800793c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007944:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007948:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800794c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007950:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007954:	e058      	b.n	8007a08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	ee07 3a90 	vmov	s15, r3
 800795c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007960:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8007964:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007968:	4b5c      	ldr	r3, [pc, #368]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800796a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007970:	ee07 3a90 	vmov	s15, r3
 8007974:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007978:	ed97 6a02 	vldr	s12, [r7, #8]
 800797c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007980:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007984:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800798c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007994:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007998:	e036      	b.n	8007a08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800799a:	4b50      	ldr	r3, [pc, #320]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d005      	beq.n	80079b2 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80079a6:	4b4d      	ldr	r3, [pc, #308]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	0f1b      	lsrs	r3, r3, #28
 80079ac:	f003 030f 	and.w	r3, r3, #15
 80079b0:	e006      	b.n	80079c0 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80079b2:	4b4a      	ldr	r3, [pc, #296]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079b8:	041b      	lsls	r3, r3, #16
 80079ba:	0f1b      	lsrs	r3, r3, #28
 80079bc:	f003 030f 	and.w	r3, r3, #15
 80079c0:	4a49      	ldr	r2, [pc, #292]	@ (8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80079c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079c6:	ee07 3a90 	vmov	s15, r3
 80079ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	ee07 3a90 	vmov	s15, r3
 80079d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079dc:	69bb      	ldr	r3, [r7, #24]
 80079de:	ee07 3a90 	vmov	s15, r3
 80079e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80079ea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80079ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80079fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a06:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007a08:	4b34      	ldr	r3, [pc, #208]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d017      	beq.n	8007a44 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a14:	4b31      	ldr	r3, [pc, #196]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a18:	0a5b      	lsrs	r3, r3, #9
 8007a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a1e:	ee07 3a90 	vmov	s15, r3
 8007a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8007a26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a3a:	ee17 2a90 	vmov	r2, s15
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	601a      	str	r2, [r3, #0]
 8007a42:	e002      	b.n	8007a4a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007a4a:	4b24      	ldr	r3, [pc, #144]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d017      	beq.n	8007a86 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a56:	4b21      	ldr	r3, [pc, #132]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5a:	0c1b      	lsrs	r3, r3, #16
 8007a5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a60:	ee07 3a90 	vmov	s15, r3
 8007a64:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007a68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a6c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a70:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a7c:	ee17 2a90 	vmov	r2, s15
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	605a      	str	r2, [r3, #4]
 8007a84:	e002      	b.n	8007a8c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007a8c:	4b13      	ldr	r3, [pc, #76]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d017      	beq.n	8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a98:	4b10      	ldr	r3, [pc, #64]	@ (8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a9c:	0e1b      	lsrs	r3, r3, #24
 8007a9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aa2:	ee07 3a90 	vmov	s15, r3
 8007aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8007aaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007abe:	ee17 2a90 	vmov	r2, s15
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007ac6:	e002      	b.n	8007ace <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	609a      	str	r2, [r3, #8]
}
 8007ace:	bf00      	nop
 8007ad0:	3724      	adds	r7, #36	@ 0x24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	46020c00 	.word	0x46020c00
 8007ae0:	4b742400 	.word	0x4b742400
 8007ae4:	46000000 	.word	0x46000000
 8007ae8:	0800f7a4 	.word	0x0800f7a4

08007aec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08e      	sub	sp, #56	@ 0x38
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007af6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007afa:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007afe:	430b      	orrs	r3, r1
 8007b00:	d145      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007b02:	4b9b      	ldr	r3, [pc, #620]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b0c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007b0e:	4b98      	ldr	r3, [pc, #608]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d108      	bne.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b22:	d104      	bne.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007b24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b2a:	f001 b912 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007b2e:	4b90      	ldr	r3, [pc, #576]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b3c:	d114      	bne.n	8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b44:	d110      	bne.n	8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b46:	4b8a      	ldr	r3, [pc, #552]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b54:	d103      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007b56:	23fa      	movs	r3, #250	@ 0xfa
 8007b58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b5a:	f001 b8fa 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8007b5e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b62:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007b64:	f001 b8f5 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007b68:	4b81      	ldr	r3, [pc, #516]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b74:	d107      	bne.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8007b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b7c:	d103      	bne.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007b7e:	4b7d      	ldr	r3, [pc, #500]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b82:	f001 b8e6 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007b86:	2300      	movs	r3, #0
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b8a:	f001 b8e2 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b92:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007b96:	430b      	orrs	r3, r1
 8007b98:	d151      	bne.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007b9a:	4b75      	ldr	r3, [pc, #468]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007b9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ba0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007ba4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba8:	2b80      	cmp	r3, #128	@ 0x80
 8007baa:	d035      	beq.n	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bae:	2b80      	cmp	r3, #128	@ 0x80
 8007bb0:	d841      	bhi.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb4:	2b60      	cmp	r3, #96	@ 0x60
 8007bb6:	d02a      	beq.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bba:	2b60      	cmp	r3, #96	@ 0x60
 8007bbc:	d83b      	bhi.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2b40      	cmp	r3, #64	@ 0x40
 8007bc2:	d009      	beq.n	8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc6:	2b40      	cmp	r3, #64	@ 0x40
 8007bc8:	d835      	bhi.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00c      	beq.n	8007bea <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd2:	2b20      	cmp	r3, #32
 8007bd4:	d012      	beq.n	8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007bd6:	e02e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007bd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7ff fb77 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007be6:	f001 b8b4 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bea:	f107 0318 	add.w	r3, r7, #24
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fcc8 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bf8:	f001 b8ab 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bfc:	f107 030c 	add.w	r3, r7, #12
 8007c00:	4618      	mov	r0, r3
 8007c02:	f7ff fe19 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c0a:	f001 b8a2 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007c0e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c14:	f001 b89d 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c18:	4b55      	ldr	r3, [pc, #340]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c24:	d103      	bne.n	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007c26:	4b54      	ldr	r3, [pc, #336]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007c28:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c2a:	f001 b892 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c32:	f001 b88e 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8007c36:	2300      	movs	r3, #0
 8007c38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c3a:	f001 b88a 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8007c3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c42:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007c46:	430b      	orrs	r3, r1
 8007c48:	d126      	bne.n	8007c98 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8007c4a:	4b49      	ldr	r3, [pc, #292]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007c4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c54:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8007c56:	4b46      	ldr	r3, [pc, #280]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c62:	d106      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d103      	bne.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8007c6a:	4b43      	ldr	r3, [pc, #268]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007c6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c6e:	f001 b870 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007c72:	4b3f      	ldr	r3, [pc, #252]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c7e:	d107      	bne.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8007c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c86:	d103      	bne.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8007c88:	4b3c      	ldr	r3, [pc, #240]	@ (8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c8c:	f001 b861 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8007c90:	2300      	movs	r3, #0
 8007c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c94:	f001 b85d 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c9c:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007ca0:	430b      	orrs	r3, r1
 8007ca2:	d171      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007ca4:	4b32      	ldr	r3, [pc, #200]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007caa:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007cae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cb6:	d034      	beq.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cbe:	d853      	bhi.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cc6:	d00b      	beq.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cce:	d84b      	bhi.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8007cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d016      	beq.n	8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cdc:	d009      	beq.n	8007cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8007cde:	e043      	b.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f7ff faf3 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cee:	f001 b830 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cf2:	f107 0318 	add.w	r3, r7, #24
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7ff fc44 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d00:	f001 b827 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007d04:	4b1a      	ldr	r3, [pc, #104]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d10:	d103      	bne.n	8007d1a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 8007d12:	4b1b      	ldr	r3, [pc, #108]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d14:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d16:	f001 b81c 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d1e:	f001 b818 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d22:	4b13      	ldr	r3, [pc, #76]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0320 	and.w	r3, r3, #32
 8007d2a:	2b20      	cmp	r3, #32
 8007d2c:	d118      	bne.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d2e:	4b10      	ldr	r3, [pc, #64]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	0e1b      	lsrs	r3, r3, #24
 8007d40:	f003 030f 	and.w	r3, r3, #15
 8007d44:	e006      	b.n	8007d54 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8007d46:	4b0a      	ldr	r3, [pc, #40]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8007d48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d4c:	041b      	lsls	r3, r3, #16
 8007d4e:	0e1b      	lsrs	r3, r3, #24
 8007d50:	f003 030f 	and.w	r3, r3, #15
 8007d54:	4a0b      	ldr	r2, [pc, #44]	@ (8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d5c:	f000 bff9 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d64:	f000 bff5 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d6c:	f000 bff1 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007d70:	46020c00 	.word	0x46020c00
 8007d74:	0007a120 	.word	0x0007a120
 8007d78:	00f42400 	.word	0x00f42400
 8007d7c:	007a1200 	.word	0x007a1200
 8007d80:	02dc6c00 	.word	0x02dc6c00
 8007d84:	0800f7a4 	.word	0x0800f7a4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d8c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007d90:	430b      	orrs	r3, r1
 8007d92:	d17f      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007d94:	4ba8      	ldr	r3, [pc, #672]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007d96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d9e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d165      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007da6:	4ba4      	ldr	r3, [pc, #656]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dac:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007db0:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007db8:	d034      	beq.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007dc0:	d853      	bhi.n	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dc8:	d00b      	beq.n	8007de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dd0:	d84b      	bhi.n	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d016      	beq.n	8007e06 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8007dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007dde:	d009      	beq.n	8007df4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8007de0:	e043      	b.n	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7ff fa72 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007df0:	f000 bfaf 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007df4:	f107 0318 	add.w	r3, r7, #24
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f7ff fbc3 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e02:	f000 bfa6 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007e06:	4b8c      	ldr	r3, [pc, #560]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e12:	d103      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8007e14:	4b89      	ldr	r3, [pc, #548]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8007e16:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e18:	f000 bf9b 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e20:	f000 bf97 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007e24:	4b84      	ldr	r3, [pc, #528]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0320 	and.w	r3, r3, #32
 8007e2c:	2b20      	cmp	r3, #32
 8007e2e:	d118      	bne.n	8007e62 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e30:	4b81      	ldr	r3, [pc, #516]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d005      	beq.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8007e3c:	4b7e      	ldr	r3, [pc, #504]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	0e1b      	lsrs	r3, r3, #24
 8007e42:	f003 030f 	and.w	r3, r3, #15
 8007e46:	e006      	b.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8007e48:	4b7b      	ldr	r3, [pc, #492]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007e4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e4e:	041b      	lsls	r3, r3, #16
 8007e50:	0e1b      	lsrs	r3, r3, #24
 8007e52:	f003 030f 	and.w	r3, r3, #15
 8007e56:	4a7a      	ldr	r2, [pc, #488]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8007e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e5c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e5e:	f000 bf78 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e66:	f000 bf74 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e6e:	f000 bf70 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e78:	d108      	bne.n	8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f7ff fa26 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e88:	f000 bf63 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e90:	f000 bf5f 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e98:	1e51      	subs	r1, r2, #1
 8007e9a:	430b      	orrs	r3, r1
 8007e9c:	d136      	bne.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007e9e:	4b66      	ldr	r3, [pc, #408]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ea4:	f003 0303 	and.w	r3, r3, #3
 8007ea8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d104      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007eb0:	f7fe fc22 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 8007eb4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007eb6:	f000 bf4c 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d104      	bne.n	8007eca <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007ec0:	f7fe faea 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8007ec4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ec6:	f000 bf44 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007eca:	4b5b      	ldr	r3, [pc, #364]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ed6:	d106      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d103      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8007ede:	4b59      	ldr	r3, [pc, #356]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8007ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee2:	f000 bf36 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007ee6:	4b54      	ldr	r3, [pc, #336]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007ee8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007eec:	f003 0302 	and.w	r3, r3, #2
 8007ef0:	2b02      	cmp	r3, #2
 8007ef2:	d107      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8007ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef6:	2b03      	cmp	r3, #3
 8007ef8:	d104      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8007efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f00:	f000 bf27 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f08:	f000 bf23 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f10:	1f11      	subs	r1, r2, #4
 8007f12:	430b      	orrs	r3, r1
 8007f14:	d136      	bne.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007f16:	4b48      	ldr	r3, [pc, #288]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f20:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d104      	bne.n	8007f32 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f28:	f7fe fbd2 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8007f2c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f2e:	f000 bf10 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	2b10      	cmp	r3, #16
 8007f36:	d104      	bne.n	8007f42 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f38:	f7fe faae 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8007f3c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f3e:	f000 bf08 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007f42:	4b3d      	ldr	r3, [pc, #244]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f4e:	d106      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f52:	2b20      	cmp	r3, #32
 8007f54:	d103      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8007f56:	4b3b      	ldr	r3, [pc, #236]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8007f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f5a:	f000 befa 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007f5e:	4b36      	ldr	r3, [pc, #216]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007f60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f64:	f003 0302 	and.w	r3, r3, #2
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d107      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6e:	2b30      	cmp	r3, #48	@ 0x30
 8007f70:	d104      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8007f72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f78:	f000 beeb 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f80:	f000 bee7 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f88:	f1a2 0108 	sub.w	r1, r2, #8
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	d136      	bne.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007f90:	4b29      	ldr	r3, [pc, #164]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f9a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d104      	bne.n	8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007fa2:	f7fe fb95 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8007fa6:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fa8:	f000 bed3 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fae:	2b40      	cmp	r3, #64	@ 0x40
 8007fb0:	d104      	bne.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007fb2:	f7fe fa71 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8007fb6:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fb8:	f000 becb 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fc8:	d106      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8007fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fcc:	2b80      	cmp	r3, #128	@ 0x80
 8007fce:	d103      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8007fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8007fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd4:	f000 bebd 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007fd8:	4b17      	ldr	r3, [pc, #92]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8007fda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fde:	f003 0302 	and.w	r3, r3, #2
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d107      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fea:	d104      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8007fec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	f000 beae 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ffa:	f000 beaa 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007ffe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008002:	f1a2 0110 	sub.w	r1, r2, #16
 8008006:	430b      	orrs	r3, r1
 8008008:	d141      	bne.n	800808e <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800800a:	4b0b      	ldr	r3, [pc, #44]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800800c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008010:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008014:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008018:	2b00      	cmp	r3, #0
 800801a:	d104      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800801c:	f7fe fb58 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8008020:	6378      	str	r0, [r7, #52]	@ 0x34
 8008022:	f000 be96 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800802c:	d10c      	bne.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800802e:	f7fe fa33 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008032:	6378      	str	r0, [r7, #52]	@ 0x34
 8008034:	f000 be8d 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008038:	46020c00 	.word	0x46020c00
 800803c:	02dc6c00 	.word	0x02dc6c00
 8008040:	0800f7a4 	.word	0x0800f7a4
 8008044:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008048:	4baa      	ldr	r3, [pc, #680]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008054:	d107      	bne.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800805c:	d103      	bne.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 800805e:	4ba6      	ldr	r3, [pc, #664]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
 8008062:	f000 be76 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008066:	4ba3      	ldr	r3, [pc, #652]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008068:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d108      	bne.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8008074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008076:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800807a:	d104      	bne.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 800807c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008080:	637b      	str	r3, [r7, #52]	@ 0x34
 8008082:	f000 be66 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	637b      	str	r3, [r7, #52]	@ 0x34
 800808a:	f000 be62 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800808e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008092:	f1a2 0120 	sub.w	r1, r2, #32
 8008096:	430b      	orrs	r3, r1
 8008098:	d158      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800809a:	4b96      	ldr	r3, [pc, #600]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800809c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080a0:	f003 0307 	and.w	r3, r3, #7
 80080a4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80080a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d104      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80080ac:	f7fe fb38 	bl	8006720 <HAL_RCC_GetPCLK3Freq>
 80080b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80080b2:	f000 be4e 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80080b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d104      	bne.n	80080c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80080bc:	f7fe f9ec 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 80080c0:	6378      	str	r0, [r7, #52]	@ 0x34
 80080c2:	f000 be46 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80080c6:	4b8b      	ldr	r3, [pc, #556]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080d2:	d106      	bne.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80080d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	d103      	bne.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 80080da:	4b87      	ldr	r3, [pc, #540]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80080dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080de:	f000 be38 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80080e2:	4b84      	ldr	r3, [pc, #528]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80080e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080e8:	f003 0302 	and.w	r3, r3, #2
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d107      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80080f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	d104      	bne.n	8008100 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 80080f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fc:	f000 be29 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8008100:	4b7c      	ldr	r3, [pc, #496]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0320 	and.w	r3, r3, #32
 8008108:	2b20      	cmp	r3, #32
 800810a:	d11b      	bne.n	8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800810c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810e:	2b04      	cmp	r3, #4
 8008110:	d118      	bne.n	8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008112:	4b78      	ldr	r3, [pc, #480]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d005      	beq.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 800811e:	4b75      	ldr	r3, [pc, #468]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	0e1b      	lsrs	r3, r3, #24
 8008124:	f003 030f 	and.w	r3, r3, #15
 8008128:	e006      	b.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800812a:	4b72      	ldr	r3, [pc, #456]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800812c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008130:	041b      	lsls	r3, r3, #16
 8008132:	0e1b      	lsrs	r3, r3, #24
 8008134:	f003 030f 	and.w	r3, r3, #15
 8008138:	4a70      	ldr	r2, [pc, #448]	@ (80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800813a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800813e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008140:	f000 be07 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	637b      	str	r3, [r7, #52]	@ 0x34
 8008148:	f000 be03 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800814c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008150:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008154:	430b      	orrs	r3, r1
 8008156:	d16c      	bne.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008158:	4b66      	ldr	r3, [pc, #408]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800815a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800815e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008162:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800816a:	d104      	bne.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800816c:	f7fe f994 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008170:	6378      	str	r0, [r7, #52]	@ 0x34
 8008172:	f000 bdee 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800817c:	d108      	bne.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800817e:	f107 0318 	add.w	r3, r7, #24
 8008182:	4618      	mov	r0, r3
 8008184:	f7ff f9fe 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	637b      	str	r3, [r7, #52]	@ 0x34
 800818c:	f000 bde1 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	2b00      	cmp	r3, #0
 8008194:	d104      	bne.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8008196:	f7fe fa81 	bl	800669c <HAL_RCC_GetHCLKFreq>
 800819a:	6378      	str	r0, [r7, #52]	@ 0x34
 800819c:	f000 bdd9 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80081a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80081a6:	d122      	bne.n	80081ee <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80081a8:	4b52      	ldr	r3, [pc, #328]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b20      	cmp	r3, #32
 80081b2:	d118      	bne.n	80081e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80081b4:	4b4f      	ldr	r3, [pc, #316]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d005      	beq.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80081c0:	4b4c      	ldr	r3, [pc, #304]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	0e1b      	lsrs	r3, r3, #24
 80081c6:	f003 030f 	and.w	r3, r3, #15
 80081ca:	e006      	b.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80081cc:	4b49      	ldr	r3, [pc, #292]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80081ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081d2:	041b      	lsls	r3, r3, #16
 80081d4:	0e1b      	lsrs	r3, r3, #24
 80081d6:	f003 030f 	and.w	r3, r3, #15
 80081da:	4a48      	ldr	r2, [pc, #288]	@ (80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80081dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081e2:	f000 bdb6 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80081e6:	2300      	movs	r3, #0
 80081e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ea:	f000 bdb2 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80081ee:	4b41      	ldr	r3, [pc, #260]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081fa:	d107      	bne.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008202:	d103      	bne.n	800820c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8008204:	4b3c      	ldr	r3, [pc, #240]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8008206:	637b      	str	r3, [r7, #52]	@ 0x34
 8008208:	f000 bda3 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800820c:	4b39      	ldr	r3, [pc, #228]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008218:	d107      	bne.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 800821a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008220:	d103      	bne.n	800822a <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8008222:	4b35      	ldr	r3, [pc, #212]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8008224:	637b      	str	r3, [r7, #52]	@ 0x34
 8008226:	f000 bd94 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	637b      	str	r3, [r7, #52]	@ 0x34
 800822e:	f000 bd90 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8008232:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008236:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800823a:	430b      	orrs	r3, r1
 800823c:	d160      	bne.n	8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800823e:	4b2d      	ldr	r3, [pc, #180]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8008240:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008244:	f003 0307 	and.w	r3, r3, #7
 8008248:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	2b04      	cmp	r3, #4
 800824e:	d84c      	bhi.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8008250:	a201      	add	r2, pc, #4	@ (adr r2, 8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8008252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008256:	bf00      	nop
 8008258:	08008291 	.word	0x08008291
 800825c:	0800826d 	.word	0x0800826d
 8008260:	0800827f 	.word	0x0800827f
 8008264:	0800829b 	.word	0x0800829b
 8008268:	080082a5 	.word	0x080082a5
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800826c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008270:	4618      	mov	r0, r3
 8008272:	f7ff f82d 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800827a:	f000 bd6a 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800827e:	f107 030c 	add.w	r3, r7, #12
 8008282:	4618      	mov	r0, r3
 8008284:	f7ff fad8 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800828c:	f000 bd61 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008290:	f7fe fa04 	bl	800669c <HAL_RCC_GetHCLKFreq>
 8008294:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008296:	f000 bd5c 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800829a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800829e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082a0:	f000 bd57 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80082a4:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f003 0320 	and.w	r3, r3, #32
 80082ac:	2b20      	cmp	r3, #32
 80082ae:	d118      	bne.n	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082b0:	4b10      	ldr	r3, [pc, #64]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d005      	beq.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 80082bc:	4b0d      	ldr	r3, [pc, #52]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	0e1b      	lsrs	r3, r3, #24
 80082c2:	f003 030f 	and.w	r3, r3, #15
 80082c6:	e006      	b.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 80082c8:	4b0a      	ldr	r3, [pc, #40]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80082ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80082ce:	041b      	lsls	r3, r3, #16
 80082d0:	0e1b      	lsrs	r3, r3, #24
 80082d2:	f003 030f 	and.w	r3, r3, #15
 80082d6:	4a09      	ldr	r2, [pc, #36]	@ (80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80082d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80082de:	f000 bd38 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e6:	f000 bd34 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80082ea:	2300      	movs	r3, #0
 80082ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082ee:	f000 bd30 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80082f2:	bf00      	nop
 80082f4:	46020c00 	.word	0x46020c00
 80082f8:	00f42400 	.word	0x00f42400
 80082fc:	0800f7a4 	.word	0x0800f7a4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8008300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008304:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8008308:	430b      	orrs	r3, r1
 800830a:	d167      	bne.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800830c:	4ba0      	ldr	r3, [pc, #640]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800830e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008312:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008316:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800831e:	d036      	beq.n	800838e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008322:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008326:	d855      	bhi.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8008328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800832e:	d029      	beq.n	8008384 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8008330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008332:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008336:	d84d      	bhi.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800833e:	d013      	beq.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8008340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008342:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008346:	d845      	bhi.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8008348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834a:	2b00      	cmp	r3, #0
 800834c:	d015      	beq.n	800837a <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 800834e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008354:	d13e      	bne.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800835a:	4618      	mov	r0, r3
 800835c:	f7fe ffb8 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008362:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008364:	f000 bcf5 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008368:	f107 030c 	add.w	r3, r7, #12
 800836c:	4618      	mov	r0, r3
 800836e:	f7ff fa63 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008376:	f000 bcec 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800837a:	f7fe f98f 	bl	800669c <HAL_RCC_GetHCLKFreq>
 800837e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008380:	f000 bce7 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008384:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008388:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800838a:	f000 bce2 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800838e:	4b80      	ldr	r3, [pc, #512]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 0320 	and.w	r3, r3, #32
 8008396:	2b20      	cmp	r3, #32
 8008398:	d118      	bne.n	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800839a:	4b7d      	ldr	r3, [pc, #500]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d005      	beq.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80083a6:	4b7a      	ldr	r3, [pc, #488]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	0e1b      	lsrs	r3, r3, #24
 80083ac:	f003 030f 	and.w	r3, r3, #15
 80083b0:	e006      	b.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 80083b2:	4b77      	ldr	r3, [pc, #476]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80083b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80083b8:	041b      	lsls	r3, r3, #16
 80083ba:	0e1b      	lsrs	r3, r3, #24
 80083bc:	f003 030f 	and.w	r3, r3, #15
 80083c0:	4a74      	ldr	r2, [pc, #464]	@ (8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80083c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083c6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80083c8:	f000 bcc3 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80083cc:	2300      	movs	r3, #0
 80083ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083d0:	f000 bcbf 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083d8:	f000 bcbb 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80083dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083e0:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80083e4:	430b      	orrs	r3, r1
 80083e6:	d14c      	bne.n	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80083e8:	4b69      	ldr	r3, [pc, #420]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80083ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083ee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80083f2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d104      	bne.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80083fa:	f7fe f969 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 80083fe:	6378      	str	r0, [r7, #52]	@ 0x34
 8008400:	f000 bca7 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800840a:	d104      	bne.n	8008416 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800840c:	f7fe f844 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008410:	6378      	str	r0, [r7, #52]	@ 0x34
 8008412:	f000 bc9e 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008416:	4b5e      	ldr	r3, [pc, #376]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800841e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008422:	d107      	bne.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8008424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008426:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800842a:	d103      	bne.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 800842c:	4b5a      	ldr	r3, [pc, #360]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800842e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008430:	f000 bc8f 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8008434:	4b56      	ldr	r3, [pc, #344]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 0320 	and.w	r3, r3, #32
 800843c:	2b20      	cmp	r3, #32
 800843e:	d11c      	bne.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8008440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008442:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008446:	d118      	bne.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008448:	4b51      	ldr	r3, [pc, #324]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d005      	beq.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8008454:	4b4e      	ldr	r3, [pc, #312]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	0e1b      	lsrs	r3, r3, #24
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	e006      	b.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8008460:	4b4b      	ldr	r3, [pc, #300]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008462:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008466:	041b      	lsls	r3, r3, #16
 8008468:	0e1b      	lsrs	r3, r3, #24
 800846a:	f003 030f 	and.w	r3, r3, #15
 800846e:	4a49      	ldr	r2, [pc, #292]	@ (8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8008470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008474:	637b      	str	r3, [r7, #52]	@ 0x34
 8008476:	f000 bc6c 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800847a:	2300      	movs	r3, #0
 800847c:	637b      	str	r3, [r7, #52]	@ 0x34
 800847e:	f000 bc68 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8008482:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008486:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800848a:	430b      	orrs	r3, r1
 800848c:	d14c      	bne.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800848e:	4b40      	ldr	r3, [pc, #256]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008494:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008498:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	2b00      	cmp	r3, #0
 800849e:	d104      	bne.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80084a0:	f7fe f916 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 80084a4:	6378      	str	r0, [r7, #52]	@ 0x34
 80084a6:	f000 bc54 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80084aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084b0:	d104      	bne.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80084b2:	f7fd fff1 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 80084b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80084b8:	f000 bc4b 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80084bc:	4b34      	ldr	r3, [pc, #208]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084c8:	d107      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80084ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084d0:	d103      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 80084d2:	4b31      	ldr	r3, [pc, #196]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80084d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d6:	f000 bc3c 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80084da:	4b2d      	ldr	r3, [pc, #180]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 0320 	and.w	r3, r3, #32
 80084e2:	2b20      	cmp	r3, #32
 80084e4:	d11c      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 80084e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084ec:	d118      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084ee:	4b28      	ldr	r3, [pc, #160]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80084f0:	689b      	ldr	r3, [r3, #8]
 80084f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d005      	beq.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80084fa:	4b25      	ldr	r3, [pc, #148]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	0e1b      	lsrs	r3, r3, #24
 8008500:	f003 030f 	and.w	r3, r3, #15
 8008504:	e006      	b.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8008506:	4b22      	ldr	r3, [pc, #136]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008508:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800850c:	041b      	lsls	r3, r3, #16
 800850e:	0e1b      	lsrs	r3, r3, #24
 8008510:	f003 030f 	and.w	r3, r3, #15
 8008514:	4a1f      	ldr	r2, [pc, #124]	@ (8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8008516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800851a:	637b      	str	r3, [r7, #52]	@ 0x34
 800851c:	f000 bc19 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8008520:	2300      	movs	r3, #0
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
 8008524:	f000 bc15 	b.w	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800852c:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008530:	430b      	orrs	r3, r1
 8008532:	d157      	bne.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008534:	4b16      	ldr	r3, [pc, #88]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008536:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800853a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800853e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	2bc0      	cmp	r3, #192	@ 0xc0
 8008544:	d02a      	beq.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2bc0      	cmp	r3, #192	@ 0xc0
 800854a:	d848      	bhi.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 800854c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854e:	2b80      	cmp	r3, #128	@ 0x80
 8008550:	d00d      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008554:	2b80      	cmp	r3, #128	@ 0x80
 8008556:	d842      	bhi.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8008558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855a:	2b00      	cmp	r3, #0
 800855c:	d003      	beq.n	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800855e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008560:	2b40      	cmp	r3, #64	@ 0x40
 8008562:	d011      	beq.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008564:	e03b      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8008566:	f7fe f8db 	bl	8006720 <HAL_RCC_GetPCLK3Freq>
 800856a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800856c:	e3f1      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800856e:	4b08      	ldr	r3, [pc, #32]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008576:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800857a:	d102      	bne.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 800857c:	4b06      	ldr	r3, [pc, #24]	@ (8008598 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800857e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008580:	e3e7      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008582:	2300      	movs	r3, #0
 8008584:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008586:	e3e4      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8008588:	f7fd ff86 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 800858c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800858e:	e3e0      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008590:	46020c00 	.word	0x46020c00
 8008594:	0800f7a4 	.word	0x0800f7a4
 8008598:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800859c:	4ba3      	ldr	r3, [pc, #652]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0320 	and.w	r3, r3, #32
 80085a4:	2b20      	cmp	r3, #32
 80085a6:	d117      	bne.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80085a8:	4ba0      	ldr	r3, [pc, #640]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d005      	beq.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 80085b4:	4b9d      	ldr	r3, [pc, #628]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	0e1b      	lsrs	r3, r3, #24
 80085ba:	f003 030f 	and.w	r3, r3, #15
 80085be:	e006      	b.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 80085c0:	4b9a      	ldr	r3, [pc, #616]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80085c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80085c6:	041b      	lsls	r3, r3, #16
 80085c8:	0e1b      	lsrs	r3, r3, #24
 80085ca:	f003 030f 	and.w	r3, r3, #15
 80085ce:	4a98      	ldr	r2, [pc, #608]	@ (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80085d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085d6:	e3bc      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80085d8:	2300      	movs	r3, #0
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085dc:	e3b9      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085e2:	e3b6      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80085e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085e8:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80085ec:	430b      	orrs	r3, r1
 80085ee:	d147      	bne.n	8008680 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80085f0:	4b8e      	ldr	r3, [pc, #568]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80085f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085f6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80085fa:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80085fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d103      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008602:	f7fe f865 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8008606:	6378      	str	r0, [r7, #52]	@ 0x34
 8008608:	e3a3      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800860a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008610:	d103      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008612:	f7fd ff41 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008616:	6378      	str	r0, [r7, #52]	@ 0x34
 8008618:	e39b      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800861a:	4b84      	ldr	r3, [pc, #528]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008626:	d106      	bne.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8008628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800862e:	d102      	bne.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8008630:	4b80      	ldr	r3, [pc, #512]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8008632:	637b      	str	r3, [r7, #52]	@ 0x34
 8008634:	e38d      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8008636:	4b7d      	ldr	r3, [pc, #500]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0320 	and.w	r3, r3, #32
 800863e:	2b20      	cmp	r3, #32
 8008640:	d11b      	bne.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008648:	d117      	bne.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800864a:	4b78      	ldr	r3, [pc, #480]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d005      	beq.n	8008662 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8008656:	4b75      	ldr	r3, [pc, #468]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	0e1b      	lsrs	r3, r3, #24
 800865c:	f003 030f 	and.w	r3, r3, #15
 8008660:	e006      	b.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8008662:	4b72      	ldr	r3, [pc, #456]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008664:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008668:	041b      	lsls	r3, r3, #16
 800866a:	0e1b      	lsrs	r3, r3, #24
 800866c:	f003 030f 	and.w	r3, r3, #15
 8008670:	4a6f      	ldr	r2, [pc, #444]	@ (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8008672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008676:	637b      	str	r3, [r7, #52]	@ 0x34
 8008678:	e36b      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800867a:	2300      	movs	r3, #0
 800867c:	637b      	str	r3, [r7, #52]	@ 0x34
 800867e:	e368      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8008680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008684:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008688:	430b      	orrs	r3, r1
 800868a:	d164      	bne.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800868c:	4b67      	ldr	r3, [pc, #412]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800868e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008696:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869a:	2b00      	cmp	r3, #0
 800869c:	d120      	bne.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800869e:	4b63      	ldr	r3, [pc, #396]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0320 	and.w	r3, r3, #32
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	d117      	bne.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086aa:	4b60      	ldr	r3, [pc, #384]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d005      	beq.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 80086b6:	4b5d      	ldr	r3, [pc, #372]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	0e1b      	lsrs	r3, r3, #24
 80086bc:	f003 030f 	and.w	r3, r3, #15
 80086c0:	e006      	b.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 80086c2:	4b5a      	ldr	r3, [pc, #360]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086c8:	041b      	lsls	r3, r3, #16
 80086ca:	0e1b      	lsrs	r3, r3, #24
 80086cc:	f003 030f 	and.w	r3, r3, #15
 80086d0:	4a57      	ldr	r2, [pc, #348]	@ (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80086d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80086d8:	e33b      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80086da:	2300      	movs	r3, #0
 80086dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80086de:	e338      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80086e0:	4b52      	ldr	r3, [pc, #328]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ee:	d112      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80086f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086f6:	d10e      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80086f8:	4b4c      	ldr	r3, [pc, #304]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80086fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008706:	d102      	bne.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8008708:	23fa      	movs	r3, #250	@ 0xfa
 800870a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800870c:	e321      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800870e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008712:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008714:	e31d      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008716:	4b45      	ldr	r3, [pc, #276]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800871e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008722:	d106      	bne.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8008724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800872a:	d102      	bne.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 800872c:	4b41      	ldr	r3, [pc, #260]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800872e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008730:	e30f      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8008732:	4b3e      	ldr	r3, [pc, #248]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008738:	f003 0302 	and.w	r3, r3, #2
 800873c:	2b02      	cmp	r3, #2
 800873e:	d107      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8008740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008742:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008746:	d103      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8008748:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800874c:	637b      	str	r3, [r7, #52]	@ 0x34
 800874e:	e300      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8008750:	2300      	movs	r3, #0
 8008752:	637b      	str	r3, [r7, #52]	@ 0x34
 8008754:	e2fd      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8008756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800875a:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800875e:	430b      	orrs	r3, r1
 8008760:	d16a      	bne.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008762:	4b32      	ldr	r3, [pc, #200]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008764:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008768:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800876c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	2b00      	cmp	r3, #0
 8008772:	d120      	bne.n	80087b6 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008774:	4b2d      	ldr	r3, [pc, #180]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0320 	and.w	r3, r3, #32
 800877c:	2b20      	cmp	r3, #32
 800877e:	d117      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008780:	4b2a      	ldr	r3, [pc, #168]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008788:	2b00      	cmp	r3, #0
 800878a:	d005      	beq.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800878c:	4b27      	ldr	r3, [pc, #156]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	0e1b      	lsrs	r3, r3, #24
 8008792:	f003 030f 	and.w	r3, r3, #15
 8008796:	e006      	b.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8008798:	4b24      	ldr	r3, [pc, #144]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800879a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800879e:	041b      	lsls	r3, r3, #16
 80087a0:	0e1b      	lsrs	r3, r3, #24
 80087a2:	f003 030f 	and.w	r3, r3, #15
 80087a6:	4a22      	ldr	r2, [pc, #136]	@ (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80087a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ae:	e2d0      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80087b0:	2300      	movs	r3, #0
 80087b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087b4:	e2cd      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80087b6:	4b1d      	ldr	r3, [pc, #116]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80087b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087c4:	d112      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80087c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087cc:	d10e      	bne.n	80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087ce:	4b17      	ldr	r3, [pc, #92]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80087d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087dc:	d102      	bne.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80087de:	23fa      	movs	r3, #250	@ 0xfa
 80087e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087e2:	e2b6      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80087e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80087e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087ea:	e2b2      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80087ec:	4b0f      	ldr	r3, [pc, #60]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f8:	d106      	bne.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80087fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008800:	d102      	bne.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8008802:	4b0c      	ldr	r3, [pc, #48]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8008804:	637b      	str	r3, [r7, #52]	@ 0x34
 8008806:	e2a4      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008808:	4b08      	ldr	r3, [pc, #32]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800880a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800880e:	f003 0302 	and.w	r3, r3, #2
 8008812:	2b02      	cmp	r3, #2
 8008814:	d107      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8008816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008818:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800881c:	d103      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 800881e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008822:	637b      	str	r3, [r7, #52]	@ 0x34
 8008824:	e295      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8008826:	2300      	movs	r3, #0
 8008828:	637b      	str	r3, [r7, #52]	@ 0x34
 800882a:	e292      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800882c:	46020c00 	.word	0x46020c00
 8008830:	0800f7a4 	.word	0x0800f7a4
 8008834:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008838:	e9d7 2300 	ldrd	r2, r3, [r7]
 800883c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008840:	430b      	orrs	r3, r1
 8008842:	d147      	bne.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008844:	4b9a      	ldr	r3, [pc, #616]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800884a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800884e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	2b00      	cmp	r3, #0
 8008854:	d103      	bne.n	800885e <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008856:	f7fd ff3b 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 800885a:	6378      	str	r0, [r7, #52]	@ 0x34
 800885c:	e279      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800885e:	4b94      	ldr	r3, [pc, #592]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008864:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008868:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800886c:	d112      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800886e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008870:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008874:	d10e      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008876:	4b8e      	ldr	r3, [pc, #568]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800887c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008880:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008884:	d102      	bne.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8008886:	23fa      	movs	r3, #250	@ 0xfa
 8008888:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800888a:	e262      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800888c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008890:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008892:	e25e      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008894:	4b86      	ldr	r3, [pc, #536]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800889c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088a0:	d106      	bne.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 80088a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80088a8:	d102      	bne.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 80088aa:	4b82      	ldr	r3, [pc, #520]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80088ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ae:	e250      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80088b0:	4b7f      	ldr	r3, [pc, #508]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80088b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d107      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80088be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80088c4:	d103      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 80088c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80088cc:	e241      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088d2:	e23e      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80088d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088d8:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80088dc:	430b      	orrs	r3, r1
 80088de:	d12d      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80088e0:	4b73      	ldr	r3, [pc, #460]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80088e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088e6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80088ea:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80088ec:	4b70      	ldr	r3, [pc, #448]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088f8:	d105      	bne.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 80088fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d102      	bne.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 8008900:	4b6c      	ldr	r3, [pc, #432]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8008902:	637b      	str	r3, [r7, #52]	@ 0x34
 8008904:	e225      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008908:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800890c:	d107      	bne.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800890e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008912:	4618      	mov	r0, r3
 8008914:	f7fe fcdc 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891a:	637b      	str	r3, [r7, #52]	@ 0x34
 800891c:	e219      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800891e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008920:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008924:	d107      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008926:	f107 0318 	add.w	r3, r7, #24
 800892a:	4618      	mov	r0, r3
 800892c:	f7fe fe2a 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	637b      	str	r3, [r7, #52]	@ 0x34
 8008934:	e20d      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	637b      	str	r3, [r7, #52]	@ 0x34
 800893a:	e20a      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800893c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008940:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008944:	430b      	orrs	r3, r1
 8008946:	d156      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008948:	4b59      	ldr	r3, [pc, #356]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800894a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800894e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008952:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008956:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800895a:	d028      	beq.n	80089ae <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008962:	d845      	bhi.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800896a:	d013      	beq.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 800896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008972:	d83d      	bhi.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8008974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008976:	2b00      	cmp	r3, #0
 8008978:	d004      	beq.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 800897a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008980:	d004      	beq.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 8008982:	e035      	b.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8008984:	f7fd feb8 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 8008988:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800898a:	e1e2      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800898c:	f7fd fd84 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008990:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008992:	e1de      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008994:	4b46      	ldr	r3, [pc, #280]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800899c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089a0:	d102      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 80089a2:	4b44      	ldr	r3, [pc, #272]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80089a4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80089a6:	e1d4      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80089a8:	2300      	movs	r3, #0
 80089aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089ac:	e1d1      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80089ae:	4b40      	ldr	r3, [pc, #256]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 0320 	and.w	r3, r3, #32
 80089b6:	2b20      	cmp	r3, #32
 80089b8:	d117      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80089ba:	4b3d      	ldr	r3, [pc, #244]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d005      	beq.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 80089c6:	4b3a      	ldr	r3, [pc, #232]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	0e1b      	lsrs	r3, r3, #24
 80089cc:	f003 030f 	and.w	r3, r3, #15
 80089d0:	e006      	b.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 80089d2:	4b37      	ldr	r3, [pc, #220]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80089d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80089d8:	041b      	lsls	r3, r3, #16
 80089da:	0e1b      	lsrs	r3, r3, #24
 80089dc:	f003 030f 	and.w	r3, r3, #15
 80089e0:	4a35      	ldr	r2, [pc, #212]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80089e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089e6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80089e8:	e1b3      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80089ea:	2300      	movs	r3, #0
 80089ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089ee:	e1b0      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089f4:	e1ad      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80089f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089fa:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80089fe:	430b      	orrs	r3, r1
 8008a00:	d15c      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008a02:	4b2b      	ldr	r3, [pc, #172]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a0c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a14:	d028      	beq.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8008a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a1c:	d845      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a24:	d013      	beq.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8008a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a2c:	d83d      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d004      	beq.n	8008a3e <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8008a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a3a:	d004      	beq.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8008a3c:	e035      	b.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008a3e:	f7fd fe47 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8008a42:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008a44:	e185      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008a46:	f7fd fd27 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008a4a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008a4c:	e181      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a4e:	4b18      	ldr	r3, [pc, #96]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a5a:	d102      	bne.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8008a5c:	4b15      	ldr	r3, [pc, #84]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a60:	e177      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008a62:	2300      	movs	r3, #0
 8008a64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a66:	e174      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008a68:	4b11      	ldr	r3, [pc, #68]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 0320 	and.w	r3, r3, #32
 8008a70:	2b20      	cmp	r3, #32
 8008a72:	d117      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008a74:	4b0e      	ldr	r3, [pc, #56]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d005      	beq.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 8008a80:	4b0b      	ldr	r3, [pc, #44]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	0e1b      	lsrs	r3, r3, #24
 8008a86:	f003 030f 	and.w	r3, r3, #15
 8008a8a:	e006      	b.n	8008a9a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8008a8c:	4b08      	ldr	r3, [pc, #32]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8008a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a92:	041b      	lsls	r3, r3, #16
 8008a94:	0e1b      	lsrs	r3, r3, #24
 8008a96:	f003 030f 	and.w	r3, r3, #15
 8008a9a:	4a07      	ldr	r2, [pc, #28]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8008a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008aa2:	e156      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aa8:	e153      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aae:	e150      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008ab0:	46020c00 	.word	0x46020c00
 8008ab4:	00f42400 	.word	0x00f42400
 8008ab8:	0800f7a4 	.word	0x0800f7a4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8008abc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ac0:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008ac4:	430b      	orrs	r3, r1
 8008ac6:	d176      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008ac8:	4ba4      	ldr	r3, [pc, #656]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008aca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ace:	f003 0318 	and.w	r3, r3, #24
 8008ad2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	2b18      	cmp	r3, #24
 8008ad8:	d86a      	bhi.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8008ada:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae0:	08008b45 	.word	0x08008b45
 8008ae4:	08008bb1 	.word	0x08008bb1
 8008ae8:	08008bb1 	.word	0x08008bb1
 8008aec:	08008bb1 	.word	0x08008bb1
 8008af0:	08008bb1 	.word	0x08008bb1
 8008af4:	08008bb1 	.word	0x08008bb1
 8008af8:	08008bb1 	.word	0x08008bb1
 8008afc:	08008bb1 	.word	0x08008bb1
 8008b00:	08008b4d 	.word	0x08008b4d
 8008b04:	08008bb1 	.word	0x08008bb1
 8008b08:	08008bb1 	.word	0x08008bb1
 8008b0c:	08008bb1 	.word	0x08008bb1
 8008b10:	08008bb1 	.word	0x08008bb1
 8008b14:	08008bb1 	.word	0x08008bb1
 8008b18:	08008bb1 	.word	0x08008bb1
 8008b1c:	08008bb1 	.word	0x08008bb1
 8008b20:	08008b55 	.word	0x08008b55
 8008b24:	08008bb1 	.word	0x08008bb1
 8008b28:	08008bb1 	.word	0x08008bb1
 8008b2c:	08008bb1 	.word	0x08008bb1
 8008b30:	08008bb1 	.word	0x08008bb1
 8008b34:	08008bb1 	.word	0x08008bb1
 8008b38:	08008bb1 	.word	0x08008bb1
 8008b3c:	08008bb1 	.word	0x08008bb1
 8008b40:	08008b6f 	.word	0x08008b6f
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008b44:	f7fd fdec 	bl	8006720 <HAL_RCC_GetPCLK3Freq>
 8008b48:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b4a:	e102      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008b4c:	f7fd fca4 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008b50:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b52:	e0fe      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b54:	4b81      	ldr	r3, [pc, #516]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b60:	d102      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 8008b62:	4b7f      	ldr	r3, [pc, #508]	@ (8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8008b64:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b66:	e0f4      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b6c:	e0f1      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008b6e:	4b7b      	ldr	r3, [pc, #492]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 0320 	and.w	r3, r3, #32
 8008b76:	2b20      	cmp	r3, #32
 8008b78:	d117      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008b7a:	4b78      	ldr	r3, [pc, #480]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d005      	beq.n	8008b92 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8008b86:	4b75      	ldr	r3, [pc, #468]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	0e1b      	lsrs	r3, r3, #24
 8008b8c:	f003 030f 	and.w	r3, r3, #15
 8008b90:	e006      	b.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8008b92:	4b72      	ldr	r3, [pc, #456]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008b94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b98:	041b      	lsls	r3, r3, #16
 8008b9a:	0e1b      	lsrs	r3, r3, #24
 8008b9c:	f003 030f 	and.w	r3, r3, #15
 8008ba0:	4a70      	ldr	r2, [pc, #448]	@ (8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8008ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ba6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ba8:	e0d3      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008baa:	2300      	movs	r3, #0
 8008bac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bae:	e0d0      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bb4:	e0cd      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008bb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bba:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008bbe:	430b      	orrs	r3, r1
 8008bc0:	d155      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008bc2:	4b66      	ldr	r3, [pc, #408]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008bc4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008bc8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008bcc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bd4:	d013      	beq.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bdc:	d844      	bhi.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8008bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008be4:	d013      	beq.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8008be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bec:	d83c      	bhi.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8008bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d014      	beq.n	8008c1e <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bfa:	d014      	beq.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8008bfc:	e034      	b.n	8008c68 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bfe:	f107 0318 	add.w	r3, r7, #24
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fe fcbe 	bl	8007584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c0c:	e0a1      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7fe fb5c 	bl	80072d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c1c:	e099      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008c1e:	f7fd fc3b 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8008c22:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c24:	e095      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c26:	4b4d      	ldr	r3, [pc, #308]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f003 0320 	and.w	r3, r3, #32
 8008c2e:	2b20      	cmp	r3, #32
 8008c30:	d117      	bne.n	8008c62 <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c32:	4b4a      	ldr	r3, [pc, #296]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d005      	beq.n	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 8008c3e:	4b47      	ldr	r3, [pc, #284]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	0e1b      	lsrs	r3, r3, #24
 8008c44:	f003 030f 	and.w	r3, r3, #15
 8008c48:	e006      	b.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8008c4a:	4b44      	ldr	r3, [pc, #272]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c50:	041b      	lsls	r3, r3, #16
 8008c52:	0e1b      	lsrs	r3, r3, #24
 8008c54:	f003 030f 	and.w	r3, r3, #15
 8008c58:	4a42      	ldr	r2, [pc, #264]	@ (8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8008c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c5e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008c60:	e077      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8008c62:	2300      	movs	r3, #0
 8008c64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c66:	e074      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c6c:	e071      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008c6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c72:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8008c76:	430b      	orrs	r3, r1
 8008c78:	d131      	bne.n	8008cde <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8008c7a:	4b38      	ldr	r3, [pc, #224]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c84:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8008c86:	4b35      	ldr	r3, [pc, #212]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008c88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c8c:	f003 0302 	and.w	r3, r3, #2
 8008c90:	2b02      	cmp	r3, #2
 8008c92:	d106      	bne.n	8008ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8008c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d103      	bne.n	8008ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8008c9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca0:	e057      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008ca4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ca8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cb0:	d112      	bne.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cb8:	d10e      	bne.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cba:	4b28      	ldr	r3, [pc, #160]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008cbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cc8:	d102      	bne.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8008cca:	23fa      	movs	r3, #250	@ 0xfa
 8008ccc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cce:	e040      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8008cd0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008cd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cd6:	e03c      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cdc:	e039      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008cde:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ce2:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008ce6:	430b      	orrs	r3, r1
 8008ce8:	d131      	bne.n	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008cea:	4b1c      	ldr	r3, [pc, #112]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008cec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008cf0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008cf4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008cf6:	4b19      	ldr	r3, [pc, #100]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d02:	d105      	bne.n	8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8008d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d102      	bne.n	8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8008d0a:	4b17      	ldr	r3, [pc, #92]	@ (8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8008d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0e:	e020      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008d10:	4b12      	ldr	r3, [pc, #72]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d1c:	d106      	bne.n	8008d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8008d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d24:	d102      	bne.n	8008d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008d26:	4b11      	ldr	r3, [pc, #68]	@ (8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d2a:	e012      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d38:	d106      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8008d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d40:	d102      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 8008d42:	4b07      	ldr	r3, [pc, #28]	@ (8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8008d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d46:	e004      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d4c:	e001      	b.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3738      	adds	r7, #56	@ 0x38
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	46020c00 	.word	0x46020c00
 8008d60:	00f42400 	.word	0x00f42400
 8008d64:	0800f7a4 	.word	0x0800f7a4
 8008d68:	02dc6c00 	.word	0x02dc6c00
 8008d6c:	016e3600 	.word	0x016e3600

08008d70 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008d78:	4b47      	ldr	r3, [pc, #284]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a46      	ldr	r2, [pc, #280]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008d7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d82:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008d84:	f7fb f8da 	bl	8003f3c <HAL_GetTick>
 8008d88:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d8a:	e008      	b.n	8008d9e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d8c:	f7fb f8d6 	bl	8003f3c <HAL_GetTick>
 8008d90:	4602      	mov	r2, r0
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d901      	bls.n	8008d9e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e077      	b.n	8008e8e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1f0      	bne.n	8008d8c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008daa:	4b3b      	ldr	r3, [pc, #236]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008db2:	f023 0303 	bic.w	r3, r3, #3
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	6811      	ldr	r1, [r2, #0]
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6852      	ldr	r2, [r2, #4]
 8008dbe:	3a01      	subs	r2, #1
 8008dc0:	0212      	lsls	r2, r2, #8
 8008dc2:	430a      	orrs	r2, r1
 8008dc4:	4934      	ldr	r1, [pc, #208]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008dca:	4b33      	ldr	r3, [pc, #204]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008dcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008dce:	4b33      	ldr	r3, [pc, #204]	@ (8008e9c <RCCEx_PLL2_Config+0x12c>)
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6892      	ldr	r2, [r2, #8]
 8008dd6:	3a01      	subs	r2, #1
 8008dd8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	68d2      	ldr	r2, [r2, #12]
 8008de0:	3a01      	subs	r2, #1
 8008de2:	0252      	lsls	r2, r2, #9
 8008de4:	b292      	uxth	r2, r2
 8008de6:	4311      	orrs	r1, r2
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	6912      	ldr	r2, [r2, #16]
 8008dec:	3a01      	subs	r2, #1
 8008dee:	0412      	lsls	r2, r2, #16
 8008df0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008df4:	4311      	orrs	r1, r2
 8008df6:	687a      	ldr	r2, [r7, #4]
 8008df8:	6952      	ldr	r2, [r2, #20]
 8008dfa:	3a01      	subs	r2, #1
 8008dfc:	0612      	lsls	r2, r2, #24
 8008dfe:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008e02:	430a      	orrs	r2, r1
 8008e04:	4924      	ldr	r1, [pc, #144]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008e0a:	4b23      	ldr	r3, [pc, #140]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0e:	f023 020c 	bic.w	r2, r3, #12
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	4920      	ldr	r1, [pc, #128]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008e1c:	4b1e      	ldr	r3, [pc, #120]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	491c      	ldr	r1, [pc, #112]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e26:	4313      	orrs	r3, r2
 8008e28:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2e:	4a1a      	ldr	r2, [pc, #104]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e30:	f023 0310 	bic.w	r3, r3, #16
 8008e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008e36:	4b18      	ldr	r3, [pc, #96]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e3e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	69d2      	ldr	r2, [r2, #28]
 8008e46:	00d2      	lsls	r2, r2, #3
 8008e48:	4913      	ldr	r1, [pc, #76]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008e4e:	4b12      	ldr	r3, [pc, #72]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e52:	4a11      	ldr	r2, [pc, #68]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e54:	f043 0310 	orr.w	r3, r3, #16
 8008e58:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a0e      	ldr	r2, [pc, #56]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e60:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008e64:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008e66:	f7fb f869 	bl	8003f3c <HAL_GetTick>
 8008e6a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e6c:	e008      	b.n	8008e80 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e6e:	f7fb f865 	bl	8003f3c <HAL_GetTick>
 8008e72:	4602      	mov	r2, r0
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	1ad3      	subs	r3, r2, r3
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d901      	bls.n	8008e80 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e006      	b.n	8008e8e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e80:	4b05      	ldr	r3, [pc, #20]	@ (8008e98 <RCCEx_PLL2_Config+0x128>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d0f0      	beq.n	8008e6e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008e8c:	2300      	movs	r3, #0

}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	46020c00 	.word	0x46020c00
 8008e9c:	80800000 	.word	0x80800000

08008ea0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008ea8:	4b47      	ldr	r3, [pc, #284]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a46      	ldr	r2, [pc, #280]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008eae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008eb2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008eb4:	f7fb f842 	bl	8003f3c <HAL_GetTick>
 8008eb8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008eba:	e008      	b.n	8008ece <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008ebc:	f7fb f83e 	bl	8003f3c <HAL_GetTick>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d901      	bls.n	8008ece <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e077      	b.n	8008fbe <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ece:	4b3e      	ldr	r3, [pc, #248]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1f0      	bne.n	8008ebc <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008eda:	4b3b      	ldr	r3, [pc, #236]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ede:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008ee2:	f023 0303 	bic.w	r3, r3, #3
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	6811      	ldr	r1, [r2, #0]
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	6852      	ldr	r2, [r2, #4]
 8008eee:	3a01      	subs	r2, #1
 8008ef0:	0212      	lsls	r2, r2, #8
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	4934      	ldr	r1, [pc, #208]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	630b      	str	r3, [r1, #48]	@ 0x30
 8008efa:	4b33      	ldr	r3, [pc, #204]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008efc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008efe:	4b33      	ldr	r3, [pc, #204]	@ (8008fcc <RCCEx_PLL3_Config+0x12c>)
 8008f00:	4013      	ands	r3, r2
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	6892      	ldr	r2, [r2, #8]
 8008f06:	3a01      	subs	r2, #1
 8008f08:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	68d2      	ldr	r2, [r2, #12]
 8008f10:	3a01      	subs	r2, #1
 8008f12:	0252      	lsls	r2, r2, #9
 8008f14:	b292      	uxth	r2, r2
 8008f16:	4311      	orrs	r1, r2
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	6912      	ldr	r2, [r2, #16]
 8008f1c:	3a01      	subs	r2, #1
 8008f1e:	0412      	lsls	r2, r2, #16
 8008f20:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008f24:	4311      	orrs	r1, r2
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	6952      	ldr	r2, [r2, #20]
 8008f2a:	3a01      	subs	r2, #1
 8008f2c:	0612      	lsls	r2, r2, #24
 8008f2e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008f32:	430a      	orrs	r2, r1
 8008f34:	4924      	ldr	r1, [pc, #144]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f36:	4313      	orrs	r3, r2
 8008f38:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008f3a:	4b23      	ldr	r3, [pc, #140]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f3e:	f023 020c 	bic.w	r2, r3, #12
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	4920      	ldr	r1, [pc, #128]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6a1b      	ldr	r3, [r3, #32]
 8008f54:	491c      	ldr	r1, [pc, #112]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f60:	f023 0310 	bic.w	r3, r3, #16
 8008f64:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008f66:	4b18      	ldr	r3, [pc, #96]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f6e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	69d2      	ldr	r2, [r2, #28]
 8008f76:	00d2      	lsls	r2, r2, #3
 8008f78:	4913      	ldr	r1, [pc, #76]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008f7e:	4b12      	ldr	r3, [pc, #72]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f82:	4a11      	ldr	r2, [pc, #68]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f84:	f043 0310 	orr.w	r3, r3, #16
 8008f88:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f94:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f96:	f7fa ffd1 	bl	8003f3c <HAL_GetTick>
 8008f9a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008f9c:	e008      	b.n	8008fb0 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f9e:	f7fa ffcd 	bl	8003f3c <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d901      	bls.n	8008fb0 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008fac:	2303      	movs	r3, #3
 8008fae:	e006      	b.n	8008fbe <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fb0:	4b05      	ldr	r3, [pc, #20]	@ (8008fc8 <RCCEx_PLL3_Config+0x128>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d0f0      	beq.n	8008f9e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	46020c00 	.word	0x46020c00
 8008fcc:	80800000 	.word	0x80800000

08008fd0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d101      	bne.n	8008fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e0fb      	b.n	80091da <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a7f      	ldr	r2, [pc, #508]	@ (80091e4 <HAL_SPI_Init+0x214>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d004      	beq.n	8008ff6 <HAL_SPI_Init+0x26>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a7d      	ldr	r2, [pc, #500]	@ (80091e8 <HAL_SPI_Init+0x218>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	e000      	b.n	8008ff8 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008ff6:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a78      	ldr	r2, [pc, #480]	@ (80091e4 <HAL_SPI_Init+0x214>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d004      	beq.n	8009012 <HAL_SPI_Init+0x42>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a76      	ldr	r2, [pc, #472]	@ (80091e8 <HAL_SPI_Init+0x218>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d105      	bne.n	800901e <HAL_SPI_Init+0x4e>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	68db      	ldr	r3, [r3, #12]
 8009016:	2b0f      	cmp	r3, #15
 8009018:	d901      	bls.n	800901e <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	e0dd      	b.n	80091da <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 feb0 	bl	8009d84 <SPI_GetPacketSize>
 8009024:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a6e      	ldr	r2, [pc, #440]	@ (80091e4 <HAL_SPI_Init+0x214>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d004      	beq.n	800903a <HAL_SPI_Init+0x6a>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a6c      	ldr	r2, [pc, #432]	@ (80091e8 <HAL_SPI_Init+0x218>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d102      	bne.n	8009040 <HAL_SPI_Init+0x70>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2b08      	cmp	r3, #8
 800903e:	d816      	bhi.n	800906e <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009044:	4a69      	ldr	r2, [pc, #420]	@ (80091ec <HAL_SPI_Init+0x21c>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d00e      	beq.n	8009068 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a68      	ldr	r2, [pc, #416]	@ (80091f0 <HAL_SPI_Init+0x220>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d009      	beq.n	8009068 <HAL_SPI_Init+0x98>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a66      	ldr	r2, [pc, #408]	@ (80091f4 <HAL_SPI_Init+0x224>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d004      	beq.n	8009068 <HAL_SPI_Init+0x98>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a65      	ldr	r2, [pc, #404]	@ (80091f8 <HAL_SPI_Init+0x228>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d104      	bne.n	8009072 <HAL_SPI_Init+0xa2>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2b10      	cmp	r3, #16
 800906c:	d901      	bls.n	8009072 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e0b3      	b.n	80091da <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009078:	b2db      	uxtb	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d106      	bne.n	800908c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7f9 f938 	bl	80022fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f022 0201 	bic.w	r2, r2, #1
 80090a2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80090ae:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	699b      	ldr	r3, [r3, #24]
 80090b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80090b8:	d119      	bne.n	80090ee <HAL_SPI_Init+0x11e>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090c2:	d103      	bne.n	80090cc <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d008      	beq.n	80090de <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10c      	bne.n	80090ee <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80090d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090dc:	d107      	bne.n	80090ee <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80090ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00f      	beq.n	800911a <HAL_SPI_Init+0x14a>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	2b06      	cmp	r3, #6
 8009100:	d90b      	bls.n	800911a <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	430a      	orrs	r2, r1
 8009116:	601a      	str	r2, [r3, #0]
 8009118:	e007      	b.n	800912a <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009128:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	69da      	ldr	r2, [r3, #28]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009132:	431a      	orrs	r2, r3
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	431a      	orrs	r2, r3
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800913c:	ea42 0103 	orr.w	r1, r2, r3
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	68da      	ldr	r2, [r3, #12]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	430a      	orrs	r2, r1
 800914a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009154:	431a      	orrs	r2, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800915a:	431a      	orrs	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	699b      	ldr	r3, [r3, #24]
 8009160:	431a      	orrs	r2, r3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	691b      	ldr	r3, [r3, #16]
 8009166:	431a      	orrs	r2, r3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	431a      	orrs	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	431a      	orrs	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	431a      	orrs	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800917e:	431a      	orrs	r2, r3
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	431a      	orrs	r2, r3
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800918a:	431a      	orrs	r2, r3
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009190:	431a      	orrs	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009196:	ea42 0103 	orr.w	r1, r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	430a      	orrs	r2, r1
 80091a4:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00a      	beq.n	80091c8 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	430a      	orrs	r2, r1
 80091c6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2201      	movs	r2, #1
 80091d4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	46002000 	.word	0x46002000
 80091e8:	56002000 	.word	0x56002000
 80091ec:	40013000 	.word	0x40013000
 80091f0:	50013000 	.word	0x50013000
 80091f4:	40003800 	.word	0x40003800
 80091f8:	50003800 	.word	0x50003800

080091fc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b088      	sub	sp, #32
 8009200:	af02      	add	r7, sp, #8
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	603b      	str	r3, [r7, #0]
 8009208:	4613      	mov	r3, r2
 800920a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	3320      	adds	r3, #32
 8009212:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a90      	ldr	r2, [pc, #576]	@ (800945c <HAL_SPI_Transmit+0x260>)
 800921a:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800921c:	f7fa fe8e 	bl	8003f3c <HAL_GetTick>
 8009220:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b01      	cmp	r3, #1
 800922c:	d001      	beq.n	8009232 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 800922e:	2302      	movs	r3, #2
 8009230:	e1f4      	b.n	800961c <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d002      	beq.n	800923e <HAL_SPI_Transmit+0x42>
 8009238:	88fb      	ldrh	r3, [r7, #6]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e1ec      	b.n	800961c <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009248:	2b01      	cmp	r3, #1
 800924a:	d101      	bne.n	8009250 <HAL_SPI_Transmit+0x54>
 800924c:	2302      	movs	r3, #2
 800924e:	e1e5      	b.n	800961c <HAL_SPI_Transmit+0x420>
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2203      	movs	r2, #3
 800925c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2200      	movs	r2, #0
 8009264:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	88fa      	ldrh	r2, [r7, #6]
 8009272:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	88fa      	ldrh	r2, [r7, #6]
 800927a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80092a8:	d108      	bne.n	80092bc <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092b8:	601a      	str	r2, [r3, #0]
 80092ba:	e009      	b.n	80092d0 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	68db      	ldr	r3, [r3, #12]
 80092c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80092ce:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	0c1b      	lsrs	r3, r3, #16
 80092d8:	041b      	lsls	r3, r3, #16
 80092da:	88f9      	ldrh	r1, [r7, #6]
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	6812      	ldr	r2, [r2, #0]
 80092e0:	430b      	orrs	r3, r1
 80092e2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	69db      	ldr	r3, [r3, #28]
 80092fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d10c      	bne.n	800931c <HAL_SPI_Transmit+0x120>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800930a:	d107      	bne.n	800931c <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800931a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	2b0f      	cmp	r3, #15
 8009322:	d95b      	bls.n	80093dc <HAL_SPI_Transmit+0x1e0>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a4d      	ldr	r2, [pc, #308]	@ (8009460 <HAL_SPI_Transmit+0x264>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d04f      	beq.n	80093ce <HAL_SPI_Transmit+0x1d2>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a4c      	ldr	r2, [pc, #304]	@ (8009464 <HAL_SPI_Transmit+0x268>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d04a      	beq.n	80093ce <HAL_SPI_Transmit+0x1d2>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a4a      	ldr	r2, [pc, #296]	@ (8009468 <HAL_SPI_Transmit+0x26c>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d045      	beq.n	80093ce <HAL_SPI_Transmit+0x1d2>
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a49      	ldr	r2, [pc, #292]	@ (800946c <HAL_SPI_Transmit+0x270>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d147      	bne.n	80093dc <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800934c:	e03f      	b.n	80093ce <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	695b      	ldr	r3, [r3, #20]
 8009354:	f003 0302 	and.w	r3, r3, #2
 8009358:	2b02      	cmp	r3, #2
 800935a:	d114      	bne.n	8009386 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	6812      	ldr	r2, [r2, #0]
 8009366:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800936c:	1d1a      	adds	r2, r3, #4
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009378:	b29b      	uxth	r3, r3
 800937a:	3b01      	subs	r3, #1
 800937c:	b29a      	uxth	r2, r3
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009384:	e023      	b.n	80093ce <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009386:	f7fa fdd9 	bl	8003f3c <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	683a      	ldr	r2, [r7, #0]
 8009392:	429a      	cmp	r2, r3
 8009394:	d803      	bhi.n	800939e <HAL_SPI_Transmit+0x1a2>
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939c:	d102      	bne.n	80093a4 <HAL_SPI_Transmit+0x1a8>
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d114      	bne.n	80093ce <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f000 fc1f 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80093ca:	2303      	movs	r3, #3
 80093cc:	e126      	b.n	800961c <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d1b9      	bne.n	800934e <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80093da:	e0f9      	b.n	80095d0 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	68db      	ldr	r3, [r3, #12]
 80093e0:	2b07      	cmp	r3, #7
 80093e2:	f240 80ee 	bls.w	80095c2 <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80093e6:	e067      	b.n	80094b8 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	f003 0302 	and.w	r3, r3, #2
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d13c      	bne.n	8009470 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d918      	bls.n	8009434 <HAL_SPI_Transmit+0x238>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009406:	2b00      	cmp	r3, #0
 8009408:	d014      	beq.n	8009434 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6812      	ldr	r2, [r2, #0]
 8009414:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800941a:	1d1a      	adds	r2, r3, #4
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009426:	b29b      	uxth	r3, r3
 8009428:	3b02      	subs	r3, #2
 800942a:	b29a      	uxth	r2, r3
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009432:	e041      	b.n	80094b8 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009438:	881a      	ldrh	r2, [r3, #0]
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009442:	1c9a      	adds	r2, r3, #2
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800944e:	b29b      	uxth	r3, r3
 8009450:	3b01      	subs	r3, #1
 8009452:	b29a      	uxth	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800945a:	e02d      	b.n	80094b8 <HAL_SPI_Transmit+0x2bc>
 800945c:	46002000 	.word	0x46002000
 8009460:	40013000 	.word	0x40013000
 8009464:	50013000 	.word	0x50013000
 8009468:	40003800 	.word	0x40003800
 800946c:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009470:	f7fa fd64 	bl	8003f3c <HAL_GetTick>
 8009474:	4602      	mov	r2, r0
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	1ad3      	subs	r3, r2, r3
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	429a      	cmp	r2, r3
 800947e:	d803      	bhi.n	8009488 <HAL_SPI_Transmit+0x28c>
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009486:	d102      	bne.n	800948e <HAL_SPI_Transmit+0x292>
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d114      	bne.n	80094b8 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800948e:	68f8      	ldr	r0, [r7, #12]
 8009490:	f000 fbaa 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800949a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e0b1      	b.n	800961c <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094be:	b29b      	uxth	r3, r3
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d191      	bne.n	80093e8 <HAL_SPI_Transmit+0x1ec>
 80094c4:	e084      	b.n	80095d0 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	f003 0302 	and.w	r3, r3, #2
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d152      	bne.n	800957a <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094da:	b29b      	uxth	r3, r3
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d918      	bls.n	8009512 <HAL_SPI_Transmit+0x316>
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e4:	2b40      	cmp	r3, #64	@ 0x40
 80094e6:	d914      	bls.n	8009512 <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	6812      	ldr	r2, [r2, #0]
 80094f2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094f8:	1d1a      	adds	r2, r3, #4
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009504:	b29b      	uxth	r3, r3
 8009506:	3b04      	subs	r3, #4
 8009508:	b29a      	uxth	r2, r3
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009510:	e057      	b.n	80095c2 <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009518:	b29b      	uxth	r3, r3
 800951a:	2b01      	cmp	r3, #1
 800951c:	d917      	bls.n	800954e <HAL_SPI_Transmit+0x352>
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009522:	2b00      	cmp	r3, #0
 8009524:	d013      	beq.n	800954e <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800952a:	881a      	ldrh	r2, [r3, #0]
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009534:	1c9a      	adds	r2, r3, #2
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009540:	b29b      	uxth	r3, r3
 8009542:	3b02      	subs	r3, #2
 8009544:	b29a      	uxth	r2, r3
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800954c:	e039      	b.n	80095c2 <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	3320      	adds	r3, #32
 8009558:	7812      	ldrb	r2, [r2, #0]
 800955a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800956c:	b29b      	uxth	r3, r3
 800956e:	3b01      	subs	r3, #1
 8009570:	b29a      	uxth	r2, r3
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009578:	e023      	b.n	80095c2 <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800957a:	f7fa fcdf 	bl	8003f3c <HAL_GetTick>
 800957e:	4602      	mov	r2, r0
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	1ad3      	subs	r3, r2, r3
 8009584:	683a      	ldr	r2, [r7, #0]
 8009586:	429a      	cmp	r2, r3
 8009588:	d803      	bhi.n	8009592 <HAL_SPI_Transmit+0x396>
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009590:	d102      	bne.n	8009598 <HAL_SPI_Transmit+0x39c>
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d114      	bne.n	80095c2 <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f000 fb25 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80095be:	2303      	movs	r3, #3
 80095c0:	e02c      	b.n	800961c <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f47f af7b 	bne.w	80094c6 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	2200      	movs	r2, #0
 80095d8:	2108      	movs	r1, #8
 80095da:	68f8      	ldr	r0, [r7, #12]
 80095dc:	f000 fba4 	bl	8009d28 <SPI_WaitOnFlagUntilTimeout>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d007      	beq.n	80095f6 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095ec:	f043 0220 	orr.w	r2, r3, #32
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f000 faf6 	bl	8009be8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2201      	movs	r2, #1
 8009600:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e000      	b.n	800961c <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 800961a:	2300      	movs	r3, #0
  }
}
 800961c:	4618      	mov	r0, r3
 800961e:	3718      	adds	r7, #24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	603b      	str	r3, [r7, #0]
 8009630:	4613      	mov	r3, r2
 8009632:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009638:	095b      	lsrs	r3, r3, #5
 800963a:	b29b      	uxth	r3, r3
 800963c:	3301      	adds	r3, #1
 800963e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	3330      	adds	r3, #48	@ 0x30
 8009646:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a94      	ldr	r2, [pc, #592]	@ (80098a0 <HAL_SPI_Receive+0x27c>)
 800964e:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009650:	f7fa fc74 	bl	8003f3c <HAL_GetTick>
 8009654:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b01      	cmp	r3, #1
 8009660:	d001      	beq.n	8009666 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 8009662:	2302      	movs	r3, #2
 8009664:	e2bc      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <HAL_SPI_Receive+0x4e>
 800966c:	88fb      	ldrh	r3, [r7, #6]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e2b4      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800967c:	2b01      	cmp	r3, #1
 800967e:	d101      	bne.n	8009684 <HAL_SPI_Receive+0x60>
 8009680:	2302      	movs	r3, #2
 8009682:	e2ad      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2201      	movs	r2, #1
 8009688:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2204      	movs	r2, #4
 8009690:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2200      	movs	r2, #0
 8009698:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	88fa      	ldrh	r2, [r7, #6]
 80096a6:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	88fa      	ldrh	r2, [r7, #6]
 80096ae:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2200      	movs	r2, #0
 80096b6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2200      	movs	r2, #0
 80096c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80096dc:	d108      	bne.n	80096f0 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80096ec:	601a      	str	r2, [r3, #0]
 80096ee:	e009      	b.n	8009704 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8009702:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	0c1b      	lsrs	r3, r3, #16
 800970c:	041b      	lsls	r3, r3, #16
 800970e:	88f9      	ldrh	r1, [r7, #6]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	6812      	ldr	r2, [r2, #0]
 8009714:	430b      	orrs	r3, r1
 8009716:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f042 0201 	orr.w	r2, r2, #1
 8009726:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	69db      	ldr	r3, [r3, #28]
 800972e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009732:	2b00      	cmp	r3, #0
 8009734:	d10c      	bne.n	8009750 <HAL_SPI_Receive+0x12c>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800973e:	d107      	bne.n	8009750 <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800974e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	2b0f      	cmp	r3, #15
 8009756:	f240 809c 	bls.w	8009892 <HAL_SPI_Receive+0x26e>
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a51      	ldr	r2, [pc, #324]	@ (80098a4 <HAL_SPI_Receive+0x280>)
 8009760:	4293      	cmp	r3, r2
 8009762:	f000 808e 	beq.w	8009882 <HAL_SPI_Receive+0x25e>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a4f      	ldr	r2, [pc, #316]	@ (80098a8 <HAL_SPI_Receive+0x284>)
 800976c:	4293      	cmp	r3, r2
 800976e:	f000 8088 	beq.w	8009882 <HAL_SPI_Receive+0x25e>
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4a4d      	ldr	r2, [pc, #308]	@ (80098ac <HAL_SPI_Receive+0x288>)
 8009778:	4293      	cmp	r3, r2
 800977a:	f000 8082 	beq.w	8009882 <HAL_SPI_Receive+0x25e>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a4b      	ldr	r2, [pc, #300]	@ (80098b0 <HAL_SPI_Receive+0x28c>)
 8009784:	4293      	cmp	r3, r2
 8009786:	f040 8084 	bne.w	8009892 <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800978a:	e07a      	b.n	8009882 <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	695b      	ldr	r3, [r3, #20]
 8009792:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	695b      	ldr	r3, [r3, #20]
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d114      	bne.n	80097cc <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097aa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80097ac:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097b2:	1d1a      	adds	r2, r3, #4
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097be:	b29b      	uxth	r3, r3
 80097c0:	3b01      	subs	r3, #1
 80097c2:	b29a      	uxth	r2, r3
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80097ca:	e05a      	b.n	8009882 <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	8bfa      	ldrh	r2, [r7, #30]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d919      	bls.n	800980e <HAL_SPI_Receive+0x1ea>
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d014      	beq.n	800980e <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80097ee:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097f4:	1d1a      	adds	r2, r3, #4
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800980c:	e039      	b.n	8009882 <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009814:	2b00      	cmp	r3, #0
 8009816:	d010      	beq.n	800983a <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009826:	d12c      	bne.n	8009882 <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	699a      	ldr	r2, [r3, #24]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009836:	619a      	str	r2, [r3, #24]
 8009838:	e023      	b.n	8009882 <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800983a:	f7fa fb7f 	bl	8003f3c <HAL_GetTick>
 800983e:	4602      	mov	r2, r0
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	1ad3      	subs	r3, r2, r3
 8009844:	683a      	ldr	r2, [r7, #0]
 8009846:	429a      	cmp	r2, r3
 8009848:	d803      	bhi.n	8009852 <HAL_SPI_Receive+0x22e>
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009850:	d102      	bne.n	8009858 <HAL_SPI_Receive+0x234>
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d114      	bne.n	8009882 <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009858:	68f8      	ldr	r0, [r7, #12]
 800985a:	f000 f9c5 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009864:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800987e:	2303      	movs	r3, #3
 8009880:	e1ae      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009888:	b29b      	uxth	r3, r3
 800988a:	2b00      	cmp	r3, #0
 800988c:	f47f af7e 	bne.w	800978c <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009890:	e193      	b.n	8009bba <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	68db      	ldr	r3, [r3, #12]
 8009896:	2b07      	cmp	r3, #7
 8009898:	f240 8188 	bls.w	8009bac <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800989c:	e0b0      	b.n	8009a00 <HAL_SPI_Receive+0x3dc>
 800989e:	bf00      	nop
 80098a0:	46002000 	.word	0x46002000
 80098a4:	40013000 	.word	0x40013000
 80098a8:	50013000 	.word	0x50013000
 80098ac:	40003800 	.word	0x40003800
 80098b0:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	695b      	ldr	r3, [r3, #20]
 80098ba:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d114      	bne.n	80098f4 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ce:	69ba      	ldr	r2, [r7, #24]
 80098d0:	8812      	ldrh	r2, [r2, #0]
 80098d2:	b292      	uxth	r2, r2
 80098d4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098da:	1c9a      	adds	r2, r3, #2
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	3b01      	subs	r3, #1
 80098ea:	b29a      	uxth	r2, r3
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80098f2:	e085      	b.n	8009a00 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	8bfa      	ldrh	r2, [r7, #30]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d924      	bls.n	800994c <HAL_SPI_Receive+0x328>
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009908:	2b00      	cmp	r3, #0
 800990a:	d01f      	beq.n	800994c <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009910:	69ba      	ldr	r2, [r7, #24]
 8009912:	8812      	ldrh	r2, [r2, #0]
 8009914:	b292      	uxth	r2, r2
 8009916:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800991c:	1c9a      	adds	r2, r3, #2
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009926:	69ba      	ldr	r2, [r7, #24]
 8009928:	8812      	ldrh	r2, [r2, #0]
 800992a:	b292      	uxth	r2, r2
 800992c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009932:	1c9a      	adds	r2, r3, #2
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800993e:	b29b      	uxth	r3, r3
 8009940:	3b02      	subs	r3, #2
 8009942:	b29a      	uxth	r2, r3
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800994a:	e059      	b.n	8009a00 <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009952:	b29b      	uxth	r3, r3
 8009954:	2b01      	cmp	r3, #1
 8009956:	d119      	bne.n	800998c <HAL_SPI_Receive+0x368>
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800995e:	2b00      	cmp	r3, #0
 8009960:	d014      	beq.n	800998c <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009966:	69ba      	ldr	r2, [r7, #24]
 8009968:	8812      	ldrh	r2, [r2, #0]
 800996a:	b292      	uxth	r2, r2
 800996c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009972:	1c9a      	adds	r2, r3, #2
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800997e:	b29b      	uxth	r3, r3
 8009980:	3b01      	subs	r3, #1
 8009982:	b29a      	uxth	r2, r3
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800998a:	e039      	b.n	8009a00 <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009992:	2b00      	cmp	r3, #0
 8009994:	d010      	beq.n	80099b8 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a4:	d12c      	bne.n	8009a00 <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	699a      	ldr	r2, [r3, #24]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099b4:	619a      	str	r2, [r3, #24]
 80099b6:	e023      	b.n	8009a00 <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099b8:	f7fa fac0 	bl	8003f3c <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	683a      	ldr	r2, [r7, #0]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d803      	bhi.n	80099d0 <HAL_SPI_Receive+0x3ac>
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ce:	d102      	bne.n	80099d6 <HAL_SPI_Receive+0x3b2>
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d114      	bne.n	8009a00 <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f000 f906 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2201      	movs	r2, #1
 80099f0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80099fc:	2303      	movs	r3, #3
 80099fe:	e0ef      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	f47f af53 	bne.w	80098b4 <HAL_SPI_Receive+0x290>
 8009a0e:	e0d4      	b.n	8009bba <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	695b      	ldr	r3, [r3, #20]
 8009a16:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	f003 0301 	and.w	r3, r3, #1
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d117      	bne.n	8009a56 <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a32:	7812      	ldrb	r2, [r2, #0]
 8009a34:	b2d2      	uxtb	r2, r2
 8009a36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	3b01      	subs	r3, #1
 8009a4c:	b29a      	uxth	r2, r3
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009a54:	e0aa      	b.n	8009bac <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	8bfa      	ldrh	r2, [r7, #30]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d946      	bls.n	8009af2 <HAL_SPI_Receive+0x4ce>
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d041      	beq.n	8009af2 <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a7a:	7812      	ldrb	r2, [r2, #0]
 8009a7c:	b2d2      	uxtb	r2, r2
 8009a7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a84:	1c5a      	adds	r2, r3, #1
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a96:	7812      	ldrb	r2, [r2, #0]
 8009a98:	b2d2      	uxtb	r2, r2
 8009a9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009aa0:	1c5a      	adds	r2, r3, #1
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ab2:	7812      	ldrb	r2, [r2, #0]
 8009ab4:	b2d2      	uxtb	r2, r2
 8009ab6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009abc:	1c5a      	adds	r2, r3, #1
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ace:	7812      	ldrb	r2, [r2, #0]
 8009ad0:	b2d2      	uxtb	r2, r2
 8009ad2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ad8:	1c5a      	adds	r2, r3, #1
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	3b04      	subs	r3, #4
 8009ae8:	b29a      	uxth	r2, r3
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009af0:	e05c      	b.n	8009bac <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d81c      	bhi.n	8009b38 <HAL_SPI_Receive+0x514>
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d017      	beq.n	8009b38 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b14:	7812      	ldrb	r2, [r2, #0]
 8009b16:	b2d2      	uxtb	r2, r2
 8009b18:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b1e:	1c5a      	adds	r2, r3, #1
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b2a:	b29b      	uxth	r3, r3
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	b29a      	uxth	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009b36:	e039      	b.n	8009bac <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d010      	beq.n	8009b64 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b50:	d12c      	bne.n	8009bac <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	699a      	ldr	r2, [r3, #24]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b60:	619a      	str	r2, [r3, #24]
 8009b62:	e023      	b.n	8009bac <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b64:	f7fa f9ea 	bl	8003f3c <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d803      	bhi.n	8009b7c <HAL_SPI_Receive+0x558>
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b7a:	d102      	bne.n	8009b82 <HAL_SPI_Receive+0x55e>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d114      	bne.n	8009bac <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	f000 f830 	bl	8009be8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e019      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f47f af2b 	bne.w	8009a10 <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 f814 	bl	8009be8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d001      	beq.n	8009bde <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e000      	b.n	8009be0 <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 8009bde:	2300      	movs	r3, #0
  }
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3720      	adds	r7, #32
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	695b      	ldr	r3, [r3, #20]
 8009bf6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	699a      	ldr	r2, [r3, #24]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f042 0208 	orr.w	r2, r2, #8
 8009c06:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	699a      	ldr	r2, [r3, #24]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f042 0210 	orr.w	r2, r2, #16
 8009c16:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f022 0201 	bic.w	r2, r2, #1
 8009c26:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	691b      	ldr	r3, [r3, #16]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	6812      	ldr	r2, [r2, #0]
 8009c32:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009c36:	f023 0303 	bic.w	r3, r3, #3
 8009c3a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	689a      	ldr	r2, [r3, #8]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009c4a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	2b04      	cmp	r3, #4
 8009c56:	d014      	beq.n	8009c82 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f003 0320 	and.w	r3, r3, #32
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00f      	beq.n	8009c82 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c68:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	699a      	ldr	r2, [r3, #24]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f042 0220 	orr.w	r2, r2, #32
 8009c80:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b03      	cmp	r3, #3
 8009c8c:	d014      	beq.n	8009cb8 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00f      	beq.n	8009cb8 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c9e:	f043 0204 	orr.w	r2, r3, #4
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	699a      	ldr	r2, [r3, #24]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cb6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d00f      	beq.n	8009ce2 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cc8:	f043 0201 	orr.w	r2, r3, #1
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	699a      	ldr	r2, [r3, #24]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ce0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00f      	beq.n	8009d0c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cf2:	f043 0208 	orr.w	r2, r3, #8
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	699a      	ldr	r2, [r3, #24]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d0a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009d1c:	bf00      	nop
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	603b      	str	r3, [r7, #0]
 8009d34:	4613      	mov	r3, r2
 8009d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d38:	e010      	b.n	8009d5c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d3a:	f7fa f8ff 	bl	8003f3c <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	683a      	ldr	r2, [r7, #0]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d803      	bhi.n	8009d52 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d50:	d102      	bne.n	8009d58 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d101      	bne.n	8009d5c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e00f      	b.n	8009d7c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	695a      	ldr	r2, [r3, #20]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	4013      	ands	r3, r2
 8009d66:	68ba      	ldr	r2, [r7, #8]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	bf0c      	ite	eq
 8009d6c:	2301      	moveq	r3, #1
 8009d6e:	2300      	movne	r3, #0
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	461a      	mov	r2, r3
 8009d74:	79fb      	ldrb	r3, [r7, #7]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d0df      	beq.n	8009d3a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009d7a:	2300      	movs	r3, #0
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3710      	adds	r7, #16
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b085      	sub	sp, #20
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d90:	095b      	lsrs	r3, r3, #5
 8009d92:	3301      	adds	r3, #1
 8009d94:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	3307      	adds	r3, #7
 8009da2:	08db      	lsrs	r3, r3, #3
 8009da4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	fb02 f303 	mul.w	r3, r2, r3
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3714      	adds	r7, #20
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b083      	sub	sp, #12
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
 8009dc2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d12e      	bne.n	8009e2e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d101      	bne.n	8009dde <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009dda:	2302      	movs	r3, #2
 8009ddc:	e028      	b.n	8009e30 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2202      	movs	r2, #2
 8009dea:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f022 0201 	bic.w	r2, r2, #1
 8009dfc:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009e0a:	ea42 0103 	orr.w	r1, r2, r3
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	689a      	ldr	r2, [r3, #8]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	430a      	orrs	r2, r1
 8009e18:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	e000      	b.n	8009e30 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
  }
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d101      	bne.n	8009e4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e049      	b.n	8009ee2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d106      	bne.n	8009e68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f7f8 fb04 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2202      	movs	r2, #2
 8009e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	3304      	adds	r3, #4
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4610      	mov	r0, r2
 8009e7c:	f000 fbfe 	bl	800a67c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2201      	movs	r2, #1
 8009ecc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ee0:	2300      	movs	r3, #0
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3708      	adds	r7, #8
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}

08009eea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009eea:	b580      	push	{r7, lr}
 8009eec:	b082      	sub	sp, #8
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d101      	bne.n	8009efc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e049      	b.n	8009f90 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d106      	bne.n	8009f16 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f841 	bl	8009f98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2202      	movs	r2, #2
 8009f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681a      	ldr	r2, [r3, #0]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3304      	adds	r3, #4
 8009f26:	4619      	mov	r1, r3
 8009f28:	4610      	mov	r0, r2
 8009f2a:	f000 fba7 	bl	800a67c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2201      	movs	r2, #1
 8009f3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2201      	movs	r2, #1
 8009f42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2201      	movs	r2, #1
 8009f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2201      	movs	r2, #1
 8009f82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d109      	bne.n	8009fd0 <HAL_TIM_PWM_Start+0x24>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	bf14      	ite	ne
 8009fc8:	2301      	movne	r3, #1
 8009fca:	2300      	moveq	r3, #0
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	e03c      	b.n	800a04a <HAL_TIM_PWM_Start+0x9e>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	2b04      	cmp	r3, #4
 8009fd4:	d109      	bne.n	8009fea <HAL_TIM_PWM_Start+0x3e>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009fdc:	b2db      	uxtb	r3, r3
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	bf14      	ite	ne
 8009fe2:	2301      	movne	r3, #1
 8009fe4:	2300      	moveq	r3, #0
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	e02f      	b.n	800a04a <HAL_TIM_PWM_Start+0x9e>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	2b08      	cmp	r3, #8
 8009fee:	d109      	bne.n	800a004 <HAL_TIM_PWM_Start+0x58>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	bf14      	ite	ne
 8009ffc:	2301      	movne	r3, #1
 8009ffe:	2300      	moveq	r3, #0
 800a000:	b2db      	uxtb	r3, r3
 800a002:	e022      	b.n	800a04a <HAL_TIM_PWM_Start+0x9e>
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	2b0c      	cmp	r3, #12
 800a008:	d109      	bne.n	800a01e <HAL_TIM_PWM_Start+0x72>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b01      	cmp	r3, #1
 800a014:	bf14      	ite	ne
 800a016:	2301      	movne	r3, #1
 800a018:	2300      	moveq	r3, #0
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	e015      	b.n	800a04a <HAL_TIM_PWM_Start+0x9e>
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b10      	cmp	r3, #16
 800a022:	d109      	bne.n	800a038 <HAL_TIM_PWM_Start+0x8c>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	bf14      	ite	ne
 800a030:	2301      	movne	r3, #1
 800a032:	2300      	moveq	r3, #0
 800a034:	b2db      	uxtb	r3, r3
 800a036:	e008      	b.n	800a04a <HAL_TIM_PWM_Start+0x9e>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	2b01      	cmp	r3, #1
 800a042:	bf14      	ite	ne
 800a044:	2301      	movne	r3, #1
 800a046:	2300      	moveq	r3, #0
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d001      	beq.n	800a052 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a04e:	2301      	movs	r3, #1
 800a050:	e0d8      	b.n	800a204 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d104      	bne.n	800a062 <HAL_TIM_PWM_Start+0xb6>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2202      	movs	r2, #2
 800a05c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a060:	e023      	b.n	800a0aa <HAL_TIM_PWM_Start+0xfe>
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2b04      	cmp	r3, #4
 800a066:	d104      	bne.n	800a072 <HAL_TIM_PWM_Start+0xc6>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2202      	movs	r2, #2
 800a06c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a070:	e01b      	b.n	800a0aa <HAL_TIM_PWM_Start+0xfe>
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	2b08      	cmp	r3, #8
 800a076:	d104      	bne.n	800a082 <HAL_TIM_PWM_Start+0xd6>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2202      	movs	r2, #2
 800a07c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a080:	e013      	b.n	800a0aa <HAL_TIM_PWM_Start+0xfe>
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	2b0c      	cmp	r3, #12
 800a086:	d104      	bne.n	800a092 <HAL_TIM_PWM_Start+0xe6>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2202      	movs	r2, #2
 800a08c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a090:	e00b      	b.n	800a0aa <HAL_TIM_PWM_Start+0xfe>
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	2b10      	cmp	r3, #16
 800a096:	d104      	bne.n	800a0a2 <HAL_TIM_PWM_Start+0xf6>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2202      	movs	r2, #2
 800a09c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a0a0:	e003      	b.n	800a0aa <HAL_TIM_PWM_Start+0xfe>
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	6839      	ldr	r1, [r7, #0]
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f001 f8bd 	bl	800b232 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a53      	ldr	r2, [pc, #332]	@ (800a20c <HAL_TIM_PWM_Start+0x260>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d02c      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a52      	ldr	r2, [pc, #328]	@ (800a210 <HAL_TIM_PWM_Start+0x264>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d027      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a50      	ldr	r2, [pc, #320]	@ (800a214 <HAL_TIM_PWM_Start+0x268>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d022      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a4f      	ldr	r2, [pc, #316]	@ (800a218 <HAL_TIM_PWM_Start+0x26c>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d01d      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a4d      	ldr	r2, [pc, #308]	@ (800a21c <HAL_TIM_PWM_Start+0x270>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d018      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a4c      	ldr	r2, [pc, #304]	@ (800a220 <HAL_TIM_PWM_Start+0x274>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d013      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a4a      	ldr	r2, [pc, #296]	@ (800a224 <HAL_TIM_PWM_Start+0x278>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d00e      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a49      	ldr	r2, [pc, #292]	@ (800a228 <HAL_TIM_PWM_Start+0x27c>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d009      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	4a47      	ldr	r2, [pc, #284]	@ (800a22c <HAL_TIM_PWM_Start+0x280>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d004      	beq.n	800a11c <HAL_TIM_PWM_Start+0x170>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a46      	ldr	r2, [pc, #280]	@ (800a230 <HAL_TIM_PWM_Start+0x284>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d101      	bne.n	800a120 <HAL_TIM_PWM_Start+0x174>
 800a11c:	2301      	movs	r3, #1
 800a11e:	e000      	b.n	800a122 <HAL_TIM_PWM_Start+0x176>
 800a120:	2300      	movs	r3, #0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d007      	beq.n	800a136 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a134:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a34      	ldr	r2, [pc, #208]	@ (800a20c <HAL_TIM_PWM_Start+0x260>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d040      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a32      	ldr	r2, [pc, #200]	@ (800a210 <HAL_TIM_PWM_Start+0x264>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d03b      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a152:	d036      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a15c:	d031      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a34      	ldr	r2, [pc, #208]	@ (800a234 <HAL_TIM_PWM_Start+0x288>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d02c      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4a32      	ldr	r2, [pc, #200]	@ (800a238 <HAL_TIM_PWM_Start+0x28c>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d027      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a31      	ldr	r2, [pc, #196]	@ (800a23c <HAL_TIM_PWM_Start+0x290>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d022      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a2f      	ldr	r2, [pc, #188]	@ (800a240 <HAL_TIM_PWM_Start+0x294>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d01d      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a2e      	ldr	r2, [pc, #184]	@ (800a244 <HAL_TIM_PWM_Start+0x298>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d018      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a2c      	ldr	r2, [pc, #176]	@ (800a248 <HAL_TIM_PWM_Start+0x29c>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d013      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a1d      	ldr	r2, [pc, #116]	@ (800a214 <HAL_TIM_PWM_Start+0x268>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d00e      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a218 <HAL_TIM_PWM_Start+0x26c>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d009      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a1a      	ldr	r2, [pc, #104]	@ (800a21c <HAL_TIM_PWM_Start+0x270>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d004      	beq.n	800a1c2 <HAL_TIM_PWM_Start+0x216>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a18      	ldr	r2, [pc, #96]	@ (800a220 <HAL_TIM_PWM_Start+0x274>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d115      	bne.n	800a1ee <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	689a      	ldr	r2, [r3, #8]
 800a1c8:	4b20      	ldr	r3, [pc, #128]	@ (800a24c <HAL_TIM_PWM_Start+0x2a0>)
 800a1ca:	4013      	ands	r3, r2
 800a1cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2b06      	cmp	r3, #6
 800a1d2:	d015      	beq.n	800a200 <HAL_TIM_PWM_Start+0x254>
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1da:	d011      	beq.n	800a200 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f042 0201 	orr.w	r2, r2, #1
 800a1ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1ec:	e008      	b.n	800a200 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f042 0201 	orr.w	r2, r2, #1
 800a1fc:	601a      	str	r2, [r3, #0]
 800a1fe:	e000      	b.n	800a202 <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a200:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	40012c00 	.word	0x40012c00
 800a210:	50012c00 	.word	0x50012c00
 800a214:	40013400 	.word	0x40013400
 800a218:	50013400 	.word	0x50013400
 800a21c:	40014000 	.word	0x40014000
 800a220:	50014000 	.word	0x50014000
 800a224:	40014400 	.word	0x40014400
 800a228:	50014400 	.word	0x50014400
 800a22c:	40014800 	.word	0x40014800
 800a230:	50014800 	.word	0x50014800
 800a234:	40000400 	.word	0x40000400
 800a238:	50000400 	.word	0x50000400
 800a23c:	40000800 	.word	0x40000800
 800a240:	50000800 	.word	0x50000800
 800a244:	40000c00 	.word	0x40000c00
 800a248:	50000c00 	.word	0x50000c00
 800a24c:	00010007 	.word	0x00010007

0800a250 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a25c:	2300      	movs	r3, #0
 800a25e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a266:	2b01      	cmp	r3, #1
 800a268:	d101      	bne.n	800a26e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a26a:	2302      	movs	r3, #2
 800a26c:	e0ff      	b.n	800a46e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2201      	movs	r2, #1
 800a272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2b14      	cmp	r3, #20
 800a27a:	f200 80f0 	bhi.w	800a45e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a27e:	a201      	add	r2, pc, #4	@ (adr r2, 800a284 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a284:	0800a2d9 	.word	0x0800a2d9
 800a288:	0800a45f 	.word	0x0800a45f
 800a28c:	0800a45f 	.word	0x0800a45f
 800a290:	0800a45f 	.word	0x0800a45f
 800a294:	0800a319 	.word	0x0800a319
 800a298:	0800a45f 	.word	0x0800a45f
 800a29c:	0800a45f 	.word	0x0800a45f
 800a2a0:	0800a45f 	.word	0x0800a45f
 800a2a4:	0800a35b 	.word	0x0800a35b
 800a2a8:	0800a45f 	.word	0x0800a45f
 800a2ac:	0800a45f 	.word	0x0800a45f
 800a2b0:	0800a45f 	.word	0x0800a45f
 800a2b4:	0800a39b 	.word	0x0800a39b
 800a2b8:	0800a45f 	.word	0x0800a45f
 800a2bc:	0800a45f 	.word	0x0800a45f
 800a2c0:	0800a45f 	.word	0x0800a45f
 800a2c4:	0800a3dd 	.word	0x0800a3dd
 800a2c8:	0800a45f 	.word	0x0800a45f
 800a2cc:	0800a45f 	.word	0x0800a45f
 800a2d0:	0800a45f 	.word	0x0800a45f
 800a2d4:	0800a41d 	.word	0x0800a41d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	68b9      	ldr	r1, [r7, #8]
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f000 facc 	bl	800a87c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	699a      	ldr	r2, [r3, #24]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f042 0208 	orr.w	r2, r2, #8
 800a2f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	699a      	ldr	r2, [r3, #24]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f022 0204 	bic.w	r2, r2, #4
 800a302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6999      	ldr	r1, [r3, #24]
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	691a      	ldr	r2, [r3, #16]
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	430a      	orrs	r2, r1
 800a314:	619a      	str	r2, [r3, #24]
      break;
 800a316:	e0a5      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68b9      	ldr	r1, [r7, #8]
 800a31e:	4618      	mov	r0, r3
 800a320:	f000 fb70 	bl	800aa04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	699a      	ldr	r2, [r3, #24]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a332:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	699a      	ldr	r2, [r3, #24]
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a342:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	6999      	ldr	r1, [r3, #24]
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	691b      	ldr	r3, [r3, #16]
 800a34e:	021a      	lsls	r2, r3, #8
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	430a      	orrs	r2, r1
 800a356:	619a      	str	r2, [r3, #24]
      break;
 800a358:	e084      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	68b9      	ldr	r1, [r7, #8]
 800a360:	4618      	mov	r0, r3
 800a362:	f000 fc01 	bl	800ab68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	69da      	ldr	r2, [r3, #28]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f042 0208 	orr.w	r2, r2, #8
 800a374:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	69da      	ldr	r2, [r3, #28]
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f022 0204 	bic.w	r2, r2, #4
 800a384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	69d9      	ldr	r1, [r3, #28]
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	691a      	ldr	r2, [r3, #16]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	430a      	orrs	r2, r1
 800a396:	61da      	str	r2, [r3, #28]
      break;
 800a398:	e064      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	68b9      	ldr	r1, [r7, #8]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f000 fc91 	bl	800acc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	69da      	ldr	r2, [r3, #28]
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	69da      	ldr	r2, [r3, #28]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a3c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	69d9      	ldr	r1, [r3, #28]
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	691b      	ldr	r3, [r3, #16]
 800a3d0:	021a      	lsls	r2, r3, #8
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	430a      	orrs	r2, r1
 800a3d8:	61da      	str	r2, [r3, #28]
      break;
 800a3da:	e043      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	68b9      	ldr	r1, [r7, #8]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f000 fd22 	bl	800ae2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f042 0208 	orr.w	r2, r2, #8
 800a3f6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f022 0204 	bic.w	r2, r2, #4
 800a406:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	691a      	ldr	r2, [r3, #16]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	430a      	orrs	r2, r1
 800a418:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a41a:	e023      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68b9      	ldr	r1, [r7, #8]
 800a422:	4618      	mov	r0, r3
 800a424:	f000 fd84 	bl	800af30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a436:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a446:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	021a      	lsls	r2, r3, #8
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	430a      	orrs	r2, r1
 800a45a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a45c:	e002      	b.n	800a464 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a45e:	2301      	movs	r3, #1
 800a460:	75fb      	strb	r3, [r7, #23]
      break;
 800a462:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2200      	movs	r2, #0
 800a468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a46c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop

0800a478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a482:	2300      	movs	r3, #0
 800a484:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d101      	bne.n	800a494 <HAL_TIM_ConfigClockSource+0x1c>
 800a490:	2302      	movs	r3, #2
 800a492:	e0e6      	b.n	800a662 <HAL_TIM_ConfigClockSource+0x1ea>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2202      	movs	r2, #2
 800a4a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a4b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a4b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a4be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	68ba      	ldr	r2, [r7, #8]
 800a4c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a67      	ldr	r2, [pc, #412]	@ (800a66c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	f000 80b1 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a4d4:	4a65      	ldr	r2, [pc, #404]	@ (800a66c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	f200 80b6 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a4dc:	4a64      	ldr	r2, [pc, #400]	@ (800a670 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	f000 80a9 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a4e4:	4a62      	ldr	r2, [pc, #392]	@ (800a670 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	f200 80ae 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a4ec:	4a61      	ldr	r2, [pc, #388]	@ (800a674 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	f000 80a1 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a4f4:	4a5f      	ldr	r2, [pc, #380]	@ (800a674 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	f200 80a6 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a4fc:	4a5e      	ldr	r2, [pc, #376]	@ (800a678 <HAL_TIM_ConfigClockSource+0x200>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	f000 8099 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a504:	4a5c      	ldr	r2, [pc, #368]	@ (800a678 <HAL_TIM_ConfigClockSource+0x200>)
 800a506:	4293      	cmp	r3, r2
 800a508:	f200 809e 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a50c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a510:	f000 8091 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a514:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a518:	f200 8096 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a51c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a520:	f000 8089 	beq.w	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a524:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a528:	f200 808e 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a52c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a530:	d03e      	beq.n	800a5b0 <HAL_TIM_ConfigClockSource+0x138>
 800a532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a536:	f200 8087 	bhi.w	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a53a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a53e:	f000 8086 	beq.w	800a64e <HAL_TIM_ConfigClockSource+0x1d6>
 800a542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a546:	d87f      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a548:	2b70      	cmp	r3, #112	@ 0x70
 800a54a:	d01a      	beq.n	800a582 <HAL_TIM_ConfigClockSource+0x10a>
 800a54c:	2b70      	cmp	r3, #112	@ 0x70
 800a54e:	d87b      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a550:	2b60      	cmp	r3, #96	@ 0x60
 800a552:	d050      	beq.n	800a5f6 <HAL_TIM_ConfigClockSource+0x17e>
 800a554:	2b60      	cmp	r3, #96	@ 0x60
 800a556:	d877      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a558:	2b50      	cmp	r3, #80	@ 0x50
 800a55a:	d03c      	beq.n	800a5d6 <HAL_TIM_ConfigClockSource+0x15e>
 800a55c:	2b50      	cmp	r3, #80	@ 0x50
 800a55e:	d873      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a560:	2b40      	cmp	r3, #64	@ 0x40
 800a562:	d058      	beq.n	800a616 <HAL_TIM_ConfigClockSource+0x19e>
 800a564:	2b40      	cmp	r3, #64	@ 0x40
 800a566:	d86f      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a568:	2b30      	cmp	r3, #48	@ 0x30
 800a56a:	d064      	beq.n	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a56c:	2b30      	cmp	r3, #48	@ 0x30
 800a56e:	d86b      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a570:	2b20      	cmp	r3, #32
 800a572:	d060      	beq.n	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a574:	2b20      	cmp	r3, #32
 800a576:	d867      	bhi.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d05c      	beq.n	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a57c:	2b10      	cmp	r3, #16
 800a57e:	d05a      	beq.n	800a636 <HAL_TIM_ConfigClockSource+0x1be>
 800a580:	e062      	b.n	800a648 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a592:	f000 fe2e 	bl	800b1f2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a5a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	609a      	str	r2, [r3, #8]
      break;
 800a5ae:	e04f      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a5c0:	f000 fe17 	bl	800b1f2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	689a      	ldr	r2, [r3, #8]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a5d2:	609a      	str	r2, [r3, #8]
      break;
 800a5d4:	e03c      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	f000 fd28 	bl	800b038 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2150      	movs	r1, #80	@ 0x50
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f000 fde2 	bl	800b1b8 <TIM_ITRx_SetConfig>
      break;
 800a5f4:	e02c      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a602:	461a      	mov	r2, r3
 800a604:	f000 fd8a 	bl	800b11c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2160      	movs	r1, #96	@ 0x60
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 fdd2 	bl	800b1b8 <TIM_ITRx_SetConfig>
      break;
 800a614:	e01c      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a622:	461a      	mov	r2, r3
 800a624:	f000 fd08 	bl	800b038 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2140      	movs	r1, #64	@ 0x40
 800a62e:	4618      	mov	r0, r3
 800a630:	f000 fdc2 	bl	800b1b8 <TIM_ITRx_SetConfig>
      break;
 800a634:	e00c      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4619      	mov	r1, r3
 800a640:	4610      	mov	r0, r2
 800a642:	f000 fdb9 	bl	800b1b8 <TIM_ITRx_SetConfig>
      break;
 800a646:	e003      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	73fb      	strb	r3, [r7, #15]
      break;
 800a64c:	e000      	b.n	800a650 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a64e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a660:	7bfb      	ldrb	r3, [r7, #15]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	00100070 	.word	0x00100070
 800a670:	00100040 	.word	0x00100040
 800a674:	00100030 	.word	0x00100030
 800a678:	00100020 	.word	0x00100020

0800a67c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	4a6b      	ldr	r2, [pc, #428]	@ (800a83c <TIM_Base_SetConfig+0x1c0>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d02b      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a6a      	ldr	r2, [pc, #424]	@ (800a840 <TIM_Base_SetConfig+0x1c4>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d027      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6a2:	d023      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6aa:	d01f      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	4a65      	ldr	r2, [pc, #404]	@ (800a844 <TIM_Base_SetConfig+0x1c8>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d01b      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a64      	ldr	r2, [pc, #400]	@ (800a848 <TIM_Base_SetConfig+0x1cc>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d017      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	4a63      	ldr	r2, [pc, #396]	@ (800a84c <TIM_Base_SetConfig+0x1d0>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d013      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	4a62      	ldr	r2, [pc, #392]	@ (800a850 <TIM_Base_SetConfig+0x1d4>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d00f      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a61      	ldr	r2, [pc, #388]	@ (800a854 <TIM_Base_SetConfig+0x1d8>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d00b      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a60      	ldr	r2, [pc, #384]	@ (800a858 <TIM_Base_SetConfig+0x1dc>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d007      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a5f      	ldr	r2, [pc, #380]	@ (800a85c <TIM_Base_SetConfig+0x1e0>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d003      	beq.n	800a6ec <TIM_Base_SetConfig+0x70>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	4a5e      	ldr	r2, [pc, #376]	@ (800a860 <TIM_Base_SetConfig+0x1e4>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d108      	bne.n	800a6fe <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	68fa      	ldr	r2, [r7, #12]
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4a4e      	ldr	r2, [pc, #312]	@ (800a83c <TIM_Base_SetConfig+0x1c0>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d043      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	4a4d      	ldr	r2, [pc, #308]	@ (800a840 <TIM_Base_SetConfig+0x1c4>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d03f      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a714:	d03b      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a71c:	d037      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	4a48      	ldr	r2, [pc, #288]	@ (800a844 <TIM_Base_SetConfig+0x1c8>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d033      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	4a47      	ldr	r2, [pc, #284]	@ (800a848 <TIM_Base_SetConfig+0x1cc>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d02f      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4a46      	ldr	r2, [pc, #280]	@ (800a84c <TIM_Base_SetConfig+0x1d0>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d02b      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	4a45      	ldr	r2, [pc, #276]	@ (800a850 <TIM_Base_SetConfig+0x1d4>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d027      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	4a44      	ldr	r2, [pc, #272]	@ (800a854 <TIM_Base_SetConfig+0x1d8>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d023      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	4a43      	ldr	r2, [pc, #268]	@ (800a858 <TIM_Base_SetConfig+0x1dc>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d01f      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	4a42      	ldr	r2, [pc, #264]	@ (800a85c <TIM_Base_SetConfig+0x1e0>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d01b      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	4a41      	ldr	r2, [pc, #260]	@ (800a860 <TIM_Base_SetConfig+0x1e4>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d017      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4a40      	ldr	r2, [pc, #256]	@ (800a864 <TIM_Base_SetConfig+0x1e8>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d013      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4a3f      	ldr	r2, [pc, #252]	@ (800a868 <TIM_Base_SetConfig+0x1ec>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d00f      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	4a3e      	ldr	r2, [pc, #248]	@ (800a86c <TIM_Base_SetConfig+0x1f0>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d00b      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	4a3d      	ldr	r2, [pc, #244]	@ (800a870 <TIM_Base_SetConfig+0x1f4>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d007      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	4a3c      	ldr	r2, [pc, #240]	@ (800a874 <TIM_Base_SetConfig+0x1f8>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d003      	beq.n	800a78e <TIM_Base_SetConfig+0x112>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	4a3b      	ldr	r2, [pc, #236]	@ (800a878 <TIM_Base_SetConfig+0x1fc>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d108      	bne.n	800a7a0 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	68fa      	ldr	r2, [r7, #12]
 800a79c:	4313      	orrs	r3, r2
 800a79e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	695b      	ldr	r3, [r3, #20]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	689a      	ldr	r2, [r3, #8]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a1e      	ldr	r2, [pc, #120]	@ (800a83c <TIM_Base_SetConfig+0x1c0>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d023      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a840 <TIM_Base_SetConfig+0x1c4>)
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d01f      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a22      	ldr	r2, [pc, #136]	@ (800a85c <TIM_Base_SetConfig+0x1e0>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d01b      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	4a21      	ldr	r2, [pc, #132]	@ (800a860 <TIM_Base_SetConfig+0x1e4>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d017      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4a20      	ldr	r2, [pc, #128]	@ (800a864 <TIM_Base_SetConfig+0x1e8>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d013      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a1f      	ldr	r2, [pc, #124]	@ (800a868 <TIM_Base_SetConfig+0x1ec>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d00f      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a1e      	ldr	r2, [pc, #120]	@ (800a86c <TIM_Base_SetConfig+0x1f0>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d00b      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a1d      	ldr	r2, [pc, #116]	@ (800a870 <TIM_Base_SetConfig+0x1f4>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d007      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a1c      	ldr	r2, [pc, #112]	@ (800a874 <TIM_Base_SetConfig+0x1f8>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d003      	beq.n	800a80e <TIM_Base_SetConfig+0x192>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a1b      	ldr	r2, [pc, #108]	@ (800a878 <TIM_Base_SetConfig+0x1fc>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d103      	bne.n	800a816 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	691a      	ldr	r2, [r3, #16]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f043 0204 	orr.w	r2, r3, #4
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2201      	movs	r2, #1
 800a826:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	601a      	str	r2, [r3, #0]
}
 800a82e:	bf00      	nop
 800a830:	3714      	adds	r7, #20
 800a832:	46bd      	mov	sp, r7
 800a834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a838:	4770      	bx	lr
 800a83a:	bf00      	nop
 800a83c:	40012c00 	.word	0x40012c00
 800a840:	50012c00 	.word	0x50012c00
 800a844:	40000400 	.word	0x40000400
 800a848:	50000400 	.word	0x50000400
 800a84c:	40000800 	.word	0x40000800
 800a850:	50000800 	.word	0x50000800
 800a854:	40000c00 	.word	0x40000c00
 800a858:	50000c00 	.word	0x50000c00
 800a85c:	40013400 	.word	0x40013400
 800a860:	50013400 	.word	0x50013400
 800a864:	40014000 	.word	0x40014000
 800a868:	50014000 	.word	0x50014000
 800a86c:	40014400 	.word	0x40014400
 800a870:	50014400 	.word	0x50014400
 800a874:	40014800 	.word	0x40014800
 800a878:	50014800 	.word	0x50014800

0800a87c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b087      	sub	sp, #28
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6a1b      	ldr	r3, [r3, #32]
 800a88a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6a1b      	ldr	r3, [r3, #32]
 800a890:	f023 0201 	bic.w	r2, r3, #1
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	699b      	ldr	r3, [r3, #24]
 800a8a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f023 0303 	bic.w	r3, r3, #3
 800a8b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a8c2:	697b      	ldr	r3, [r7, #20]
 800a8c4:	f023 0302 	bic.w	r3, r3, #2
 800a8c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	697a      	ldr	r2, [r7, #20]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a41      	ldr	r2, [pc, #260]	@ (800a9dc <TIM_OC1_SetConfig+0x160>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d023      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a40      	ldr	r2, [pc, #256]	@ (800a9e0 <TIM_OC1_SetConfig+0x164>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d01f      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4a3f      	ldr	r2, [pc, #252]	@ (800a9e4 <TIM_OC1_SetConfig+0x168>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d01b      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a3e      	ldr	r2, [pc, #248]	@ (800a9e8 <TIM_OC1_SetConfig+0x16c>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d017      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a3d      	ldr	r2, [pc, #244]	@ (800a9ec <TIM_OC1_SetConfig+0x170>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d013      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a3c      	ldr	r2, [pc, #240]	@ (800a9f0 <TIM_OC1_SetConfig+0x174>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d00f      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a3b      	ldr	r2, [pc, #236]	@ (800a9f4 <TIM_OC1_SetConfig+0x178>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d00b      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	4a3a      	ldr	r2, [pc, #232]	@ (800a9f8 <TIM_OC1_SetConfig+0x17c>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d007      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	4a39      	ldr	r2, [pc, #228]	@ (800a9fc <TIM_OC1_SetConfig+0x180>)
 800a918:	4293      	cmp	r3, r2
 800a91a:	d003      	beq.n	800a924 <TIM_OC1_SetConfig+0xa8>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	4a38      	ldr	r2, [pc, #224]	@ (800aa00 <TIM_OC1_SetConfig+0x184>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d10e      	bne.n	800a942 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6a1b      	ldr	r3, [r3, #32]
 800a928:	f023 0204 	bic.w	r2, r3, #4
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	f023 0308 	bic.w	r3, r3, #8
 800a936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	697a      	ldr	r2, [r7, #20]
 800a93e:	4313      	orrs	r3, r2
 800a940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	4a25      	ldr	r2, [pc, #148]	@ (800a9dc <TIM_OC1_SetConfig+0x160>)
 800a946:	4293      	cmp	r3, r2
 800a948:	d023      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	4a24      	ldr	r2, [pc, #144]	@ (800a9e0 <TIM_OC1_SetConfig+0x164>)
 800a94e:	4293      	cmp	r3, r2
 800a950:	d01f      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	4a23      	ldr	r2, [pc, #140]	@ (800a9e4 <TIM_OC1_SetConfig+0x168>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d01b      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	4a22      	ldr	r2, [pc, #136]	@ (800a9e8 <TIM_OC1_SetConfig+0x16c>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d017      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	4a21      	ldr	r2, [pc, #132]	@ (800a9ec <TIM_OC1_SetConfig+0x170>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d013      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	4a20      	ldr	r2, [pc, #128]	@ (800a9f0 <TIM_OC1_SetConfig+0x174>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d00f      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4a1f      	ldr	r2, [pc, #124]	@ (800a9f4 <TIM_OC1_SetConfig+0x178>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d00b      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4a1e      	ldr	r2, [pc, #120]	@ (800a9f8 <TIM_OC1_SetConfig+0x17c>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d007      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a1d      	ldr	r2, [pc, #116]	@ (800a9fc <TIM_OC1_SetConfig+0x180>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d003      	beq.n	800a992 <TIM_OC1_SetConfig+0x116>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a1c      	ldr	r2, [pc, #112]	@ (800aa00 <TIM_OC1_SetConfig+0x184>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d111      	bne.n	800a9b6 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a9a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	695b      	ldr	r3, [r3, #20]
 800a9a6:	693a      	ldr	r2, [r7, #16]
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	699b      	ldr	r3, [r3, #24]
 800a9b0:	693a      	ldr	r2, [r7, #16]
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	693a      	ldr	r2, [r7, #16]
 800a9ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	697a      	ldr	r2, [r7, #20]
 800a9ce:	621a      	str	r2, [r3, #32]
}
 800a9d0:	bf00      	nop
 800a9d2:	371c      	adds	r7, #28
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr
 800a9dc:	40012c00 	.word	0x40012c00
 800a9e0:	50012c00 	.word	0x50012c00
 800a9e4:	40013400 	.word	0x40013400
 800a9e8:	50013400 	.word	0x50013400
 800a9ec:	40014000 	.word	0x40014000
 800a9f0:	50014000 	.word	0x50014000
 800a9f4:	40014400 	.word	0x40014400
 800a9f8:	50014400 	.word	0x50014400
 800a9fc:	40014800 	.word	0x40014800
 800aa00:	50014800 	.word	0x50014800

0800aa04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b087      	sub	sp, #28
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6a1b      	ldr	r3, [r3, #32]
 800aa12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a1b      	ldr	r3, [r3, #32]
 800aa18:	f023 0210 	bic.w	r2, r3, #16
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	699b      	ldr	r3, [r3, #24]
 800aa2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	021b      	lsls	r3, r3, #8
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	f023 0320 	bic.w	r3, r3, #32
 800aa52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	011b      	lsls	r3, r3, #4
 800aa5a:	697a      	ldr	r2, [r7, #20]
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	4a37      	ldr	r2, [pc, #220]	@ (800ab40 <TIM_OC2_SetConfig+0x13c>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d00b      	beq.n	800aa80 <TIM_OC2_SetConfig+0x7c>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4a36      	ldr	r2, [pc, #216]	@ (800ab44 <TIM_OC2_SetConfig+0x140>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d007      	beq.n	800aa80 <TIM_OC2_SetConfig+0x7c>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4a35      	ldr	r2, [pc, #212]	@ (800ab48 <TIM_OC2_SetConfig+0x144>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d003      	beq.n	800aa80 <TIM_OC2_SetConfig+0x7c>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4a34      	ldr	r2, [pc, #208]	@ (800ab4c <TIM_OC2_SetConfig+0x148>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d10f      	bne.n	800aaa0 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6a1b      	ldr	r3, [r3, #32]
 800aa84:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	011b      	lsls	r3, r3, #4
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a27      	ldr	r2, [pc, #156]	@ (800ab40 <TIM_OC2_SetConfig+0x13c>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d023      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a26      	ldr	r2, [pc, #152]	@ (800ab44 <TIM_OC2_SetConfig+0x140>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d01f      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a25      	ldr	r2, [pc, #148]	@ (800ab48 <TIM_OC2_SetConfig+0x144>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d01b      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a24      	ldr	r2, [pc, #144]	@ (800ab4c <TIM_OC2_SetConfig+0x148>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d017      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	4a23      	ldr	r2, [pc, #140]	@ (800ab50 <TIM_OC2_SetConfig+0x14c>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d013      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a22      	ldr	r2, [pc, #136]	@ (800ab54 <TIM_OC2_SetConfig+0x150>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d00f      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	4a21      	ldr	r2, [pc, #132]	@ (800ab58 <TIM_OC2_SetConfig+0x154>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d00b      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4a20      	ldr	r2, [pc, #128]	@ (800ab5c <TIM_OC2_SetConfig+0x158>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d007      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab60 <TIM_OC2_SetConfig+0x15c>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d003      	beq.n	800aaf0 <TIM_OC2_SetConfig+0xec>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	4a1e      	ldr	r2, [pc, #120]	@ (800ab64 <TIM_OC2_SetConfig+0x160>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d113      	bne.n	800ab18 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aaf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aafe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	695b      	ldr	r3, [r3, #20]
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	693a      	ldr	r2, [r7, #16]
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	699b      	ldr	r3, [r3, #24]
 800ab10:	009b      	lsls	r3, r3, #2
 800ab12:	693a      	ldr	r2, [r7, #16]
 800ab14:	4313      	orrs	r3, r2
 800ab16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	693a      	ldr	r2, [r7, #16]
 800ab1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	68fa      	ldr	r2, [r7, #12]
 800ab22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	697a      	ldr	r2, [r7, #20]
 800ab30:	621a      	str	r2, [r3, #32]
}
 800ab32:	bf00      	nop
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	40012c00 	.word	0x40012c00
 800ab44:	50012c00 	.word	0x50012c00
 800ab48:	40013400 	.word	0x40013400
 800ab4c:	50013400 	.word	0x50013400
 800ab50:	40014000 	.word	0x40014000
 800ab54:	50014000 	.word	0x50014000
 800ab58:	40014400 	.word	0x40014400
 800ab5c:	50014400 	.word	0x50014400
 800ab60:	40014800 	.word	0x40014800
 800ab64:	50014800 	.word	0x50014800

0800ab68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b087      	sub	sp, #28
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6a1b      	ldr	r3, [r3, #32]
 800ab76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6a1b      	ldr	r3, [r3, #32]
 800ab7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	69db      	ldr	r3, [r3, #28]
 800ab8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f023 0303 	bic.w	r3, r3, #3
 800aba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	68fa      	ldr	r2, [r7, #12]
 800abaa:	4313      	orrs	r3, r2
 800abac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800abb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	021b      	lsls	r3, r3, #8
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a36      	ldr	r2, [pc, #216]	@ (800aca0 <TIM_OC3_SetConfig+0x138>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d00b      	beq.n	800abe2 <TIM_OC3_SetConfig+0x7a>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a35      	ldr	r2, [pc, #212]	@ (800aca4 <TIM_OC3_SetConfig+0x13c>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d007      	beq.n	800abe2 <TIM_OC3_SetConfig+0x7a>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a34      	ldr	r2, [pc, #208]	@ (800aca8 <TIM_OC3_SetConfig+0x140>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d003      	beq.n	800abe2 <TIM_OC3_SetConfig+0x7a>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a33      	ldr	r2, [pc, #204]	@ (800acac <TIM_OC3_SetConfig+0x144>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d10f      	bne.n	800ac02 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a1b      	ldr	r3, [r3, #32]
 800abe6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800abf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	68db      	ldr	r3, [r3, #12]
 800abfa:	021b      	lsls	r3, r3, #8
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a26      	ldr	r2, [pc, #152]	@ (800aca0 <TIM_OC3_SetConfig+0x138>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d023      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a25      	ldr	r2, [pc, #148]	@ (800aca4 <TIM_OC3_SetConfig+0x13c>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d01f      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	4a24      	ldr	r2, [pc, #144]	@ (800aca8 <TIM_OC3_SetConfig+0x140>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d01b      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	4a23      	ldr	r2, [pc, #140]	@ (800acac <TIM_OC3_SetConfig+0x144>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d017      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	4a22      	ldr	r2, [pc, #136]	@ (800acb0 <TIM_OC3_SetConfig+0x148>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d013      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	4a21      	ldr	r2, [pc, #132]	@ (800acb4 <TIM_OC3_SetConfig+0x14c>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d00f      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	4a20      	ldr	r2, [pc, #128]	@ (800acb8 <TIM_OC3_SetConfig+0x150>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d00b      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	4a1f      	ldr	r2, [pc, #124]	@ (800acbc <TIM_OC3_SetConfig+0x154>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d007      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	4a1e      	ldr	r2, [pc, #120]	@ (800acc0 <TIM_OC3_SetConfig+0x158>)
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d003      	beq.n	800ac52 <TIM_OC3_SetConfig+0xea>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4a1d      	ldr	r2, [pc, #116]	@ (800acc4 <TIM_OC3_SetConfig+0x15c>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d113      	bne.n	800ac7a <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ac60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	695b      	ldr	r3, [r3, #20]
 800ac66:	011b      	lsls	r3, r3, #4
 800ac68:	693a      	ldr	r2, [r7, #16]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	699b      	ldr	r3, [r3, #24]
 800ac72:	011b      	lsls	r3, r3, #4
 800ac74:	693a      	ldr	r2, [r7, #16]
 800ac76:	4313      	orrs	r3, r2
 800ac78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	693a      	ldr	r2, [r7, #16]
 800ac7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	685a      	ldr	r2, [r3, #4]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	697a      	ldr	r2, [r7, #20]
 800ac92:	621a      	str	r2, [r3, #32]
}
 800ac94:	bf00      	nop
 800ac96:	371c      	adds	r7, #28
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr
 800aca0:	40012c00 	.word	0x40012c00
 800aca4:	50012c00 	.word	0x50012c00
 800aca8:	40013400 	.word	0x40013400
 800acac:	50013400 	.word	0x50013400
 800acb0:	40014000 	.word	0x40014000
 800acb4:	50014000 	.word	0x50014000
 800acb8:	40014400 	.word	0x40014400
 800acbc:	50014400 	.word	0x50014400
 800acc0:	40014800 	.word	0x40014800
 800acc4:	50014800 	.word	0x50014800

0800acc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acc8:	b480      	push	{r7}
 800acca:	b087      	sub	sp, #28
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a1b      	ldr	r3, [r3, #32]
 800acd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6a1b      	ldr	r3, [r3, #32]
 800acdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	69db      	ldr	r3, [r3, #28]
 800acee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800acf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	021b      	lsls	r3, r3, #8
 800ad0a:	68fa      	ldr	r2, [r7, #12]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	689b      	ldr	r3, [r3, #8]
 800ad1c:	031b      	lsls	r3, r3, #12
 800ad1e:	697a      	ldr	r2, [r7, #20]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	4a37      	ldr	r2, [pc, #220]	@ (800ae04 <TIM_OC4_SetConfig+0x13c>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d00b      	beq.n	800ad44 <TIM_OC4_SetConfig+0x7c>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	4a36      	ldr	r2, [pc, #216]	@ (800ae08 <TIM_OC4_SetConfig+0x140>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d007      	beq.n	800ad44 <TIM_OC4_SetConfig+0x7c>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a35      	ldr	r2, [pc, #212]	@ (800ae0c <TIM_OC4_SetConfig+0x144>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d003      	beq.n	800ad44 <TIM_OC4_SetConfig+0x7c>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	4a34      	ldr	r2, [pc, #208]	@ (800ae10 <TIM_OC4_SetConfig+0x148>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d10f      	bne.n	800ad64 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6a1b      	ldr	r3, [r3, #32]
 800ad48:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ad56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	031b      	lsls	r3, r3, #12
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	4313      	orrs	r3, r2
 800ad62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4a27      	ldr	r2, [pc, #156]	@ (800ae04 <TIM_OC4_SetConfig+0x13c>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d023      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a26      	ldr	r2, [pc, #152]	@ (800ae08 <TIM_OC4_SetConfig+0x140>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d01f      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a25      	ldr	r2, [pc, #148]	@ (800ae0c <TIM_OC4_SetConfig+0x144>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d01b      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a24      	ldr	r2, [pc, #144]	@ (800ae10 <TIM_OC4_SetConfig+0x148>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d017      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a23      	ldr	r2, [pc, #140]	@ (800ae14 <TIM_OC4_SetConfig+0x14c>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d013      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a22      	ldr	r2, [pc, #136]	@ (800ae18 <TIM_OC4_SetConfig+0x150>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d00f      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a21      	ldr	r2, [pc, #132]	@ (800ae1c <TIM_OC4_SetConfig+0x154>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d00b      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	4a20      	ldr	r2, [pc, #128]	@ (800ae20 <TIM_OC4_SetConfig+0x158>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d007      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4a1f      	ldr	r2, [pc, #124]	@ (800ae24 <TIM_OC4_SetConfig+0x15c>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d003      	beq.n	800adb4 <TIM_OC4_SetConfig+0xec>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	4a1e      	ldr	r2, [pc, #120]	@ (800ae28 <TIM_OC4_SetConfig+0x160>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d113      	bne.n	800addc <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800adba:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800adc2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	695b      	ldr	r3, [r3, #20]
 800adc8:	019b      	lsls	r3, r3, #6
 800adca:	693a      	ldr	r2, [r7, #16]
 800adcc:	4313      	orrs	r3, r2
 800adce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	699b      	ldr	r3, [r3, #24]
 800add4:	019b      	lsls	r3, r3, #6
 800add6:	693a      	ldr	r2, [r7, #16]
 800add8:	4313      	orrs	r3, r2
 800adda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	693a      	ldr	r2, [r7, #16]
 800ade0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	68fa      	ldr	r2, [r7, #12]
 800ade6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	685a      	ldr	r2, [r3, #4]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	697a      	ldr	r2, [r7, #20]
 800adf4:	621a      	str	r2, [r3, #32]
}
 800adf6:	bf00      	nop
 800adf8:	371c      	adds	r7, #28
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr
 800ae02:	bf00      	nop
 800ae04:	40012c00 	.word	0x40012c00
 800ae08:	50012c00 	.word	0x50012c00
 800ae0c:	40013400 	.word	0x40013400
 800ae10:	50013400 	.word	0x50013400
 800ae14:	40014000 	.word	0x40014000
 800ae18:	50014000 	.word	0x50014000
 800ae1c:	40014400 	.word	0x40014400
 800ae20:	50014400 	.word	0x50014400
 800ae24:	40014800 	.word	0x40014800
 800ae28:	50014800 	.word	0x50014800

0800ae2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b087      	sub	sp, #28
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6a1b      	ldr	r3, [r3, #32]
 800ae3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6a1b      	ldr	r3, [r3, #32]
 800ae40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	68fa      	ldr	r2, [r7, #12]
 800ae66:	4313      	orrs	r3, r2
 800ae68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ae70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	041b      	lsls	r3, r3, #16
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	4313      	orrs	r3, r2
 800ae7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a21      	ldr	r2, [pc, #132]	@ (800af08 <TIM_OC5_SetConfig+0xdc>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d023      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4a20      	ldr	r2, [pc, #128]	@ (800af0c <TIM_OC5_SetConfig+0xe0>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d01f      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	4a1f      	ldr	r2, [pc, #124]	@ (800af10 <TIM_OC5_SetConfig+0xe4>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d01b      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	4a1e      	ldr	r2, [pc, #120]	@ (800af14 <TIM_OC5_SetConfig+0xe8>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d017      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a1d      	ldr	r2, [pc, #116]	@ (800af18 <TIM_OC5_SetConfig+0xec>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d013      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	4a1c      	ldr	r2, [pc, #112]	@ (800af1c <TIM_OC5_SetConfig+0xf0>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d00f      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	4a1b      	ldr	r2, [pc, #108]	@ (800af20 <TIM_OC5_SetConfig+0xf4>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d00b      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	4a1a      	ldr	r2, [pc, #104]	@ (800af24 <TIM_OC5_SetConfig+0xf8>)
 800aeba:	4293      	cmp	r3, r2
 800aebc:	d007      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	4a19      	ldr	r2, [pc, #100]	@ (800af28 <TIM_OC5_SetConfig+0xfc>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d003      	beq.n	800aece <TIM_OC5_SetConfig+0xa2>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	4a18      	ldr	r2, [pc, #96]	@ (800af2c <TIM_OC5_SetConfig+0x100>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d109      	bne.n	800aee2 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aed4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	695b      	ldr	r3, [r3, #20]
 800aeda:	021b      	lsls	r3, r3, #8
 800aedc:	697a      	ldr	r2, [r7, #20]
 800aede:	4313      	orrs	r3, r2
 800aee0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	697a      	ldr	r2, [r7, #20]
 800aee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	68fa      	ldr	r2, [r7, #12]
 800aeec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	685a      	ldr	r2, [r3, #4]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	693a      	ldr	r2, [r7, #16]
 800aefa:	621a      	str	r2, [r3, #32]
}
 800aefc:	bf00      	nop
 800aefe:	371c      	adds	r7, #28
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	40012c00 	.word	0x40012c00
 800af0c:	50012c00 	.word	0x50012c00
 800af10:	40013400 	.word	0x40013400
 800af14:	50013400 	.word	0x50013400
 800af18:	40014000 	.word	0x40014000
 800af1c:	50014000 	.word	0x50014000
 800af20:	40014400 	.word	0x40014400
 800af24:	50014400 	.word	0x50014400
 800af28:	40014800 	.word	0x40014800
 800af2c:	50014800 	.word	0x50014800

0800af30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800af30:	b480      	push	{r7}
 800af32:	b087      	sub	sp, #28
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6a1b      	ldr	r3, [r3, #32]
 800af44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	021b      	lsls	r3, r3, #8
 800af6a:	68fa      	ldr	r2, [r7, #12]
 800af6c:	4313      	orrs	r3, r2
 800af6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800af70:	693b      	ldr	r3, [r7, #16]
 800af72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800af76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	051b      	lsls	r3, r3, #20
 800af7e:	693a      	ldr	r2, [r7, #16]
 800af80:	4313      	orrs	r3, r2
 800af82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a22      	ldr	r2, [pc, #136]	@ (800b010 <TIM_OC6_SetConfig+0xe0>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d023      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4a21      	ldr	r2, [pc, #132]	@ (800b014 <TIM_OC6_SetConfig+0xe4>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d01f      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	4a20      	ldr	r2, [pc, #128]	@ (800b018 <TIM_OC6_SetConfig+0xe8>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d01b      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	4a1f      	ldr	r2, [pc, #124]	@ (800b01c <TIM_OC6_SetConfig+0xec>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d017      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	4a1e      	ldr	r2, [pc, #120]	@ (800b020 <TIM_OC6_SetConfig+0xf0>)
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d013      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a1d      	ldr	r2, [pc, #116]	@ (800b024 <TIM_OC6_SetConfig+0xf4>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d00f      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a1c      	ldr	r2, [pc, #112]	@ (800b028 <TIM_OC6_SetConfig+0xf8>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d00b      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a1b      	ldr	r2, [pc, #108]	@ (800b02c <TIM_OC6_SetConfig+0xfc>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d007      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a1a      	ldr	r2, [pc, #104]	@ (800b030 <TIM_OC6_SetConfig+0x100>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d003      	beq.n	800afd4 <TIM_OC6_SetConfig+0xa4>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a19      	ldr	r2, [pc, #100]	@ (800b034 <TIM_OC6_SetConfig+0x104>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d109      	bne.n	800afe8 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800afda:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	695b      	ldr	r3, [r3, #20]
 800afe0:	029b      	lsls	r3, r3, #10
 800afe2:	697a      	ldr	r2, [r7, #20]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	697a      	ldr	r2, [r7, #20]
 800afec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	693a      	ldr	r2, [r7, #16]
 800b000:	621a      	str	r2, [r3, #32]
}
 800b002:	bf00      	nop
 800b004:	371c      	adds	r7, #28
 800b006:	46bd      	mov	sp, r7
 800b008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	40012c00 	.word	0x40012c00
 800b014:	50012c00 	.word	0x50012c00
 800b018:	40013400 	.word	0x40013400
 800b01c:	50013400 	.word	0x50013400
 800b020:	40014000 	.word	0x40014000
 800b024:	50014000 	.word	0x50014000
 800b028:	40014400 	.word	0x40014400
 800b02c:	50014400 	.word	0x50014400
 800b030:	40014800 	.word	0x40014800
 800b034:	50014800 	.word	0x50014800

0800b038 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	6a1b      	ldr	r3, [r3, #32]
 800b048:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6a1b      	ldr	r3, [r3, #32]
 800b04e:	f023 0201 	bic.w	r2, r3, #1
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	4a26      	ldr	r2, [pc, #152]	@ (800b0f4 <TIM_TI1_ConfigInputStage+0xbc>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	d023      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	4a25      	ldr	r2, [pc, #148]	@ (800b0f8 <TIM_TI1_ConfigInputStage+0xc0>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d01f      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	4a24      	ldr	r2, [pc, #144]	@ (800b0fc <TIM_TI1_ConfigInputStage+0xc4>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d01b      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	4a23      	ldr	r2, [pc, #140]	@ (800b100 <TIM_TI1_ConfigInputStage+0xc8>)
 800b072:	4293      	cmp	r3, r2
 800b074:	d017      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	4a22      	ldr	r2, [pc, #136]	@ (800b104 <TIM_TI1_ConfigInputStage+0xcc>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d013      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	4a21      	ldr	r2, [pc, #132]	@ (800b108 <TIM_TI1_ConfigInputStage+0xd0>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d00f      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	4a20      	ldr	r2, [pc, #128]	@ (800b10c <TIM_TI1_ConfigInputStage+0xd4>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d00b      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	4a1f      	ldr	r2, [pc, #124]	@ (800b110 <TIM_TI1_ConfigInputStage+0xd8>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d007      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	4a1e      	ldr	r2, [pc, #120]	@ (800b114 <TIM_TI1_ConfigInputStage+0xdc>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d003      	beq.n	800b0a6 <TIM_TI1_ConfigInputStage+0x6e>
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b118 <TIM_TI1_ConfigInputStage+0xe0>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d105      	bne.n	800b0b2 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	6a1b      	ldr	r3, [r3, #32]
 800b0aa:	f023 0204 	bic.w	r2, r3, #4
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	699b      	ldr	r3, [r3, #24]
 800b0b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b0be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	011b      	lsls	r3, r3, #4
 800b0c4:	693a      	ldr	r2, [r7, #16]
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f023 030a 	bic.w	r3, r3, #10
 800b0d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b0d2:	697a      	ldr	r2, [r7, #20]
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	693a      	ldr	r2, [r7, #16]
 800b0de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	697a      	ldr	r2, [r7, #20]
 800b0e4:	621a      	str	r2, [r3, #32]
}
 800b0e6:	bf00      	nop
 800b0e8:	371c      	adds	r7, #28
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	40012c00 	.word	0x40012c00
 800b0f8:	50012c00 	.word	0x50012c00
 800b0fc:	40013400 	.word	0x40013400
 800b100:	50013400 	.word	0x50013400
 800b104:	40014000 	.word	0x40014000
 800b108:	50014000 	.word	0x50014000
 800b10c:	40014400 	.word	0x40014400
 800b110:	50014400 	.word	0x50014400
 800b114:	40014800 	.word	0x40014800
 800b118:	50014800 	.word	0x50014800

0800b11c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b087      	sub	sp, #28
 800b120:	af00      	add	r7, sp, #0
 800b122:	60f8      	str	r0, [r7, #12]
 800b124:	60b9      	str	r1, [r7, #8]
 800b126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	6a1b      	ldr	r3, [r3, #32]
 800b12c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	6a1b      	ldr	r3, [r3, #32]
 800b132:	f023 0210 	bic.w	r2, r3, #16
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	4a1a      	ldr	r2, [pc, #104]	@ (800b1a8 <TIM_TI2_ConfigInputStage+0x8c>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d00b      	beq.n	800b15a <TIM_TI2_ConfigInputStage+0x3e>
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	4a19      	ldr	r2, [pc, #100]	@ (800b1ac <TIM_TI2_ConfigInputStage+0x90>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d007      	beq.n	800b15a <TIM_TI2_ConfigInputStage+0x3e>
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	4a18      	ldr	r2, [pc, #96]	@ (800b1b0 <TIM_TI2_ConfigInputStage+0x94>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d003      	beq.n	800b15a <TIM_TI2_ConfigInputStage+0x3e>
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	4a17      	ldr	r2, [pc, #92]	@ (800b1b4 <TIM_TI2_ConfigInputStage+0x98>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d105      	bne.n	800b166 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	699b      	ldr	r3, [r3, #24]
 800b16a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	031b      	lsls	r3, r3, #12
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b184:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	011b      	lsls	r3, r3, #4
 800b18a:	697a      	ldr	r2, [r7, #20]
 800b18c:	4313      	orrs	r3, r2
 800b18e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	693a      	ldr	r2, [r7, #16]
 800b194:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	697a      	ldr	r2, [r7, #20]
 800b19a:	621a      	str	r2, [r3, #32]
}
 800b19c:	bf00      	nop
 800b19e:	371c      	adds	r7, #28
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	40012c00 	.word	0x40012c00
 800b1ac:	50012c00 	.word	0x50012c00
 800b1b0:	40013400 	.word	0x40013400
 800b1b4:	50013400 	.word	0x50013400

0800b1b8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b085      	sub	sp, #20
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b1ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1d2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1d4:	683a      	ldr	r2, [r7, #0]
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	f043 0307 	orr.w	r3, r3, #7
 800b1de:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	68fa      	ldr	r2, [r7, #12]
 800b1e4:	609a      	str	r2, [r3, #8]
}
 800b1e6:	bf00      	nop
 800b1e8:	3714      	adds	r7, #20
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr

0800b1f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	b087      	sub	sp, #28
 800b1f6:	af00      	add	r7, sp, #0
 800b1f8:	60f8      	str	r0, [r7, #12]
 800b1fa:	60b9      	str	r1, [r7, #8]
 800b1fc:	607a      	str	r2, [r7, #4]
 800b1fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	689b      	ldr	r3, [r3, #8]
 800b204:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b20c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	021a      	lsls	r2, r3, #8
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	431a      	orrs	r2, r3
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	4313      	orrs	r3, r2
 800b21a:	697a      	ldr	r2, [r7, #20]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	697a      	ldr	r2, [r7, #20]
 800b224:	609a      	str	r2, [r3, #8]
}
 800b226:	bf00      	nop
 800b228:	371c      	adds	r7, #28
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr

0800b232 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b232:	b480      	push	{r7}
 800b234:	b087      	sub	sp, #28
 800b236:	af00      	add	r7, sp, #0
 800b238:	60f8      	str	r0, [r7, #12]
 800b23a:	60b9      	str	r1, [r7, #8]
 800b23c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	f003 031f 	and.w	r3, r3, #31
 800b244:	2201      	movs	r2, #1
 800b246:	fa02 f303 	lsl.w	r3, r2, r3
 800b24a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	6a1a      	ldr	r2, [r3, #32]
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	43db      	mvns	r3, r3
 800b254:	401a      	ands	r2, r3
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	6a1a      	ldr	r2, [r3, #32]
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	f003 031f 	and.w	r3, r3, #31
 800b264:	6879      	ldr	r1, [r7, #4]
 800b266:	fa01 f303 	lsl.w	r3, r1, r3
 800b26a:	431a      	orrs	r2, r3
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	621a      	str	r2, [r3, #32]
}
 800b270:	bf00      	nop
 800b272:	371c      	adds	r7, #28
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d101      	bne.n	800b294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b290:	2302      	movs	r3, #2
 800b292:	e097      	b.n	800b3c4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2201      	movs	r2, #1
 800b298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2202      	movs	r2, #2
 800b2a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	689b      	ldr	r3, [r3, #8]
 800b2b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a45      	ldr	r2, [pc, #276]	@ (800b3d0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d00e      	beq.n	800b2dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4a44      	ldr	r2, [pc, #272]	@ (800b3d4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d009      	beq.n	800b2dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a42      	ldr	r2, [pc, #264]	@ (800b3d8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d004      	beq.n	800b2dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	4a41      	ldr	r2, [pc, #260]	@ (800b3dc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d108      	bne.n	800b2ee <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b2e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b2f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	68fa      	ldr	r2, [r7, #12]
 800b300:	4313      	orrs	r3, r2
 800b302:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a2f      	ldr	r2, [pc, #188]	@ (800b3d0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d040      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4a2e      	ldr	r2, [pc, #184]	@ (800b3d4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d03b      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b328:	d036      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b332:	d031      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a29      	ldr	r2, [pc, #164]	@ (800b3e0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d02c      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	4a28      	ldr	r2, [pc, #160]	@ (800b3e4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d027      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4a26      	ldr	r2, [pc, #152]	@ (800b3e8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d022      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a25      	ldr	r2, [pc, #148]	@ (800b3ec <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d01d      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a23      	ldr	r2, [pc, #140]	@ (800b3f0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d018      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4a22      	ldr	r2, [pc, #136]	@ (800b3f4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d013      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4a18      	ldr	r2, [pc, #96]	@ (800b3d8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d00e      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a17      	ldr	r2, [pc, #92]	@ (800b3dc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d009      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a1b      	ldr	r2, [pc, #108]	@ (800b3f8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d004      	beq.n	800b398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a1a      	ldr	r2, [pc, #104]	@ (800b3fc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d10c      	bne.n	800b3b2 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b39e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	68ba      	ldr	r2, [r7, #8]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	68ba      	ldr	r2, [r7, #8]
 800b3b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b3c2:	2300      	movs	r3, #0
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr
 800b3d0:	40012c00 	.word	0x40012c00
 800b3d4:	50012c00 	.word	0x50012c00
 800b3d8:	40013400 	.word	0x40013400
 800b3dc:	50013400 	.word	0x50013400
 800b3e0:	40000400 	.word	0x40000400
 800b3e4:	50000400 	.word	0x50000400
 800b3e8:	40000800 	.word	0x40000800
 800b3ec:	50000800 	.word	0x50000800
 800b3f0:	40000c00 	.word	0x40000c00
 800b3f4:	50000c00 	.word	0x50000c00
 800b3f8:	40014000 	.word	0x40014000
 800b3fc:	50014000 	.word	0x50014000

0800b400 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b082      	sub	sp, #8
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d101      	bne.n	800b412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b40e:	2301      	movs	r3, #1
 800b410:	e042      	b.n	800b498 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d106      	bne.n	800b42a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f7f6 feb3 	bl	8002190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2224      	movs	r2, #36	@ 0x24
 800b42e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f022 0201 	bic.w	r2, r2, #1
 800b440:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 fab6 	bl	800b9bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f000 f91b 	bl	800b68c <UART_SetConfig>
 800b456:	4603      	mov	r3, r0
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d101      	bne.n	800b460 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b45c:	2301      	movs	r3, #1
 800b45e:	e01b      	b.n	800b498 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	685a      	ldr	r2, [r3, #4]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b46e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	689a      	ldr	r2, [r3, #8]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b47e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f042 0201 	orr.w	r2, r2, #1
 800b48e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f000 fb35 	bl	800bb00 <UART_CheckIdleState>
 800b496:	4603      	mov	r3, r0
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3708      	adds	r7, #8
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08a      	sub	sp, #40	@ 0x28
 800b4a4:	af02      	add	r7, sp, #8
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	603b      	str	r3, [r7, #0]
 800b4ac:	4613      	mov	r3, r2
 800b4ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4b6:	2b20      	cmp	r3, #32
 800b4b8:	d17b      	bne.n	800b5b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d002      	beq.n	800b4c6 <HAL_UART_Transmit+0x26>
 800b4c0:	88fb      	ldrh	r3, [r7, #6]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d101      	bne.n	800b4ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e074      	b.n	800b5b4 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2221      	movs	r2, #33	@ 0x21
 800b4d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b4da:	f7f8 fd2f 	bl	8003f3c <HAL_GetTick>
 800b4de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	88fa      	ldrh	r2, [r7, #6]
 800b4e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	88fa      	ldrh	r2, [r7, #6]
 800b4ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4f8:	d108      	bne.n	800b50c <HAL_UART_Transmit+0x6c>
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	691b      	ldr	r3, [r3, #16]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d104      	bne.n	800b50c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b502:	2300      	movs	r3, #0
 800b504:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	61bb      	str	r3, [r7, #24]
 800b50a:	e003      	b.n	800b514 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b510:	2300      	movs	r3, #0
 800b512:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b514:	e030      	b.n	800b578 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	9300      	str	r3, [sp, #0]
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	2200      	movs	r2, #0
 800b51e:	2180      	movs	r1, #128	@ 0x80
 800b520:	68f8      	ldr	r0, [r7, #12]
 800b522:	f000 fb97 	bl	800bc54 <UART_WaitOnFlagUntilTimeout>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d005      	beq.n	800b538 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2220      	movs	r2, #32
 800b530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b534:	2303      	movs	r3, #3
 800b536:	e03d      	b.n	800b5b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b538:	69fb      	ldr	r3, [r7, #28]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d10b      	bne.n	800b556 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	881b      	ldrh	r3, [r3, #0]
 800b542:	461a      	mov	r2, r3
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b54c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b54e:	69bb      	ldr	r3, [r7, #24]
 800b550:	3302      	adds	r3, #2
 800b552:	61bb      	str	r3, [r7, #24]
 800b554:	e007      	b.n	800b566 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b556:	69fb      	ldr	r3, [r7, #28]
 800b558:	781a      	ldrb	r2, [r3, #0]
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	3301      	adds	r3, #1
 800b564:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	3b01      	subs	r3, #1
 800b570:	b29a      	uxth	r2, r3
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b57e:	b29b      	uxth	r3, r3
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1c8      	bne.n	800b516 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	9300      	str	r3, [sp, #0]
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	2200      	movs	r2, #0
 800b58c:	2140      	movs	r1, #64	@ 0x40
 800b58e:	68f8      	ldr	r0, [r7, #12]
 800b590:	f000 fb60 	bl	800bc54 <UART_WaitOnFlagUntilTimeout>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d005      	beq.n	800b5a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2220      	movs	r2, #32
 800b59e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b5a2:	2303      	movs	r3, #3
 800b5a4:	e006      	b.n	800b5b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2220      	movs	r2, #32
 800b5aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	e000      	b.n	800b5b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b5b2:	2302      	movs	r3, #2
  }
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3720      	adds	r7, #32
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b08a      	sub	sp, #40	@ 0x28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b5d0:	2b20      	cmp	r3, #32
 800b5d2:	d13c      	bne.n	800b64e <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d002      	beq.n	800b5e0 <HAL_UART_Receive_IT+0x24>
 800b5da:	88fb      	ldrh	r3, [r7, #6]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d101      	bne.n	800b5e4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e035      	b.n	800b650 <HAL_UART_Receive_IT+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	66da      	str	r2, [r3, #108]	@ 0x6c
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a1a      	ldr	r2, [pc, #104]	@ (800b658 <HAL_UART_Receive_IT+0x9c>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d024      	beq.n	800b63e <HAL_UART_Receive_IT+0x82>
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a18      	ldr	r2, [pc, #96]	@ (800b65c <HAL_UART_Receive_IT+0xa0>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d01f      	beq.n	800b63e <HAL_UART_Receive_IT+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d018      	beq.n	800b63e <HAL_UART_Receive_IT+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	e853 3f00 	ldrex	r3, [r3]
 800b618:	613b      	str	r3, [r7, #16]
   return(result);
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b620:	627b      	str	r3, [r7, #36]	@ 0x24
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b62a:	623b      	str	r3, [r7, #32]
 800b62c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b62e:	69f9      	ldr	r1, [r7, #28]
 800b630:	6a3a      	ldr	r2, [r7, #32]
 800b632:	e841 2300 	strex	r3, r2, [r1]
 800b636:	61bb      	str	r3, [r7, #24]
   return(result);
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d1e6      	bne.n	800b60c <HAL_UART_Receive_IT+0x50>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b63e:	88fb      	ldrh	r3, [r7, #6]
 800b640:	461a      	mov	r2, r3
 800b642:	68b9      	ldr	r1, [r7, #8]
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f000 fb73 	bl	800bd30 <UART_Start_Receive_IT>
 800b64a:	4603      	mov	r3, r0
 800b64c:	e000      	b.n	800b650 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b64e:	2302      	movs	r3, #2
  }
}
 800b650:	4618      	mov	r0, r3
 800b652:	3728      	adds	r7, #40	@ 0x28
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	46002400 	.word	0x46002400
 800b65c:	56002400 	.word	0x56002400

0800b660 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b660:	b480      	push	{r7}
 800b662:	b083      	sub	sp, #12
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b668:	bf00      	nop
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b674:	b480      	push	{r7}
 800b676:	b083      	sub	sp, #12
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	460b      	mov	r3, r1
 800b67e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b68c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b690:	b094      	sub	sp, #80	@ 0x50
 800b692:	af00      	add	r7, sp, #0
 800b694:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b696:	2300      	movs	r3, #0
 800b698:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	4b9b      	ldr	r3, [pc, #620]	@ (800b910 <UART_SetConfig+0x284>)
 800b6a2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a6:	689a      	ldr	r2, [r3, #8]
 800b6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6aa:	691b      	ldr	r3, [r3, #16]
 800b6ac:	431a      	orrs	r2, r3
 800b6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b0:	695b      	ldr	r3, [r3, #20]
 800b6b2:	431a      	orrs	r2, r3
 800b6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b6:	69db      	ldr	r3, [r3, #28]
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4994      	ldr	r1, [pc, #592]	@ (800b914 <UART_SetConfig+0x288>)
 800b6c4:	4019      	ands	r1, r3
 800b6c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6cc:	430b      	orrs	r3, r1
 800b6ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b6da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6dc:	68d9      	ldr	r1, [r3, #12]
 800b6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	ea40 0301 	orr.w	r3, r0, r1
 800b6e6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ea:	699b      	ldr	r3, [r3, #24]
 800b6ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6f0:	681a      	ldr	r2, [r3, #0]
 800b6f2:	4b87      	ldr	r3, [pc, #540]	@ (800b910 <UART_SetConfig+0x284>)
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d009      	beq.n	800b70c <UART_SetConfig+0x80>
 800b6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6fa:	681a      	ldr	r2, [r3, #0]
 800b6fc:	4b86      	ldr	r3, [pc, #536]	@ (800b918 <UART_SetConfig+0x28c>)
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d004      	beq.n	800b70c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b704:	6a1a      	ldr	r2, [r3, #32]
 800b706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b708:	4313      	orrs	r3, r2
 800b70a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b716:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b71c:	681a      	ldr	r2, [r3, #0]
 800b71e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b720:	430b      	orrs	r3, r1
 800b722:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b72a:	f023 000f 	bic.w	r0, r3, #15
 800b72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b730:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	ea40 0301 	orr.w	r3, r0, r1
 800b73a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b73e:	681a      	ldr	r2, [r3, #0]
 800b740:	4b76      	ldr	r3, [pc, #472]	@ (800b91c <UART_SetConfig+0x290>)
 800b742:	429a      	cmp	r2, r3
 800b744:	d102      	bne.n	800b74c <UART_SetConfig+0xc0>
 800b746:	2301      	movs	r3, #1
 800b748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b74a:	e021      	b.n	800b790 <UART_SetConfig+0x104>
 800b74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b74e:	681a      	ldr	r2, [r3, #0]
 800b750:	4b73      	ldr	r3, [pc, #460]	@ (800b920 <UART_SetConfig+0x294>)
 800b752:	429a      	cmp	r2, r3
 800b754:	d102      	bne.n	800b75c <UART_SetConfig+0xd0>
 800b756:	2304      	movs	r3, #4
 800b758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b75a:	e019      	b.n	800b790 <UART_SetConfig+0x104>
 800b75c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b75e:	681a      	ldr	r2, [r3, #0]
 800b760:	4b70      	ldr	r3, [pc, #448]	@ (800b924 <UART_SetConfig+0x298>)
 800b762:	429a      	cmp	r2, r3
 800b764:	d102      	bne.n	800b76c <UART_SetConfig+0xe0>
 800b766:	2308      	movs	r3, #8
 800b768:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b76a:	e011      	b.n	800b790 <UART_SetConfig+0x104>
 800b76c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	4b6d      	ldr	r3, [pc, #436]	@ (800b928 <UART_SetConfig+0x29c>)
 800b772:	429a      	cmp	r2, r3
 800b774:	d102      	bne.n	800b77c <UART_SetConfig+0xf0>
 800b776:	2310      	movs	r3, #16
 800b778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b77a:	e009      	b.n	800b790 <UART_SetConfig+0x104>
 800b77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	4b63      	ldr	r3, [pc, #396]	@ (800b910 <UART_SetConfig+0x284>)
 800b782:	429a      	cmp	r2, r3
 800b784:	d102      	bne.n	800b78c <UART_SetConfig+0x100>
 800b786:	2320      	movs	r3, #32
 800b788:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b78a:	e001      	b.n	800b790 <UART_SetConfig+0x104>
 800b78c:	2300      	movs	r3, #0
 800b78e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b792:	681a      	ldr	r2, [r3, #0]
 800b794:	4b5e      	ldr	r3, [pc, #376]	@ (800b910 <UART_SetConfig+0x284>)
 800b796:	429a      	cmp	r2, r3
 800b798:	d004      	beq.n	800b7a4 <UART_SetConfig+0x118>
 800b79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b79c:	681a      	ldr	r2, [r3, #0]
 800b79e:	4b5e      	ldr	r3, [pc, #376]	@ (800b918 <UART_SetConfig+0x28c>)
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d172      	bne.n	800b88a <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b7a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	623b      	str	r3, [r7, #32]
 800b7aa:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b7b0:	f7fc f99c 	bl	8007aec <HAL_RCCEx_GetPeriphCLKFreq>
 800b7b4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b7b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	f000 80e7 	beq.w	800b98c <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b7be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7c2:	4a5a      	ldr	r2, [pc, #360]	@ (800b92c <UART_SetConfig+0x2a0>)
 800b7c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7d0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	005b      	lsls	r3, r3, #1
 800b7da:	4413      	add	r3, r2
 800b7dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	d305      	bcc.n	800b7ee <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b7e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b7e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d903      	bls.n	800b7f6 <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b7f4:	e048      	b.n	800b888 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	61bb      	str	r3, [r7, #24]
 800b7fc:	61fa      	str	r2, [r7, #28]
 800b7fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b802:	4a4a      	ldr	r2, [pc, #296]	@ (800b92c <UART_SetConfig+0x2a0>)
 800b804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b808:	b29b      	uxth	r3, r3
 800b80a:	2200      	movs	r2, #0
 800b80c:	613b      	str	r3, [r7, #16]
 800b80e:	617a      	str	r2, [r7, #20]
 800b810:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b814:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b818:	f7f5 fa3a 	bl	8000c90 <__aeabi_uldivmod>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4610      	mov	r0, r2
 800b822:	4619      	mov	r1, r3
 800b824:	f04f 0200 	mov.w	r2, #0
 800b828:	f04f 0300 	mov.w	r3, #0
 800b82c:	020b      	lsls	r3, r1, #8
 800b82e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b832:	0202      	lsls	r2, r0, #8
 800b834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b836:	6849      	ldr	r1, [r1, #4]
 800b838:	0849      	lsrs	r1, r1, #1
 800b83a:	2000      	movs	r0, #0
 800b83c:	460c      	mov	r4, r1
 800b83e:	4605      	mov	r5, r0
 800b840:	eb12 0804 	adds.w	r8, r2, r4
 800b844:	eb43 0905 	adc.w	r9, r3, r5
 800b848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	2200      	movs	r2, #0
 800b84e:	60bb      	str	r3, [r7, #8]
 800b850:	60fa      	str	r2, [r7, #12]
 800b852:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b856:	4640      	mov	r0, r8
 800b858:	4649      	mov	r1, r9
 800b85a:	f7f5 fa19 	bl	8000c90 <__aeabi_uldivmod>
 800b85e:	4602      	mov	r2, r0
 800b860:	460b      	mov	r3, r1
 800b862:	4613      	mov	r3, r2
 800b864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b868:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b86c:	d308      	bcc.n	800b880 <UART_SetConfig+0x1f4>
 800b86e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b874:	d204      	bcs.n	800b880 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800b876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b87c:	60da      	str	r2, [r3, #12]
 800b87e:	e003      	b.n	800b888 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 800b880:	2301      	movs	r3, #1
 800b882:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b886:	e081      	b.n	800b98c <UART_SetConfig+0x300>
 800b888:	e080      	b.n	800b98c <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b88a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b88c:	69db      	ldr	r3, [r3, #28]
 800b88e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b892:	d14d      	bne.n	800b930 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b896:	2200      	movs	r2, #0
 800b898:	603b      	str	r3, [r7, #0]
 800b89a:	607a      	str	r2, [r7, #4]
 800b89c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b8a0:	f7fc f924 	bl	8007aec <HAL_RCCEx_GetPeriphCLKFreq>
 800b8a4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b8a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d06f      	beq.n	800b98c <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8b0:	4a1e      	ldr	r2, [pc, #120]	@ (800b92c <UART_SetConfig+0x2a0>)
 800b8b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8ba:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8be:	005a      	lsls	r2, r3, #1
 800b8c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	085b      	lsrs	r3, r3, #1
 800b8c6:	441a      	add	r2, r3
 800b8c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b8d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8d4:	2b0f      	cmp	r3, #15
 800b8d6:	d916      	bls.n	800b906 <UART_SetConfig+0x27a>
 800b8d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8de:	d212      	bcs.n	800b906 <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8e2:	b29b      	uxth	r3, r3
 800b8e4:	f023 030f 	bic.w	r3, r3, #15
 800b8e8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b8ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ec:	085b      	lsrs	r3, r3, #1
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	f003 0307 	and.w	r3, r3, #7
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b902:	60da      	str	r2, [r3, #12]
 800b904:	e042      	b.n	800b98c <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800b906:	2301      	movs	r3, #1
 800b908:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b90c:	e03e      	b.n	800b98c <UART_SetConfig+0x300>
 800b90e:	bf00      	nop
 800b910:	46002400 	.word	0x46002400
 800b914:	cfff69f3 	.word	0xcfff69f3
 800b918:	56002400 	.word	0x56002400
 800b91c:	40013800 	.word	0x40013800
 800b920:	40004800 	.word	0x40004800
 800b924:	40004c00 	.word	0x40004c00
 800b928:	40005000 	.word	0x40005000
 800b92c:	0800f8c0 	.word	0x0800f8c0
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b930:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b932:	2200      	movs	r2, #0
 800b934:	469a      	mov	sl, r3
 800b936:	4693      	mov	fp, r2
 800b938:	4650      	mov	r0, sl
 800b93a:	4659      	mov	r1, fp
 800b93c:	f7fc f8d6 	bl	8007aec <HAL_RCCEx_GetPeriphCLKFreq>
 800b940:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b942:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b944:	2b00      	cmp	r3, #0
 800b946:	d021      	beq.n	800b98c <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b94a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b94c:	4a1a      	ldr	r2, [pc, #104]	@ (800b9b8 <UART_SetConfig+0x32c>)
 800b94e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b952:	461a      	mov	r2, r3
 800b954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b956:	fbb3 f2f2 	udiv	r2, r3, r2
 800b95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	085b      	lsrs	r3, r3, #1
 800b960:	441a      	add	r2, r3
 800b962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b964:	685b      	ldr	r3, [r3, #4]
 800b966:	fbb2 f3f3 	udiv	r3, r2, r3
 800b96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b96c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b96e:	2b0f      	cmp	r3, #15
 800b970:	d909      	bls.n	800b986 <UART_SetConfig+0x2fa>
 800b972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b978:	d205      	bcs.n	800b986 <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b97a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b97c:	b29a      	uxth	r2, r3
 800b97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	60da      	str	r2, [r3, #12]
 800b984:	e002      	b.n	800b98c <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b98e:	2201      	movs	r2, #1
 800b990:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b996:	2201      	movs	r2, #1
 800b998:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b99e:	2200      	movs	r2, #0
 800b9a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b9a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3750      	adds	r7, #80	@ 0x50
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9b6:	bf00      	nop
 800b9b8:	0800f8c0 	.word	0x0800f8c0

0800b9bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9c8:	f003 0308 	and.w	r3, r3, #8
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d00a      	beq.n	800b9e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	430a      	orrs	r2, r1
 800b9e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9ea:	f003 0301 	and.w	r3, r3, #1
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00a      	beq.n	800ba08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	685b      	ldr	r3, [r3, #4]
 800b9f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	430a      	orrs	r2, r1
 800ba06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba0c:	f003 0302 	and.w	r3, r3, #2
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d00a      	beq.n	800ba2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	430a      	orrs	r2, r1
 800ba28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2e:	f003 0304 	and.w	r3, r3, #4
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d00a      	beq.n	800ba4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	430a      	orrs	r2, r1
 800ba4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba50:	f003 0310 	and.w	r3, r3, #16
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d00a      	beq.n	800ba6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	430a      	orrs	r2, r1
 800ba6c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba72:	f003 0320 	and.w	r3, r3, #32
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d00a      	beq.n	800ba90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	430a      	orrs	r2, r1
 800ba8e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d01a      	beq.n	800bad2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	685b      	ldr	r3, [r3, #4]
 800baa2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	430a      	orrs	r2, r1
 800bab0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bab6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800baba:	d10a      	bne.n	800bad2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	685b      	ldr	r3, [r3, #4]
 800bac2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	430a      	orrs	r2, r1
 800bad0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00a      	beq.n	800baf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	430a      	orrs	r2, r1
 800baf2:	605a      	str	r2, [r3, #4]
  }
}
 800baf4:	bf00      	nop
 800baf6:	370c      	adds	r7, #12
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b098      	sub	sp, #96	@ 0x60
 800bb04:	af02      	add	r7, sp, #8
 800bb06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bb10:	f7f8 fa14 	bl	8003f3c <HAL_GetTick>
 800bb14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f003 0308 	and.w	r3, r3, #8
 800bb20:	2b08      	cmp	r3, #8
 800bb22:	d12f      	bne.n	800bb84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bb24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bb28:	9300      	str	r3, [sp, #0]
 800bb2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 f88e 	bl	800bc54 <UART_WaitOnFlagUntilTimeout>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d022      	beq.n	800bb84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb46:	e853 3f00 	ldrex	r3, [r3]
 800bb4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bb4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb52:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bb62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb64:	e841 2300 	strex	r3, r2, [r1]
 800bb68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bb6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d1e6      	bne.n	800bb3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2220      	movs	r2, #32
 800bb74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bb80:	2303      	movs	r3, #3
 800bb82:	e063      	b.n	800bc4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f003 0304 	and.w	r3, r3, #4
 800bb8e:	2b04      	cmp	r3, #4
 800bb90:	d149      	bne.n	800bc26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bb92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 f857 	bl	800bc54 <UART_WaitOnFlagUntilTimeout>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d03c      	beq.n	800bc26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb4:	e853 3f00 	ldrex	r3, [r3]
 800bbb8:	623b      	str	r3, [r7, #32]
   return(result);
 800bbba:	6a3b      	ldr	r3, [r7, #32]
 800bbbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbca:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbcc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bbd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbd2:	e841 2300 	strex	r3, r2, [r1]
 800bbd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bbd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d1e6      	bne.n	800bbac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	3308      	adds	r3, #8
 800bbe4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	e853 3f00 	ldrex	r3, [r3]
 800bbec:	60fb      	str	r3, [r7, #12]
   return(result);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f023 0301 	bic.w	r3, r3, #1
 800bbf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	3308      	adds	r3, #8
 800bbfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbfe:	61fa      	str	r2, [r7, #28]
 800bc00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc02:	69b9      	ldr	r1, [r7, #24]
 800bc04:	69fa      	ldr	r2, [r7, #28]
 800bc06:	e841 2300 	strex	r3, r2, [r1]
 800bc0a:	617b      	str	r3, [r7, #20]
   return(result);
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d1e5      	bne.n	800bbde <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2220      	movs	r2, #32
 800bc16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bc22:	2303      	movs	r3, #3
 800bc24:	e012      	b.n	800bc4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2220      	movs	r2, #32
 800bc2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2220      	movs	r2, #32
 800bc32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc4a:	2300      	movs	r3, #0
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3758      	adds	r7, #88	@ 0x58
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	60f8      	str	r0, [r7, #12]
 800bc5c:	60b9      	str	r1, [r7, #8]
 800bc5e:	603b      	str	r3, [r7, #0]
 800bc60:	4613      	mov	r3, r2
 800bc62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc64:	e04f      	b.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc66:	69bb      	ldr	r3, [r7, #24]
 800bc68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc6c:	d04b      	beq.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc6e:	f7f8 f965 	bl	8003f3c <HAL_GetTick>
 800bc72:	4602      	mov	r2, r0
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	1ad3      	subs	r3, r2, r3
 800bc78:	69ba      	ldr	r2, [r7, #24]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d302      	bcc.n	800bc84 <UART_WaitOnFlagUntilTimeout+0x30>
 800bc7e:	69bb      	ldr	r3, [r7, #24]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d101      	bne.n	800bc88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bc84:	2303      	movs	r3, #3
 800bc86:	e04e      	b.n	800bd26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f003 0304 	and.w	r3, r3, #4
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d037      	beq.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	2b80      	cmp	r3, #128	@ 0x80
 800bc9a:	d034      	beq.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	2b40      	cmp	r3, #64	@ 0x40
 800bca0:	d031      	beq.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	69db      	ldr	r3, [r3, #28]
 800bca8:	f003 0308 	and.w	r3, r3, #8
 800bcac:	2b08      	cmp	r3, #8
 800bcae:	d110      	bne.n	800bcd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2208      	movs	r2, #8
 800bcb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f000 f95b 	bl	800bf74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	2208      	movs	r2, #8
 800bcc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	e029      	b.n	800bd26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	69db      	ldr	r3, [r3, #28]
 800bcd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bcdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bce0:	d111      	bne.n	800bd06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bcea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bcec:	68f8      	ldr	r0, [r7, #12]
 800bcee:	f000 f941 	bl	800bf74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2220      	movs	r2, #32
 800bcf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bd02:	2303      	movs	r3, #3
 800bd04:	e00f      	b.n	800bd26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	69da      	ldr	r2, [r3, #28]
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	4013      	ands	r3, r2
 800bd10:	68ba      	ldr	r2, [r7, #8]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	bf0c      	ite	eq
 800bd16:	2301      	moveq	r3, #1
 800bd18:	2300      	movne	r3, #0
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	461a      	mov	r2, r3
 800bd1e:	79fb      	ldrb	r3, [r7, #7]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d0a0      	beq.n	800bc66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd24:	2300      	movs	r3, #0
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	3710      	adds	r7, #16
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
	...

0800bd30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd30:	b480      	push	{r7}
 800bd32:	b0a3      	sub	sp, #140	@ 0x8c
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	60f8      	str	r0, [r7, #12]
 800bd38:	60b9      	str	r1, [r7, #8]
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	68ba      	ldr	r2, [r7, #8]
 800bd42:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	88fa      	ldrh	r2, [r7, #6]
 800bd48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	88fa      	ldrh	r2, [r7, #6]
 800bd50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2200      	movs	r2, #0
 800bd58:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd62:	d10e      	bne.n	800bd82 <UART_Start_Receive_IT+0x52>
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	691b      	ldr	r3, [r3, #16]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d105      	bne.n	800bd78 <UART_Start_Receive_IT+0x48>
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bd72:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd76:	e02d      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	22ff      	movs	r2, #255	@ 0xff
 800bd7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd80:	e028      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d10d      	bne.n	800bda6 <UART_Start_Receive_IT+0x76>
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	691b      	ldr	r3, [r3, #16]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d104      	bne.n	800bd9c <UART_Start_Receive_IT+0x6c>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	22ff      	movs	r2, #255	@ 0xff
 800bd96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd9a:	e01b      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	227f      	movs	r2, #127	@ 0x7f
 800bda0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bda4:	e016      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdae:	d10d      	bne.n	800bdcc <UART_Start_Receive_IT+0x9c>
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	691b      	ldr	r3, [r3, #16]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d104      	bne.n	800bdc2 <UART_Start_Receive_IT+0x92>
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	227f      	movs	r2, #127	@ 0x7f
 800bdbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bdc0:	e008      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	223f      	movs	r2, #63	@ 0x3f
 800bdc6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bdca:	e003      	b.n	800bdd4 <UART_Start_Receive_IT+0xa4>
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2222      	movs	r2, #34	@ 0x22
 800bde0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	3308      	adds	r3, #8
 800bdea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdee:	e853 3f00 	ldrex	r3, [r3]
 800bdf2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bdf4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdf6:	f043 0301 	orr.w	r3, r3, #1
 800bdfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	3308      	adds	r3, #8
 800be04:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800be08:	673a      	str	r2, [r7, #112]	@ 0x70
 800be0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800be0e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800be10:	e841 2300 	strex	r3, r2, [r1]
 800be14:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800be16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d1e3      	bne.n	800bde4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800be20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be24:	d14f      	bne.n	800bec6 <UART_Start_Receive_IT+0x196>
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800be2c:	88fa      	ldrh	r2, [r7, #6]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d349      	bcc.n	800bec6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be3a:	d107      	bne.n	800be4c <UART_Start_Receive_IT+0x11c>
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	691b      	ldr	r3, [r3, #16]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d103      	bne.n	800be4c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	4a47      	ldr	r2, [pc, #284]	@ (800bf64 <UART_Start_Receive_IT+0x234>)
 800be48:	675a      	str	r2, [r3, #116]	@ 0x74
 800be4a:	e002      	b.n	800be52 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	4a46      	ldr	r2, [pc, #280]	@ (800bf68 <UART_Start_Receive_IT+0x238>)
 800be50:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d01a      	beq.n	800be90 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be62:	e853 3f00 	ldrex	r3, [r3]
 800be66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800be68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	461a      	mov	r2, r3
 800be78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800be7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be7e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be80:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800be82:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800be84:	e841 2300 	strex	r3, r2, [r1]
 800be88:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800be8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d1e4      	bne.n	800be5a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	3308      	adds	r3, #8
 800be96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be9a:	e853 3f00 	ldrex	r3, [r3]
 800be9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	3308      	adds	r3, #8
 800beae:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800beb0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800beb2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beb4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800beb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800beb8:	e841 2300 	strex	r3, r2, [r1]
 800bebc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d1e5      	bne.n	800be90 <UART_Start_Receive_IT+0x160>
 800bec4:	e046      	b.n	800bf54 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	689b      	ldr	r3, [r3, #8]
 800beca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bece:	d107      	bne.n	800bee0 <UART_Start_Receive_IT+0x1b0>
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	691b      	ldr	r3, [r3, #16]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d103      	bne.n	800bee0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	4a24      	ldr	r2, [pc, #144]	@ (800bf6c <UART_Start_Receive_IT+0x23c>)
 800bedc:	675a      	str	r2, [r3, #116]	@ 0x74
 800bede:	e002      	b.n	800bee6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	4a23      	ldr	r2, [pc, #140]	@ (800bf70 <UART_Start_Receive_IT+0x240>)
 800bee4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	691b      	ldr	r3, [r3, #16]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d019      	beq.n	800bf22 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bef6:	e853 3f00 	ldrex	r3, [r3]
 800befa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800befc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befe:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800bf02:	677b      	str	r3, [r7, #116]	@ 0x74
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	461a      	mov	r2, r3
 800bf0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf0e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bf12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf14:	e841 2300 	strex	r3, r2, [r1]
 800bf18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bf1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d1e6      	bne.n	800beee <UART_Start_Receive_IT+0x1be>
 800bf20:	e018      	b.n	800bf54 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	e853 3f00 	ldrex	r3, [r3]
 800bf2e:	613b      	str	r3, [r7, #16]
   return(result);
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	f043 0320 	orr.w	r3, r3, #32
 800bf36:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf40:	623b      	str	r3, [r7, #32]
 800bf42:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf44:	69f9      	ldr	r1, [r7, #28]
 800bf46:	6a3a      	ldr	r2, [r7, #32]
 800bf48:	e841 2300 	strex	r3, r2, [r1]
 800bf4c:	61bb      	str	r3, [r7, #24]
   return(result);
 800bf4e:	69bb      	ldr	r3, [r7, #24]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d1e6      	bne.n	800bf22 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800bf54:	2300      	movs	r3, #0
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	378c      	adds	r7, #140	@ 0x8c
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	0800c739 	.word	0x0800c739
 800bf68:	0800c3c9 	.word	0x0800c3c9
 800bf6c:	0800c205 	.word	0x0800c205
 800bf70:	0800c041 	.word	0x0800c041

0800bf74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bf74:	b480      	push	{r7}
 800bf76:	b095      	sub	sp, #84	@ 0x54
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf84:	e853 3f00 	ldrex	r3, [r3]
 800bf88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	461a      	mov	r2, r3
 800bf98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf9a:	643b      	str	r3, [r7, #64]	@ 0x40
 800bf9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bfa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bfa2:	e841 2300 	strex	r3, r2, [r1]
 800bfa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bfa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d1e6      	bne.n	800bf7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	3308      	adds	r3, #8
 800bfb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfb6:	6a3b      	ldr	r3, [r7, #32]
 800bfb8:	e853 3f00 	ldrex	r3, [r3]
 800bfbc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfc4:	f023 0301 	bic.w	r3, r3, #1
 800bfc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	3308      	adds	r3, #8
 800bfd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bfd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bfd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bfd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfda:	e841 2300 	strex	r3, r2, [r1]
 800bfde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bfe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1e3      	bne.n	800bfae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bfea:	2b01      	cmp	r3, #1
 800bfec:	d118      	bne.n	800c020 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	e853 3f00 	ldrex	r3, [r3]
 800bffa:	60bb      	str	r3, [r7, #8]
   return(result);
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	f023 0310 	bic.w	r3, r3, #16
 800c002:	647b      	str	r3, [r7, #68]	@ 0x44
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	461a      	mov	r2, r3
 800c00a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c00c:	61bb      	str	r3, [r7, #24]
 800c00e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c010:	6979      	ldr	r1, [r7, #20]
 800c012:	69ba      	ldr	r2, [r7, #24]
 800c014:	e841 2300 	strex	r3, r2, [r1]
 800c018:	613b      	str	r3, [r7, #16]
   return(result);
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d1e6      	bne.n	800bfee <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2220      	movs	r2, #32
 800c024:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2200      	movs	r2, #0
 800c02c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2200      	movs	r2, #0
 800c032:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c034:	bf00      	nop
 800c036:	3754      	adds	r7, #84	@ 0x54
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr

0800c040 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b09c      	sub	sp, #112	@ 0x70
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c04e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c058:	2b22      	cmp	r3, #34	@ 0x22
 800c05a:	f040 80c3 	bne.w	800c1e4 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c064:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c068:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c06c:	b2d9      	uxtb	r1, r3
 800c06e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c072:	b2da      	uxtb	r2, r3
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c078:	400a      	ands	r2, r1
 800c07a:	b2d2      	uxtb	r2, r2
 800c07c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c082:	1c5a      	adds	r2, r3, #1
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c08e:	b29b      	uxth	r3, r3
 800c090:	3b01      	subs	r3, #1
 800c092:	b29a      	uxth	r2, r3
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	f040 80a6 	bne.w	800c1f4 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0b0:	e853 3f00 	ldrex	r3, [r3]
 800c0b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c0b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c0c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c0cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c0ce:	e841 2300 	strex	r3, r2, [r1]
 800c0d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c0d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d1e6      	bne.n	800c0a8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	3308      	adds	r3, #8
 800c0e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e4:	e853 3f00 	ldrex	r3, [r3]
 800c0e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ec:	f023 0301 	bic.w	r3, r3, #1
 800c0f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	3308      	adds	r3, #8
 800c0f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c0fa:	647a      	str	r2, [r7, #68]	@ 0x44
 800c0fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c100:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c102:	e841 2300 	strex	r3, r2, [r1]
 800c106:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d1e5      	bne.n	800c0da <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2220      	movs	r2, #32
 800c112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2200      	movs	r2, #0
 800c11a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2200      	movs	r2, #0
 800c120:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4a35      	ldr	r2, [pc, #212]	@ (800c1fc <UART_RxISR_8BIT+0x1bc>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d024      	beq.n	800c176 <UART_RxISR_8BIT+0x136>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a33      	ldr	r2, [pc, #204]	@ (800c200 <UART_RxISR_8BIT+0x1c0>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d01f      	beq.n	800c176 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c140:	2b00      	cmp	r3, #0
 800c142:	d018      	beq.n	800c176 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c14c:	e853 3f00 	ldrex	r3, [r3]
 800c150:	623b      	str	r3, [r7, #32]
   return(result);
 800c152:	6a3b      	ldr	r3, [r7, #32]
 800c154:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c158:	663b      	str	r3, [r7, #96]	@ 0x60
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	461a      	mov	r2, r3
 800c160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c162:	633b      	str	r3, [r7, #48]	@ 0x30
 800c164:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c166:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c16a:	e841 2300 	strex	r3, r2, [r1]
 800c16e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c172:	2b00      	cmp	r3, #0
 800c174:	d1e6      	bne.n	800c144 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d12e      	bne.n	800c1dc <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	e853 3f00 	ldrex	r3, [r3]
 800c190:	60fb      	str	r3, [r7, #12]
   return(result);
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f023 0310 	bic.w	r3, r3, #16
 800c198:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c1a2:	61fb      	str	r3, [r7, #28]
 800c1a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a6:	69b9      	ldr	r1, [r7, #24]
 800c1a8:	69fa      	ldr	r2, [r7, #28]
 800c1aa:	e841 2300 	strex	r3, r2, [r1]
 800c1ae:	617b      	str	r3, [r7, #20]
   return(result);
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d1e6      	bne.n	800c184 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	69db      	ldr	r3, [r3, #28]
 800c1bc:	f003 0310 	and.w	r3, r3, #16
 800c1c0:	2b10      	cmp	r3, #16
 800c1c2:	d103      	bne.n	800c1cc <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2210      	movs	r2, #16
 800c1ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f7ff fa4d 	bl	800b674 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c1da:	e00b      	b.n	800c1f4 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f7f5 fe23 	bl	8001e28 <HAL_UART_RxCpltCallback>
}
 800c1e2:	e007      	b.n	800c1f4 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	699a      	ldr	r2, [r3, #24]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f042 0208 	orr.w	r2, r2, #8
 800c1f2:	619a      	str	r2, [r3, #24]
}
 800c1f4:	bf00      	nop
 800c1f6:	3770      	adds	r7, #112	@ 0x70
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	46002400 	.word	0x46002400
 800c200:	56002400 	.word	0x56002400

0800c204 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b09c      	sub	sp, #112	@ 0x70
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c212:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c21c:	2b22      	cmp	r3, #34	@ 0x22
 800c21e:	f040 80c3 	bne.w	800c3a8 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c228:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c230:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c232:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c236:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c23a:	4013      	ands	r3, r2
 800c23c:	b29a      	uxth	r2, r3
 800c23e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c240:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c246:	1c9a      	adds	r2, r3, #2
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c252:	b29b      	uxth	r3, r3
 800c254:	3b01      	subs	r3, #1
 800c256:	b29a      	uxth	r2, r3
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c264:	b29b      	uxth	r3, r3
 800c266:	2b00      	cmp	r3, #0
 800c268:	f040 80a6 	bne.w	800c3b8 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c274:	e853 3f00 	ldrex	r3, [r3]
 800c278:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c27a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c27c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c280:	667b      	str	r3, [r7, #100]	@ 0x64
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	461a      	mov	r2, r3
 800c288:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c28a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c28c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c28e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c290:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c292:	e841 2300 	strex	r3, r2, [r1]
 800c296:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d1e6      	bne.n	800c26c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	3308      	adds	r3, #8
 800c2a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a8:	e853 3f00 	ldrex	r3, [r3]
 800c2ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b0:	f023 0301 	bic.w	r3, r3, #1
 800c2b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	3308      	adds	r3, #8
 800c2bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c2be:	643a      	str	r2, [r7, #64]	@ 0x40
 800c2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c2c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2c6:	e841 2300 	strex	r3, r2, [r1]
 800c2ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c2cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d1e5      	bne.n	800c29e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2220      	movs	r2, #32
 800c2d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	4a35      	ldr	r2, [pc, #212]	@ (800c3c0 <UART_RxISR_16BIT+0x1bc>)
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	d024      	beq.n	800c33a <UART_RxISR_16BIT+0x136>
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	4a33      	ldr	r2, [pc, #204]	@ (800c3c4 <UART_RxISR_16BIT+0x1c0>)
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	d01f      	beq.n	800c33a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d018      	beq.n	800c33a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c30e:	6a3b      	ldr	r3, [r7, #32]
 800c310:	e853 3f00 	ldrex	r3, [r3]
 800c314:	61fb      	str	r3, [r7, #28]
   return(result);
 800c316:	69fb      	ldr	r3, [r7, #28]
 800c318:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c31c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	461a      	mov	r2, r3
 800c324:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c326:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c328:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c32a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c32c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c32e:	e841 2300 	strex	r3, r2, [r1]
 800c332:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c336:	2b00      	cmp	r3, #0
 800c338:	d1e6      	bne.n	800c308 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d12e      	bne.n	800c3a0 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2200      	movs	r2, #0
 800c346:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	e853 3f00 	ldrex	r3, [r3]
 800c354:	60bb      	str	r3, [r7, #8]
   return(result);
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	f023 0310 	bic.w	r3, r3, #16
 800c35c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	461a      	mov	r2, r3
 800c364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c366:	61bb      	str	r3, [r7, #24]
 800c368:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c36a:	6979      	ldr	r1, [r7, #20]
 800c36c:	69ba      	ldr	r2, [r7, #24]
 800c36e:	e841 2300 	strex	r3, r2, [r1]
 800c372:	613b      	str	r3, [r7, #16]
   return(result);
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d1e6      	bne.n	800c348 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	69db      	ldr	r3, [r3, #28]
 800c380:	f003 0310 	and.w	r3, r3, #16
 800c384:	2b10      	cmp	r3, #16
 800c386:	d103      	bne.n	800c390 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2210      	movs	r2, #16
 800c38e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c396:	4619      	mov	r1, r3
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f7ff f96b 	bl	800b674 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c39e:	e00b      	b.n	800c3b8 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f7f5 fd41 	bl	8001e28 <HAL_UART_RxCpltCallback>
}
 800c3a6:	e007      	b.n	800c3b8 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	699a      	ldr	r2, [r3, #24]
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f042 0208 	orr.w	r2, r2, #8
 800c3b6:	619a      	str	r2, [r3, #24]
}
 800c3b8:	bf00      	nop
 800c3ba:	3770      	adds	r7, #112	@ 0x70
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	46002400 	.word	0x46002400
 800c3c4:	56002400 	.word	0x56002400

0800c3c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b0ac      	sub	sp, #176	@ 0xb0
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c3d6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69db      	ldr	r3, [r3, #28]
 800c3e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	689b      	ldr	r3, [r3, #8]
 800c3f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3fe:	2b22      	cmp	r3, #34	@ 0x22
 800c400:	f040 8188 	bne.w	800c714 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c40a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c40e:	e12b      	b.n	800c668 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c416:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c41a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c41e:	b2d9      	uxtb	r1, r3
 800c420:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c424:	b2da      	uxtb	r2, r3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c42a:	400a      	ands	r2, r1
 800c42c:	b2d2      	uxtb	r2, r2
 800c42e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c434:	1c5a      	adds	r2, r3, #1
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c440:	b29b      	uxth	r3, r3
 800c442:	3b01      	subs	r3, #1
 800c444:	b29a      	uxth	r2, r3
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	69db      	ldr	r3, [r3, #28]
 800c452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c45a:	f003 0307 	and.w	r3, r3, #7
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d053      	beq.n	800c50a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c466:	f003 0301 	and.w	r3, r3, #1
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d011      	beq.n	800c492 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c46e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c476:	2b00      	cmp	r3, #0
 800c478:	d00b      	beq.n	800c492 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	2201      	movs	r2, #1
 800c480:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c488:	f043 0201 	orr.w	r2, r3, #1
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c496:	f003 0302 	and.w	r3, r3, #2
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d011      	beq.n	800c4c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c49e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c4a2:	f003 0301 	and.w	r3, r3, #1
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d00b      	beq.n	800c4c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	2202      	movs	r2, #2
 800c4b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4b8:	f043 0204 	orr.w	r2, r3, #4
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4c6:	f003 0304 	and.w	r3, r3, #4
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d011      	beq.n	800c4f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c4ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c4d2:	f003 0301 	and.w	r3, r3, #1
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d00b      	beq.n	800c4f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	2204      	movs	r2, #4
 800c4e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4e8:	f043 0202 	orr.w	r2, r3, #2
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d006      	beq.n	800c50a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f7ff f8af 	bl	800b660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2200      	movs	r2, #0
 800c506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c510:	b29b      	uxth	r3, r3
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 80a8 	bne.w	800c668 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c51e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c520:	e853 3f00 	ldrex	r3, [r3]
 800c524:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c526:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c52c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	461a      	mov	r2, r3
 800c536:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c53a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c53c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c53e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c540:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c542:	e841 2300 	strex	r3, r2, [r1]
 800c546:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c548:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1e4      	bne.n	800c518 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	3308      	adds	r3, #8
 800c554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c558:	e853 3f00 	ldrex	r3, [r3]
 800c55c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c55e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c560:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c564:	f023 0301 	bic.w	r3, r3, #1
 800c568:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	3308      	adds	r3, #8
 800c572:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c576:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c578:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c57a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c57c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c57e:	e841 2300 	strex	r3, r2, [r1]
 800c582:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c584:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c586:	2b00      	cmp	r3, #0
 800c588:	d1e1      	bne.n	800c54e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2220      	movs	r2, #32
 800c58e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2200      	movs	r2, #0
 800c596:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2200      	movs	r2, #0
 800c59c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	4a62      	ldr	r2, [pc, #392]	@ (800c72c <UART_RxISR_8BIT_FIFOEN+0x364>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d026      	beq.n	800c5f6 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	4a60      	ldr	r2, [pc, #384]	@ (800c730 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d021      	beq.n	800c5f6 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d01a      	beq.n	800c5f6 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5c8:	e853 3f00 	ldrex	r3, [r3]
 800c5cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c5ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5d0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c5d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c5e2:	657b      	str	r3, [r7, #84]	@ 0x54
 800c5e4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c5ea:	e841 2300 	strex	r3, r2, [r1]
 800c5ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c5f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1e4      	bne.n	800c5c0 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d130      	bne.n	800c660 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c60c:	e853 3f00 	ldrex	r3, [r3]
 800c610:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c614:	f023 0310 	bic.w	r3, r3, #16
 800c618:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	461a      	mov	r2, r3
 800c622:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c626:	643b      	str	r3, [r7, #64]	@ 0x40
 800c628:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c62c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c62e:	e841 2300 	strex	r3, r2, [r1]
 800c632:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1e4      	bne.n	800c604 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	69db      	ldr	r3, [r3, #28]
 800c640:	f003 0310 	and.w	r3, r3, #16
 800c644:	2b10      	cmp	r3, #16
 800c646:	d103      	bne.n	800c650 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	2210      	movs	r2, #16
 800c64e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c656:	4619      	mov	r1, r3
 800c658:	6878      	ldr	r0, [r7, #4]
 800c65a:	f7ff f80b 	bl	800b674 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c65e:	e00e      	b.n	800c67e <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f7f5 fbe1 	bl	8001e28 <HAL_UART_RxCpltCallback>
        break;
 800c666:	e00a      	b.n	800c67e <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c668:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d006      	beq.n	800c67e <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800c670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c674:	f003 0320 	and.w	r3, r3, #32
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f47f aec9 	bne.w	800c410 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c684:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c688:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d049      	beq.n	800c724 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c696:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d242      	bcs.n	800c724 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	3308      	adds	r3, #8
 800c6a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6a6:	6a3b      	ldr	r3, [r7, #32]
 800c6a8:	e853 3f00 	ldrex	r3, [r3]
 800c6ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800c6ae:	69fb      	ldr	r3, [r7, #28]
 800c6b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	3308      	adds	r3, #8
 800c6be:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c6c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c6c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c6c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6ca:	e841 2300 	strex	r3, r2, [r1]
 800c6ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d1e3      	bne.n	800c69e <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	4a16      	ldr	r2, [pc, #88]	@ (800c734 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c6da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	e853 3f00 	ldrex	r3, [r3]
 800c6e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	f043 0320 	orr.w	r3, r3, #32
 800c6f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c6fe:	61bb      	str	r3, [r7, #24]
 800c700:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c702:	6979      	ldr	r1, [r7, #20]
 800c704:	69ba      	ldr	r2, [r7, #24]
 800c706:	e841 2300 	strex	r3, r2, [r1]
 800c70a:	613b      	str	r3, [r7, #16]
   return(result);
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d1e4      	bne.n	800c6dc <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c712:	e007      	b.n	800c724 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	699a      	ldr	r2, [r3, #24]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f042 0208 	orr.w	r2, r2, #8
 800c722:	619a      	str	r2, [r3, #24]
}
 800c724:	bf00      	nop
 800c726:	37b0      	adds	r7, #176	@ 0xb0
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	46002400 	.word	0x46002400
 800c730:	56002400 	.word	0x56002400
 800c734:	0800c041 	.word	0x0800c041

0800c738 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b0ae      	sub	sp, #184	@ 0xb8
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c746:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	69db      	ldr	r3, [r3, #28]
 800c750:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c76e:	2b22      	cmp	r3, #34	@ 0x22
 800c770:	f040 818c 	bne.w	800ca8c <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c77a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c77e:	e12f      	b.n	800c9e0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c786:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c78e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c792:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c796:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c79a:	4013      	ands	r3, r2
 800c79c:	b29a      	uxth	r2, r3
 800c79e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c7a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7a8:	1c9a      	adds	r2, r3, #2
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	3b01      	subs	r3, #1
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	69db      	ldr	r3, [r3, #28]
 800c7c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c7ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c7ce:	f003 0307 	and.w	r3, r3, #7
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d053      	beq.n	800c87e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c7d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c7da:	f003 0301 	and.w	r3, r3, #1
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d011      	beq.n	800c806 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c7e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00b      	beq.n	800c806 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	2201      	movs	r2, #1
 800c7f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7fc:	f043 0201 	orr.w	r2, r3, #1
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c806:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c80a:	f003 0302 	and.w	r3, r3, #2
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d011      	beq.n	800c836 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c816:	f003 0301 	and.w	r3, r3, #1
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d00b      	beq.n	800c836 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	2202      	movs	r2, #2
 800c824:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c82c:	f043 0204 	orr.w	r2, r3, #4
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c836:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c83a:	f003 0304 	and.w	r3, r3, #4
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d011      	beq.n	800c866 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c842:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c846:	f003 0301 	and.w	r3, r3, #1
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00b      	beq.n	800c866 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2204      	movs	r2, #4
 800c854:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c85c:	f043 0202 	orr.w	r2, r3, #2
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d006      	beq.n	800c87e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f7fe fef5 	bl	800b660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2200      	movs	r2, #0
 800c87a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c884:	b29b      	uxth	r3, r3
 800c886:	2b00      	cmp	r3, #0
 800c888:	f040 80aa 	bne.w	800c9e0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c892:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c894:	e853 3f00 	ldrex	r3, [r3]
 800c898:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c89a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c89c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c8ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c8b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c8b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c8ba:	e841 2300 	strex	r3, r2, [r1]
 800c8be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c8c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d1e2      	bne.n	800c88c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	3308      	adds	r3, #8
 800c8cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8d0:	e853 3f00 	ldrex	r3, [r3]
 800c8d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c8d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c8d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c8dc:	f023 0301 	bic.w	r3, r3, #1
 800c8e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	3308      	adds	r3, #8
 800c8ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c8ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c8f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c8f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c8f6:	e841 2300 	strex	r3, r2, [r1]
 800c8fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c8fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1e1      	bne.n	800c8c6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2220      	movs	r2, #32
 800c906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2200      	movs	r2, #0
 800c90e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2200      	movs	r2, #0
 800c914:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	4a62      	ldr	r2, [pc, #392]	@ (800caa4 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d026      	beq.n	800c96e <UART_RxISR_16BIT_FIFOEN+0x236>
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	4a60      	ldr	r2, [pc, #384]	@ (800caa8 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c926:	4293      	cmp	r3, r2
 800c928:	d021      	beq.n	800c96e <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	685b      	ldr	r3, [r3, #4]
 800c930:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c934:	2b00      	cmp	r3, #0
 800c936:	d01a      	beq.n	800c96e <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c93e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c940:	e853 3f00 	ldrex	r3, [r3]
 800c944:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c948:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c94c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	461a      	mov	r2, r3
 800c956:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c95a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c95c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c95e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c960:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c962:	e841 2300 	strex	r3, r2, [r1]
 800c966:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d1e4      	bne.n	800c938 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c972:	2b01      	cmp	r3, #1
 800c974:	d130      	bne.n	800c9d8 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2200      	movs	r2, #0
 800c97a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c984:	e853 3f00 	ldrex	r3, [r3]
 800c988:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c98a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c98c:	f023 0310 	bic.w	r3, r3, #16
 800c990:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	461a      	mov	r2, r3
 800c99a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c99e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9a6:	e841 2300 	strex	r3, r2, [r1]
 800c9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c9ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d1e4      	bne.n	800c97c <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	69db      	ldr	r3, [r3, #28]
 800c9b8:	f003 0310 	and.w	r3, r3, #16
 800c9bc:	2b10      	cmp	r3, #16
 800c9be:	d103      	bne.n	800c9c8 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	2210      	movs	r2, #16
 800c9c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f7fe fe4f 	bl	800b674 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c9d6:	e00e      	b.n	800c9f6 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f7f5 fa25 	bl	8001e28 <HAL_UART_RxCpltCallback>
        break;
 800c9de:	e00a      	b.n	800c9f6 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c9e0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d006      	beq.n	800c9f6 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c9e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c9ec:	f003 0320 	and.w	r3, r3, #32
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	f47f aec5 	bne.w	800c780 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c9fc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ca00:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d049      	beq.n	800ca9c <UART_RxISR_16BIT_FIFOEN+0x364>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ca0e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d242      	bcs.n	800ca9c <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	3308      	adds	r3, #8
 800ca1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca20:	e853 3f00 	ldrex	r3, [r3]
 800ca24:	623b      	str	r3, [r7, #32]
   return(result);
 800ca26:	6a3b      	ldr	r3, [r7, #32]
 800ca28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	3308      	adds	r3, #8
 800ca36:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ca3a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ca3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca42:	e841 2300 	strex	r3, r2, [r1]
 800ca46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d1e3      	bne.n	800ca16 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	4a16      	ldr	r2, [pc, #88]	@ (800caac <UART_RxISR_16BIT_FIFOEN+0x374>)
 800ca52:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	e853 3f00 	ldrex	r3, [r3]
 800ca60:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	f043 0320 	orr.w	r3, r3, #32
 800ca68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	461a      	mov	r2, r3
 800ca72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca76:	61fb      	str	r3, [r7, #28]
 800ca78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca7a:	69b9      	ldr	r1, [r7, #24]
 800ca7c:	69fa      	ldr	r2, [r7, #28]
 800ca7e:	e841 2300 	strex	r3, r2, [r1]
 800ca82:	617b      	str	r3, [r7, #20]
   return(result);
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d1e4      	bne.n	800ca54 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ca8a:	e007      	b.n	800ca9c <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	699a      	ldr	r2, [r3, #24]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f042 0208 	orr.w	r2, r2, #8
 800ca9a:	619a      	str	r2, [r3, #24]
}
 800ca9c:	bf00      	nop
 800ca9e:	37b8      	adds	r7, #184	@ 0xb8
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}
 800caa4:	46002400 	.word	0x46002400
 800caa8:	56002400 	.word	0x56002400
 800caac:	0800c205 	.word	0x0800c205

0800cab0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b085      	sub	sp, #20
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d101      	bne.n	800cac6 <HAL_UARTEx_DisableFifoMode+0x16>
 800cac2:	2302      	movs	r3, #2
 800cac4:	e027      	b.n	800cb16 <HAL_UARTEx_DisableFifoMode+0x66>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2201      	movs	r2, #1
 800caca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2224      	movs	r2, #36	@ 0x24
 800cad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	681a      	ldr	r2, [r3, #0]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f022 0201 	bic.w	r2, r2, #1
 800caec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800caf4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2200      	movs	r2, #0
 800cafa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2220      	movs	r2, #32
 800cb08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2200      	movs	r2, #0
 800cb10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3714      	adds	r7, #20
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb20:	4770      	bx	lr

0800cb22 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cb22:	b580      	push	{r7, lr}
 800cb24:	b084      	sub	sp, #16
 800cb26:	af00      	add	r7, sp, #0
 800cb28:	6078      	str	r0, [r7, #4]
 800cb2a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cb32:	2b01      	cmp	r3, #1
 800cb34:	d101      	bne.n	800cb3a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cb36:	2302      	movs	r3, #2
 800cb38:	e02d      	b.n	800cb96 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2224      	movs	r2, #36	@ 0x24
 800cb46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	681a      	ldr	r2, [r3, #0]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f022 0201 	bic.w	r2, r2, #1
 800cb60:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	689b      	ldr	r3, [r3, #8]
 800cb68:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	683a      	ldr	r2, [r7, #0]
 800cb72:	430a      	orrs	r2, r1
 800cb74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f850 	bl	800cc1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2220      	movs	r2, #32
 800cb88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2200      	movs	r2, #0
 800cb90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cb94:	2300      	movs	r3, #0
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3710      	adds	r7, #16
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}

0800cb9e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cb9e:	b580      	push	{r7, lr}
 800cba0:	b084      	sub	sp, #16
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
 800cba6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cbae:	2b01      	cmp	r3, #1
 800cbb0:	d101      	bne.n	800cbb6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cbb2:	2302      	movs	r3, #2
 800cbb4:	e02d      	b.n	800cc12 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2201      	movs	r2, #1
 800cbba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2224      	movs	r2, #36	@ 0x24
 800cbc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	681a      	ldr	r2, [r3, #0]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f022 0201 	bic.w	r2, r2, #1
 800cbdc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	689b      	ldr	r3, [r3, #8]
 800cbe4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	683a      	ldr	r2, [r7, #0]
 800cbee:	430a      	orrs	r2, r1
 800cbf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f000 f812 	bl	800cc1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	68fa      	ldr	r2, [r7, #12]
 800cbfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2220      	movs	r2, #32
 800cc04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	3710      	adds	r7, #16
 800cc16:	46bd      	mov	sp, r7
 800cc18:	bd80      	pop	{r7, pc}
	...

0800cc1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b085      	sub	sp, #20
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d108      	bne.n	800cc3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2201      	movs	r2, #1
 800cc30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2201      	movs	r2, #1
 800cc38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cc3c:	e031      	b.n	800cca2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cc3e:	2308      	movs	r3, #8
 800cc40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cc42:	2308      	movs	r3, #8
 800cc44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	689b      	ldr	r3, [r3, #8]
 800cc4c:	0e5b      	lsrs	r3, r3, #25
 800cc4e:	b2db      	uxtb	r3, r3
 800cc50:	f003 0307 	and.w	r3, r3, #7
 800cc54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	689b      	ldr	r3, [r3, #8]
 800cc5c:	0f5b      	lsrs	r3, r3, #29
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	f003 0307 	and.w	r3, r3, #7
 800cc64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cc66:	7bbb      	ldrb	r3, [r7, #14]
 800cc68:	7b3a      	ldrb	r2, [r7, #12]
 800cc6a:	4911      	ldr	r1, [pc, #68]	@ (800ccb0 <UARTEx_SetNbDataToProcess+0x94>)
 800cc6c:	5c8a      	ldrb	r2, [r1, r2]
 800cc6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cc72:	7b3a      	ldrb	r2, [r7, #12]
 800cc74:	490f      	ldr	r1, [pc, #60]	@ (800ccb4 <UARTEx_SetNbDataToProcess+0x98>)
 800cc76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cc78:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc7c:	b29a      	uxth	r2, r3
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cc84:	7bfb      	ldrb	r3, [r7, #15]
 800cc86:	7b7a      	ldrb	r2, [r7, #13]
 800cc88:	4909      	ldr	r1, [pc, #36]	@ (800ccb0 <UARTEx_SetNbDataToProcess+0x94>)
 800cc8a:	5c8a      	ldrb	r2, [r1, r2]
 800cc8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cc90:	7b7a      	ldrb	r2, [r7, #13]
 800cc92:	4908      	ldr	r1, [pc, #32]	@ (800ccb4 <UARTEx_SetNbDataToProcess+0x98>)
 800cc94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cc96:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc9a:	b29a      	uxth	r2, r3
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cca2:	bf00      	nop
 800cca4:	3714      	adds	r7, #20
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	0800f8d8 	.word	0x0800f8d8
 800ccb4:	0800f8e0 	.word	0x0800f8e0

0800ccb8 <malloc>:
 800ccb8:	4b02      	ldr	r3, [pc, #8]	@ (800ccc4 <malloc+0xc>)
 800ccba:	4601      	mov	r1, r0
 800ccbc:	6818      	ldr	r0, [r3, #0]
 800ccbe:	f000 b825 	b.w	800cd0c <_malloc_r>
 800ccc2:	bf00      	nop
 800ccc4:	20000020 	.word	0x20000020

0800ccc8 <sbrk_aligned>:
 800ccc8:	b570      	push	{r4, r5, r6, lr}
 800ccca:	4e0f      	ldr	r6, [pc, #60]	@ (800cd08 <sbrk_aligned+0x40>)
 800cccc:	460c      	mov	r4, r1
 800ccce:	4605      	mov	r5, r0
 800ccd0:	6831      	ldr	r1, [r6, #0]
 800ccd2:	b911      	cbnz	r1, 800ccda <sbrk_aligned+0x12>
 800ccd4:	f000 ff48 	bl	800db68 <_sbrk_r>
 800ccd8:	6030      	str	r0, [r6, #0]
 800ccda:	4621      	mov	r1, r4
 800ccdc:	4628      	mov	r0, r5
 800ccde:	f000 ff43 	bl	800db68 <_sbrk_r>
 800cce2:	1c43      	adds	r3, r0, #1
 800cce4:	d103      	bne.n	800ccee <sbrk_aligned+0x26>
 800cce6:	f04f 34ff 	mov.w	r4, #4294967295
 800ccea:	4620      	mov	r0, r4
 800ccec:	bd70      	pop	{r4, r5, r6, pc}
 800ccee:	1cc4      	adds	r4, r0, #3
 800ccf0:	f024 0403 	bic.w	r4, r4, #3
 800ccf4:	42a0      	cmp	r0, r4
 800ccf6:	d0f8      	beq.n	800ccea <sbrk_aligned+0x22>
 800ccf8:	1a21      	subs	r1, r4, r0
 800ccfa:	4628      	mov	r0, r5
 800ccfc:	f000 ff34 	bl	800db68 <_sbrk_r>
 800cd00:	3001      	adds	r0, #1
 800cd02:	d1f2      	bne.n	800ccea <sbrk_aligned+0x22>
 800cd04:	e7ef      	b.n	800cce6 <sbrk_aligned+0x1e>
 800cd06:	bf00      	nop
 800cd08:	200006c0 	.word	0x200006c0

0800cd0c <_malloc_r>:
 800cd0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd10:	1ccd      	adds	r5, r1, #3
 800cd12:	4606      	mov	r6, r0
 800cd14:	f025 0503 	bic.w	r5, r5, #3
 800cd18:	3508      	adds	r5, #8
 800cd1a:	2d0c      	cmp	r5, #12
 800cd1c:	bf38      	it	cc
 800cd1e:	250c      	movcc	r5, #12
 800cd20:	2d00      	cmp	r5, #0
 800cd22:	db01      	blt.n	800cd28 <_malloc_r+0x1c>
 800cd24:	42a9      	cmp	r1, r5
 800cd26:	d904      	bls.n	800cd32 <_malloc_r+0x26>
 800cd28:	230c      	movs	r3, #12
 800cd2a:	6033      	str	r3, [r6, #0]
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce08 <_malloc_r+0xfc>
 800cd36:	f000 f869 	bl	800ce0c <__malloc_lock>
 800cd3a:	f8d8 3000 	ldr.w	r3, [r8]
 800cd3e:	461c      	mov	r4, r3
 800cd40:	bb44      	cbnz	r4, 800cd94 <_malloc_r+0x88>
 800cd42:	4629      	mov	r1, r5
 800cd44:	4630      	mov	r0, r6
 800cd46:	f7ff ffbf 	bl	800ccc8 <sbrk_aligned>
 800cd4a:	1c43      	adds	r3, r0, #1
 800cd4c:	4604      	mov	r4, r0
 800cd4e:	d158      	bne.n	800ce02 <_malloc_r+0xf6>
 800cd50:	f8d8 4000 	ldr.w	r4, [r8]
 800cd54:	4627      	mov	r7, r4
 800cd56:	2f00      	cmp	r7, #0
 800cd58:	d143      	bne.n	800cde2 <_malloc_r+0xd6>
 800cd5a:	2c00      	cmp	r4, #0
 800cd5c:	d04b      	beq.n	800cdf6 <_malloc_r+0xea>
 800cd5e:	6823      	ldr	r3, [r4, #0]
 800cd60:	4639      	mov	r1, r7
 800cd62:	4630      	mov	r0, r6
 800cd64:	eb04 0903 	add.w	r9, r4, r3
 800cd68:	f000 fefe 	bl	800db68 <_sbrk_r>
 800cd6c:	4581      	cmp	r9, r0
 800cd6e:	d142      	bne.n	800cdf6 <_malloc_r+0xea>
 800cd70:	6821      	ldr	r1, [r4, #0]
 800cd72:	4630      	mov	r0, r6
 800cd74:	1a6d      	subs	r5, r5, r1
 800cd76:	4629      	mov	r1, r5
 800cd78:	f7ff ffa6 	bl	800ccc8 <sbrk_aligned>
 800cd7c:	3001      	adds	r0, #1
 800cd7e:	d03a      	beq.n	800cdf6 <_malloc_r+0xea>
 800cd80:	6823      	ldr	r3, [r4, #0]
 800cd82:	442b      	add	r3, r5
 800cd84:	6023      	str	r3, [r4, #0]
 800cd86:	f8d8 3000 	ldr.w	r3, [r8]
 800cd8a:	685a      	ldr	r2, [r3, #4]
 800cd8c:	bb62      	cbnz	r2, 800cde8 <_malloc_r+0xdc>
 800cd8e:	f8c8 7000 	str.w	r7, [r8]
 800cd92:	e00f      	b.n	800cdb4 <_malloc_r+0xa8>
 800cd94:	6822      	ldr	r2, [r4, #0]
 800cd96:	1b52      	subs	r2, r2, r5
 800cd98:	d420      	bmi.n	800cddc <_malloc_r+0xd0>
 800cd9a:	2a0b      	cmp	r2, #11
 800cd9c:	d917      	bls.n	800cdce <_malloc_r+0xc2>
 800cd9e:	1961      	adds	r1, r4, r5
 800cda0:	42a3      	cmp	r3, r4
 800cda2:	6025      	str	r5, [r4, #0]
 800cda4:	bf18      	it	ne
 800cda6:	6059      	strne	r1, [r3, #4]
 800cda8:	6863      	ldr	r3, [r4, #4]
 800cdaa:	bf08      	it	eq
 800cdac:	f8c8 1000 	streq.w	r1, [r8]
 800cdb0:	5162      	str	r2, [r4, r5]
 800cdb2:	604b      	str	r3, [r1, #4]
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	f000 f82f 	bl	800ce18 <__malloc_unlock>
 800cdba:	f104 000b 	add.w	r0, r4, #11
 800cdbe:	1d23      	adds	r3, r4, #4
 800cdc0:	f020 0007 	bic.w	r0, r0, #7
 800cdc4:	1ac2      	subs	r2, r0, r3
 800cdc6:	bf1c      	itt	ne
 800cdc8:	1a1b      	subne	r3, r3, r0
 800cdca:	50a3      	strne	r3, [r4, r2]
 800cdcc:	e7af      	b.n	800cd2e <_malloc_r+0x22>
 800cdce:	6862      	ldr	r2, [r4, #4]
 800cdd0:	42a3      	cmp	r3, r4
 800cdd2:	bf0c      	ite	eq
 800cdd4:	f8c8 2000 	streq.w	r2, [r8]
 800cdd8:	605a      	strne	r2, [r3, #4]
 800cdda:	e7eb      	b.n	800cdb4 <_malloc_r+0xa8>
 800cddc:	4623      	mov	r3, r4
 800cdde:	6864      	ldr	r4, [r4, #4]
 800cde0:	e7ae      	b.n	800cd40 <_malloc_r+0x34>
 800cde2:	463c      	mov	r4, r7
 800cde4:	687f      	ldr	r7, [r7, #4]
 800cde6:	e7b6      	b.n	800cd56 <_malloc_r+0x4a>
 800cde8:	461a      	mov	r2, r3
 800cdea:	685b      	ldr	r3, [r3, #4]
 800cdec:	42a3      	cmp	r3, r4
 800cdee:	d1fb      	bne.n	800cde8 <_malloc_r+0xdc>
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	6053      	str	r3, [r2, #4]
 800cdf4:	e7de      	b.n	800cdb4 <_malloc_r+0xa8>
 800cdf6:	230c      	movs	r3, #12
 800cdf8:	4630      	mov	r0, r6
 800cdfa:	6033      	str	r3, [r6, #0]
 800cdfc:	f000 f80c 	bl	800ce18 <__malloc_unlock>
 800ce00:	e794      	b.n	800cd2c <_malloc_r+0x20>
 800ce02:	6005      	str	r5, [r0, #0]
 800ce04:	e7d6      	b.n	800cdb4 <_malloc_r+0xa8>
 800ce06:	bf00      	nop
 800ce08:	200006c4 	.word	0x200006c4

0800ce0c <__malloc_lock>:
 800ce0c:	4801      	ldr	r0, [pc, #4]	@ (800ce14 <__malloc_lock+0x8>)
 800ce0e:	f000 bef8 	b.w	800dc02 <__retarget_lock_acquire_recursive>
 800ce12:	bf00      	nop
 800ce14:	20000808 	.word	0x20000808

0800ce18 <__malloc_unlock>:
 800ce18:	4801      	ldr	r0, [pc, #4]	@ (800ce20 <__malloc_unlock+0x8>)
 800ce1a:	f000 bef3 	b.w	800dc04 <__retarget_lock_release_recursive>
 800ce1e:	bf00      	nop
 800ce20:	20000808 	.word	0x20000808

0800ce24 <__cvt>:
 800ce24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce28:	ec57 6b10 	vmov	r6, r7, d0
 800ce2c:	2f00      	cmp	r7, #0
 800ce2e:	460c      	mov	r4, r1
 800ce30:	4619      	mov	r1, r3
 800ce32:	463b      	mov	r3, r7
 800ce34:	bfb4      	ite	lt
 800ce36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ce3a:	2300      	movge	r3, #0
 800ce3c:	4691      	mov	r9, r2
 800ce3e:	bfbf      	itttt	lt
 800ce40:	4632      	movlt	r2, r6
 800ce42:	461f      	movlt	r7, r3
 800ce44:	232d      	movlt	r3, #45	@ 0x2d
 800ce46:	4616      	movlt	r6, r2
 800ce48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ce4c:	700b      	strb	r3, [r1, #0]
 800ce4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce50:	f023 0820 	bic.w	r8, r3, #32
 800ce54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce58:	d005      	beq.n	800ce66 <__cvt+0x42>
 800ce5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ce5e:	d100      	bne.n	800ce62 <__cvt+0x3e>
 800ce60:	3401      	adds	r4, #1
 800ce62:	2102      	movs	r1, #2
 800ce64:	e000      	b.n	800ce68 <__cvt+0x44>
 800ce66:	2103      	movs	r1, #3
 800ce68:	ab03      	add	r3, sp, #12
 800ce6a:	4622      	mov	r2, r4
 800ce6c:	9301      	str	r3, [sp, #4]
 800ce6e:	ab02      	add	r3, sp, #8
 800ce70:	ec47 6b10 	vmov	d0, r6, r7
 800ce74:	9300      	str	r3, [sp, #0]
 800ce76:	4653      	mov	r3, sl
 800ce78:	f000 ff6e 	bl	800dd58 <_dtoa_r>
 800ce7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ce80:	4605      	mov	r5, r0
 800ce82:	d119      	bne.n	800ceb8 <__cvt+0x94>
 800ce84:	f019 0f01 	tst.w	r9, #1
 800ce88:	d00e      	beq.n	800cea8 <__cvt+0x84>
 800ce8a:	eb00 0904 	add.w	r9, r0, r4
 800ce8e:	2200      	movs	r2, #0
 800ce90:	2300      	movs	r3, #0
 800ce92:	4630      	mov	r0, r6
 800ce94:	4639      	mov	r1, r7
 800ce96:	f7f3 fe1b 	bl	8000ad0 <__aeabi_dcmpeq>
 800ce9a:	b108      	cbz	r0, 800cea0 <__cvt+0x7c>
 800ce9c:	f8cd 900c 	str.w	r9, [sp, #12]
 800cea0:	2230      	movs	r2, #48	@ 0x30
 800cea2:	9b03      	ldr	r3, [sp, #12]
 800cea4:	454b      	cmp	r3, r9
 800cea6:	d31e      	bcc.n	800cee6 <__cvt+0xc2>
 800cea8:	9b03      	ldr	r3, [sp, #12]
 800ceaa:	4628      	mov	r0, r5
 800ceac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ceae:	1b5b      	subs	r3, r3, r5
 800ceb0:	6013      	str	r3, [r2, #0]
 800ceb2:	b004      	add	sp, #16
 800ceb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cebc:	eb00 0904 	add.w	r9, r0, r4
 800cec0:	d1e5      	bne.n	800ce8e <__cvt+0x6a>
 800cec2:	7803      	ldrb	r3, [r0, #0]
 800cec4:	2b30      	cmp	r3, #48	@ 0x30
 800cec6:	d10a      	bne.n	800cede <__cvt+0xba>
 800cec8:	2200      	movs	r2, #0
 800ceca:	2300      	movs	r3, #0
 800cecc:	4630      	mov	r0, r6
 800cece:	4639      	mov	r1, r7
 800ced0:	f7f3 fdfe 	bl	8000ad0 <__aeabi_dcmpeq>
 800ced4:	b918      	cbnz	r0, 800cede <__cvt+0xba>
 800ced6:	f1c4 0401 	rsb	r4, r4, #1
 800ceda:	f8ca 4000 	str.w	r4, [sl]
 800cede:	f8da 3000 	ldr.w	r3, [sl]
 800cee2:	4499      	add	r9, r3
 800cee4:	e7d3      	b.n	800ce8e <__cvt+0x6a>
 800cee6:	1c59      	adds	r1, r3, #1
 800cee8:	9103      	str	r1, [sp, #12]
 800ceea:	701a      	strb	r2, [r3, #0]
 800ceec:	e7d9      	b.n	800cea2 <__cvt+0x7e>

0800ceee <__exponent>:
 800ceee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cef0:	2900      	cmp	r1, #0
 800cef2:	7002      	strb	r2, [r0, #0]
 800cef4:	bfba      	itte	lt
 800cef6:	4249      	neglt	r1, r1
 800cef8:	232d      	movlt	r3, #45	@ 0x2d
 800cefa:	232b      	movge	r3, #43	@ 0x2b
 800cefc:	2909      	cmp	r1, #9
 800cefe:	7043      	strb	r3, [r0, #1]
 800cf00:	dd28      	ble.n	800cf54 <__exponent+0x66>
 800cf02:	f10d 0307 	add.w	r3, sp, #7
 800cf06:	270a      	movs	r7, #10
 800cf08:	461d      	mov	r5, r3
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	3b01      	subs	r3, #1
 800cf0e:	fbb1 f6f7 	udiv	r6, r1, r7
 800cf12:	fb07 1416 	mls	r4, r7, r6, r1
 800cf16:	3430      	adds	r4, #48	@ 0x30
 800cf18:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cf1c:	460c      	mov	r4, r1
 800cf1e:	4631      	mov	r1, r6
 800cf20:	2c63      	cmp	r4, #99	@ 0x63
 800cf22:	dcf2      	bgt.n	800cf0a <__exponent+0x1c>
 800cf24:	3130      	adds	r1, #48	@ 0x30
 800cf26:	1e94      	subs	r4, r2, #2
 800cf28:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cf2c:	1c41      	adds	r1, r0, #1
 800cf2e:	4623      	mov	r3, r4
 800cf30:	42ab      	cmp	r3, r5
 800cf32:	d30a      	bcc.n	800cf4a <__exponent+0x5c>
 800cf34:	f10d 0309 	add.w	r3, sp, #9
 800cf38:	1a9b      	subs	r3, r3, r2
 800cf3a:	42ac      	cmp	r4, r5
 800cf3c:	bf88      	it	hi
 800cf3e:	2300      	movhi	r3, #0
 800cf40:	3302      	adds	r3, #2
 800cf42:	4403      	add	r3, r0
 800cf44:	1a18      	subs	r0, r3, r0
 800cf46:	b003      	add	sp, #12
 800cf48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cf4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cf52:	e7ed      	b.n	800cf30 <__exponent+0x42>
 800cf54:	2330      	movs	r3, #48	@ 0x30
 800cf56:	3130      	adds	r1, #48	@ 0x30
 800cf58:	7083      	strb	r3, [r0, #2]
 800cf5a:	1d03      	adds	r3, r0, #4
 800cf5c:	70c1      	strb	r1, [r0, #3]
 800cf5e:	e7f1      	b.n	800cf44 <__exponent+0x56>

0800cf60 <_printf_float>:
 800cf60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf64:	b08d      	sub	sp, #52	@ 0x34
 800cf66:	460c      	mov	r4, r1
 800cf68:	4616      	mov	r6, r2
 800cf6a:	461f      	mov	r7, r3
 800cf6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cf70:	4605      	mov	r5, r0
 800cf72:	f000 fdc1 	bl	800daf8 <_localeconv_r>
 800cf76:	6803      	ldr	r3, [r0, #0]
 800cf78:	4618      	mov	r0, r3
 800cf7a:	9304      	str	r3, [sp, #16]
 800cf7c:	f7f3 f97c 	bl	8000278 <strlen>
 800cf80:	2300      	movs	r3, #0
 800cf82:	9005      	str	r0, [sp, #20]
 800cf84:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf86:	f8d8 3000 	ldr.w	r3, [r8]
 800cf8a:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cf8e:	3307      	adds	r3, #7
 800cf90:	f8d4 b000 	ldr.w	fp, [r4]
 800cf94:	f023 0307 	bic.w	r3, r3, #7
 800cf98:	f103 0208 	add.w	r2, r3, #8
 800cf9c:	f8c8 2000 	str.w	r2, [r8]
 800cfa0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cfa8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cfac:	f8cd 8018 	str.w	r8, [sp, #24]
 800cfb0:	9307      	str	r3, [sp, #28]
 800cfb2:	4b9d      	ldr	r3, [pc, #628]	@ (800d228 <_printf_float+0x2c8>)
 800cfb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfb8:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cfbc:	f7f3 fdba 	bl	8000b34 <__aeabi_dcmpun>
 800cfc0:	bb70      	cbnz	r0, 800d020 <_printf_float+0xc0>
 800cfc2:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc6:	4b98      	ldr	r3, [pc, #608]	@ (800d228 <_printf_float+0x2c8>)
 800cfc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfcc:	f7f3 fd94 	bl	8000af8 <__aeabi_dcmple>
 800cfd0:	bb30      	cbnz	r0, 800d020 <_printf_float+0xc0>
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	4640      	mov	r0, r8
 800cfd8:	4649      	mov	r1, r9
 800cfda:	f7f3 fd83 	bl	8000ae4 <__aeabi_dcmplt>
 800cfde:	b110      	cbz	r0, 800cfe6 <_printf_float+0x86>
 800cfe0:	232d      	movs	r3, #45	@ 0x2d
 800cfe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfe6:	4a91      	ldr	r2, [pc, #580]	@ (800d22c <_printf_float+0x2cc>)
 800cfe8:	4b91      	ldr	r3, [pc, #580]	@ (800d230 <_printf_float+0x2d0>)
 800cfea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cfee:	bf8c      	ite	hi
 800cff0:	4690      	movhi	r8, r2
 800cff2:	4698      	movls	r8, r3
 800cff4:	2303      	movs	r3, #3
 800cff6:	f04f 0900 	mov.w	r9, #0
 800cffa:	6123      	str	r3, [r4, #16]
 800cffc:	f02b 0304 	bic.w	r3, fp, #4
 800d000:	6023      	str	r3, [r4, #0]
 800d002:	4633      	mov	r3, r6
 800d004:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d006:	4621      	mov	r1, r4
 800d008:	4628      	mov	r0, r5
 800d00a:	9700      	str	r7, [sp, #0]
 800d00c:	f000 f9d2 	bl	800d3b4 <_printf_common>
 800d010:	3001      	adds	r0, #1
 800d012:	f040 808d 	bne.w	800d130 <_printf_float+0x1d0>
 800d016:	f04f 30ff 	mov.w	r0, #4294967295
 800d01a:	b00d      	add	sp, #52	@ 0x34
 800d01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d020:	4642      	mov	r2, r8
 800d022:	464b      	mov	r3, r9
 800d024:	4640      	mov	r0, r8
 800d026:	4649      	mov	r1, r9
 800d028:	f7f3 fd84 	bl	8000b34 <__aeabi_dcmpun>
 800d02c:	b140      	cbz	r0, 800d040 <_printf_float+0xe0>
 800d02e:	464b      	mov	r3, r9
 800d030:	4a80      	ldr	r2, [pc, #512]	@ (800d234 <_printf_float+0x2d4>)
 800d032:	2b00      	cmp	r3, #0
 800d034:	bfbc      	itt	lt
 800d036:	232d      	movlt	r3, #45	@ 0x2d
 800d038:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d03c:	4b7e      	ldr	r3, [pc, #504]	@ (800d238 <_printf_float+0x2d8>)
 800d03e:	e7d4      	b.n	800cfea <_printf_float+0x8a>
 800d040:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d044:	6863      	ldr	r3, [r4, #4]
 800d046:	9206      	str	r2, [sp, #24]
 800d048:	1c5a      	adds	r2, r3, #1
 800d04a:	d13b      	bne.n	800d0c4 <_printf_float+0x164>
 800d04c:	2306      	movs	r3, #6
 800d04e:	6063      	str	r3, [r4, #4]
 800d050:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d054:	2300      	movs	r3, #0
 800d056:	4628      	mov	r0, r5
 800d058:	6022      	str	r2, [r4, #0]
 800d05a:	9303      	str	r3, [sp, #12]
 800d05c:	ab0a      	add	r3, sp, #40	@ 0x28
 800d05e:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d062:	ab09      	add	r3, sp, #36	@ 0x24
 800d064:	ec49 8b10 	vmov	d0, r8, r9
 800d068:	9300      	str	r3, [sp, #0]
 800d06a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d06e:	6861      	ldr	r1, [r4, #4]
 800d070:	f7ff fed8 	bl	800ce24 <__cvt>
 800d074:	9b06      	ldr	r3, [sp, #24]
 800d076:	4680      	mov	r8, r0
 800d078:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d07a:	2b47      	cmp	r3, #71	@ 0x47
 800d07c:	d129      	bne.n	800d0d2 <_printf_float+0x172>
 800d07e:	1cc8      	adds	r0, r1, #3
 800d080:	db02      	blt.n	800d088 <_printf_float+0x128>
 800d082:	6863      	ldr	r3, [r4, #4]
 800d084:	4299      	cmp	r1, r3
 800d086:	dd41      	ble.n	800d10c <_printf_float+0x1ac>
 800d088:	f1aa 0a02 	sub.w	sl, sl, #2
 800d08c:	fa5f fa8a 	uxtb.w	sl, sl
 800d090:	3901      	subs	r1, #1
 800d092:	4652      	mov	r2, sl
 800d094:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d098:	9109      	str	r1, [sp, #36]	@ 0x24
 800d09a:	f7ff ff28 	bl	800ceee <__exponent>
 800d09e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d0a0:	4681      	mov	r9, r0
 800d0a2:	1813      	adds	r3, r2, r0
 800d0a4:	2a01      	cmp	r2, #1
 800d0a6:	6123      	str	r3, [r4, #16]
 800d0a8:	dc02      	bgt.n	800d0b0 <_printf_float+0x150>
 800d0aa:	6822      	ldr	r2, [r4, #0]
 800d0ac:	07d2      	lsls	r2, r2, #31
 800d0ae:	d501      	bpl.n	800d0b4 <_printf_float+0x154>
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	6123      	str	r3, [r4, #16]
 800d0b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d0a2      	beq.n	800d002 <_printf_float+0xa2>
 800d0bc:	232d      	movs	r3, #45	@ 0x2d
 800d0be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0c2:	e79e      	b.n	800d002 <_printf_float+0xa2>
 800d0c4:	9a06      	ldr	r2, [sp, #24]
 800d0c6:	2a47      	cmp	r2, #71	@ 0x47
 800d0c8:	d1c2      	bne.n	800d050 <_printf_float+0xf0>
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d1c0      	bne.n	800d050 <_printf_float+0xf0>
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e7bd      	b.n	800d04e <_printf_float+0xee>
 800d0d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d0d6:	d9db      	bls.n	800d090 <_printf_float+0x130>
 800d0d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d0dc:	d118      	bne.n	800d110 <_printf_float+0x1b0>
 800d0de:	2900      	cmp	r1, #0
 800d0e0:	6863      	ldr	r3, [r4, #4]
 800d0e2:	dd0b      	ble.n	800d0fc <_printf_float+0x19c>
 800d0e4:	6121      	str	r1, [r4, #16]
 800d0e6:	b913      	cbnz	r3, 800d0ee <_printf_float+0x18e>
 800d0e8:	6822      	ldr	r2, [r4, #0]
 800d0ea:	07d0      	lsls	r0, r2, #31
 800d0ec:	d502      	bpl.n	800d0f4 <_printf_float+0x194>
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	440b      	add	r3, r1
 800d0f2:	6123      	str	r3, [r4, #16]
 800d0f4:	f04f 0900 	mov.w	r9, #0
 800d0f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d0fa:	e7db      	b.n	800d0b4 <_printf_float+0x154>
 800d0fc:	b913      	cbnz	r3, 800d104 <_printf_float+0x1a4>
 800d0fe:	6822      	ldr	r2, [r4, #0]
 800d100:	07d2      	lsls	r2, r2, #31
 800d102:	d501      	bpl.n	800d108 <_printf_float+0x1a8>
 800d104:	3302      	adds	r3, #2
 800d106:	e7f4      	b.n	800d0f2 <_printf_float+0x192>
 800d108:	2301      	movs	r3, #1
 800d10a:	e7f2      	b.n	800d0f2 <_printf_float+0x192>
 800d10c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d110:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d112:	4299      	cmp	r1, r3
 800d114:	db05      	blt.n	800d122 <_printf_float+0x1c2>
 800d116:	6823      	ldr	r3, [r4, #0]
 800d118:	6121      	str	r1, [r4, #16]
 800d11a:	07d8      	lsls	r0, r3, #31
 800d11c:	d5ea      	bpl.n	800d0f4 <_printf_float+0x194>
 800d11e:	1c4b      	adds	r3, r1, #1
 800d120:	e7e7      	b.n	800d0f2 <_printf_float+0x192>
 800d122:	2900      	cmp	r1, #0
 800d124:	bfd4      	ite	le
 800d126:	f1c1 0202 	rsble	r2, r1, #2
 800d12a:	2201      	movgt	r2, #1
 800d12c:	4413      	add	r3, r2
 800d12e:	e7e0      	b.n	800d0f2 <_printf_float+0x192>
 800d130:	6823      	ldr	r3, [r4, #0]
 800d132:	055a      	lsls	r2, r3, #21
 800d134:	d407      	bmi.n	800d146 <_printf_float+0x1e6>
 800d136:	6923      	ldr	r3, [r4, #16]
 800d138:	4642      	mov	r2, r8
 800d13a:	4631      	mov	r1, r6
 800d13c:	4628      	mov	r0, r5
 800d13e:	47b8      	blx	r7
 800d140:	3001      	adds	r0, #1
 800d142:	d12b      	bne.n	800d19c <_printf_float+0x23c>
 800d144:	e767      	b.n	800d016 <_printf_float+0xb6>
 800d146:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d14a:	f240 80dd 	bls.w	800d308 <_printf_float+0x3a8>
 800d14e:	2200      	movs	r2, #0
 800d150:	2300      	movs	r3, #0
 800d152:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d156:	f7f3 fcbb 	bl	8000ad0 <__aeabi_dcmpeq>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	d033      	beq.n	800d1c6 <_printf_float+0x266>
 800d15e:	2301      	movs	r3, #1
 800d160:	4a36      	ldr	r2, [pc, #216]	@ (800d23c <_printf_float+0x2dc>)
 800d162:	4631      	mov	r1, r6
 800d164:	4628      	mov	r0, r5
 800d166:	47b8      	blx	r7
 800d168:	3001      	adds	r0, #1
 800d16a:	f43f af54 	beq.w	800d016 <_printf_float+0xb6>
 800d16e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d172:	4543      	cmp	r3, r8
 800d174:	db02      	blt.n	800d17c <_printf_float+0x21c>
 800d176:	6823      	ldr	r3, [r4, #0]
 800d178:	07d8      	lsls	r0, r3, #31
 800d17a:	d50f      	bpl.n	800d19c <_printf_float+0x23c>
 800d17c:	4631      	mov	r1, r6
 800d17e:	4628      	mov	r0, r5
 800d180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d184:	47b8      	blx	r7
 800d186:	3001      	adds	r0, #1
 800d188:	f43f af45 	beq.w	800d016 <_printf_float+0xb6>
 800d18c:	f04f 0900 	mov.w	r9, #0
 800d190:	f108 38ff 	add.w	r8, r8, #4294967295
 800d194:	f104 0a1a 	add.w	sl, r4, #26
 800d198:	45c8      	cmp	r8, r9
 800d19a:	dc09      	bgt.n	800d1b0 <_printf_float+0x250>
 800d19c:	6823      	ldr	r3, [r4, #0]
 800d19e:	079b      	lsls	r3, r3, #30
 800d1a0:	f100 8103 	bmi.w	800d3aa <_printf_float+0x44a>
 800d1a4:	68e0      	ldr	r0, [r4, #12]
 800d1a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1a8:	4298      	cmp	r0, r3
 800d1aa:	bfb8      	it	lt
 800d1ac:	4618      	movlt	r0, r3
 800d1ae:	e734      	b.n	800d01a <_printf_float+0xba>
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	4652      	mov	r2, sl
 800d1b4:	4631      	mov	r1, r6
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	47b8      	blx	r7
 800d1ba:	3001      	adds	r0, #1
 800d1bc:	f43f af2b 	beq.w	800d016 <_printf_float+0xb6>
 800d1c0:	f109 0901 	add.w	r9, r9, #1
 800d1c4:	e7e8      	b.n	800d198 <_printf_float+0x238>
 800d1c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	dc39      	bgt.n	800d240 <_printf_float+0x2e0>
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	4a1b      	ldr	r2, [pc, #108]	@ (800d23c <_printf_float+0x2dc>)
 800d1d0:	4631      	mov	r1, r6
 800d1d2:	4628      	mov	r0, r5
 800d1d4:	47b8      	blx	r7
 800d1d6:	3001      	adds	r0, #1
 800d1d8:	f43f af1d 	beq.w	800d016 <_printf_float+0xb6>
 800d1dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d1e0:	ea59 0303 	orrs.w	r3, r9, r3
 800d1e4:	d102      	bne.n	800d1ec <_printf_float+0x28c>
 800d1e6:	6823      	ldr	r3, [r4, #0]
 800d1e8:	07d9      	lsls	r1, r3, #31
 800d1ea:	d5d7      	bpl.n	800d19c <_printf_float+0x23c>
 800d1ec:	4631      	mov	r1, r6
 800d1ee:	4628      	mov	r0, r5
 800d1f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1f4:	47b8      	blx	r7
 800d1f6:	3001      	adds	r0, #1
 800d1f8:	f43f af0d 	beq.w	800d016 <_printf_float+0xb6>
 800d1fc:	f04f 0a00 	mov.w	sl, #0
 800d200:	f104 0b1a 	add.w	fp, r4, #26
 800d204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d206:	425b      	negs	r3, r3
 800d208:	4553      	cmp	r3, sl
 800d20a:	dc01      	bgt.n	800d210 <_printf_float+0x2b0>
 800d20c:	464b      	mov	r3, r9
 800d20e:	e793      	b.n	800d138 <_printf_float+0x1d8>
 800d210:	2301      	movs	r3, #1
 800d212:	465a      	mov	r2, fp
 800d214:	4631      	mov	r1, r6
 800d216:	4628      	mov	r0, r5
 800d218:	47b8      	blx	r7
 800d21a:	3001      	adds	r0, #1
 800d21c:	f43f aefb 	beq.w	800d016 <_printf_float+0xb6>
 800d220:	f10a 0a01 	add.w	sl, sl, #1
 800d224:	e7ee      	b.n	800d204 <_printf_float+0x2a4>
 800d226:	bf00      	nop
 800d228:	7fefffff 	.word	0x7fefffff
 800d22c:	0800f8ec 	.word	0x0800f8ec
 800d230:	0800f8e8 	.word	0x0800f8e8
 800d234:	0800f8f4 	.word	0x0800f8f4
 800d238:	0800f8f0 	.word	0x0800f8f0
 800d23c:	0800f8f8 	.word	0x0800f8f8
 800d240:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d242:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d246:	4553      	cmp	r3, sl
 800d248:	bfa8      	it	ge
 800d24a:	4653      	movge	r3, sl
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	4699      	mov	r9, r3
 800d250:	dc36      	bgt.n	800d2c0 <_printf_float+0x360>
 800d252:	f04f 0b00 	mov.w	fp, #0
 800d256:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d25a:	f104 021a 	add.w	r2, r4, #26
 800d25e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d260:	9306      	str	r3, [sp, #24]
 800d262:	eba3 0309 	sub.w	r3, r3, r9
 800d266:	455b      	cmp	r3, fp
 800d268:	dc31      	bgt.n	800d2ce <_printf_float+0x36e>
 800d26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d26c:	459a      	cmp	sl, r3
 800d26e:	dc3a      	bgt.n	800d2e6 <_printf_float+0x386>
 800d270:	6823      	ldr	r3, [r4, #0]
 800d272:	07da      	lsls	r2, r3, #31
 800d274:	d437      	bmi.n	800d2e6 <_printf_float+0x386>
 800d276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d278:	ebaa 0903 	sub.w	r9, sl, r3
 800d27c:	9b06      	ldr	r3, [sp, #24]
 800d27e:	ebaa 0303 	sub.w	r3, sl, r3
 800d282:	4599      	cmp	r9, r3
 800d284:	bfa8      	it	ge
 800d286:	4699      	movge	r9, r3
 800d288:	f1b9 0f00 	cmp.w	r9, #0
 800d28c:	dc33      	bgt.n	800d2f6 <_printf_float+0x396>
 800d28e:	f04f 0800 	mov.w	r8, #0
 800d292:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d296:	f104 0b1a 	add.w	fp, r4, #26
 800d29a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d29c:	ebaa 0303 	sub.w	r3, sl, r3
 800d2a0:	eba3 0309 	sub.w	r3, r3, r9
 800d2a4:	4543      	cmp	r3, r8
 800d2a6:	f77f af79 	ble.w	800d19c <_printf_float+0x23c>
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	465a      	mov	r2, fp
 800d2ae:	4631      	mov	r1, r6
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	47b8      	blx	r7
 800d2b4:	3001      	adds	r0, #1
 800d2b6:	f43f aeae 	beq.w	800d016 <_printf_float+0xb6>
 800d2ba:	f108 0801 	add.w	r8, r8, #1
 800d2be:	e7ec      	b.n	800d29a <_printf_float+0x33a>
 800d2c0:	4642      	mov	r2, r8
 800d2c2:	4631      	mov	r1, r6
 800d2c4:	4628      	mov	r0, r5
 800d2c6:	47b8      	blx	r7
 800d2c8:	3001      	adds	r0, #1
 800d2ca:	d1c2      	bne.n	800d252 <_printf_float+0x2f2>
 800d2cc:	e6a3      	b.n	800d016 <_printf_float+0xb6>
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	4631      	mov	r1, r6
 800d2d2:	4628      	mov	r0, r5
 800d2d4:	9206      	str	r2, [sp, #24]
 800d2d6:	47b8      	blx	r7
 800d2d8:	3001      	adds	r0, #1
 800d2da:	f43f ae9c 	beq.w	800d016 <_printf_float+0xb6>
 800d2de:	f10b 0b01 	add.w	fp, fp, #1
 800d2e2:	9a06      	ldr	r2, [sp, #24]
 800d2e4:	e7bb      	b.n	800d25e <_printf_float+0x2fe>
 800d2e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2ea:	4631      	mov	r1, r6
 800d2ec:	4628      	mov	r0, r5
 800d2ee:	47b8      	blx	r7
 800d2f0:	3001      	adds	r0, #1
 800d2f2:	d1c0      	bne.n	800d276 <_printf_float+0x316>
 800d2f4:	e68f      	b.n	800d016 <_printf_float+0xb6>
 800d2f6:	9a06      	ldr	r2, [sp, #24]
 800d2f8:	464b      	mov	r3, r9
 800d2fa:	4631      	mov	r1, r6
 800d2fc:	4628      	mov	r0, r5
 800d2fe:	4442      	add	r2, r8
 800d300:	47b8      	blx	r7
 800d302:	3001      	adds	r0, #1
 800d304:	d1c3      	bne.n	800d28e <_printf_float+0x32e>
 800d306:	e686      	b.n	800d016 <_printf_float+0xb6>
 800d308:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d30c:	f1ba 0f01 	cmp.w	sl, #1
 800d310:	dc01      	bgt.n	800d316 <_printf_float+0x3b6>
 800d312:	07db      	lsls	r3, r3, #31
 800d314:	d536      	bpl.n	800d384 <_printf_float+0x424>
 800d316:	2301      	movs	r3, #1
 800d318:	4642      	mov	r2, r8
 800d31a:	4631      	mov	r1, r6
 800d31c:	4628      	mov	r0, r5
 800d31e:	47b8      	blx	r7
 800d320:	3001      	adds	r0, #1
 800d322:	f43f ae78 	beq.w	800d016 <_printf_float+0xb6>
 800d326:	4631      	mov	r1, r6
 800d328:	4628      	mov	r0, r5
 800d32a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d32e:	47b8      	blx	r7
 800d330:	3001      	adds	r0, #1
 800d332:	f43f ae70 	beq.w	800d016 <_printf_float+0xb6>
 800d336:	2200      	movs	r2, #0
 800d338:	2300      	movs	r3, #0
 800d33a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d33e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d342:	f7f3 fbc5 	bl	8000ad0 <__aeabi_dcmpeq>
 800d346:	b9c0      	cbnz	r0, 800d37a <_printf_float+0x41a>
 800d348:	4653      	mov	r3, sl
 800d34a:	f108 0201 	add.w	r2, r8, #1
 800d34e:	4631      	mov	r1, r6
 800d350:	4628      	mov	r0, r5
 800d352:	47b8      	blx	r7
 800d354:	3001      	adds	r0, #1
 800d356:	d10c      	bne.n	800d372 <_printf_float+0x412>
 800d358:	e65d      	b.n	800d016 <_printf_float+0xb6>
 800d35a:	2301      	movs	r3, #1
 800d35c:	465a      	mov	r2, fp
 800d35e:	4631      	mov	r1, r6
 800d360:	4628      	mov	r0, r5
 800d362:	47b8      	blx	r7
 800d364:	3001      	adds	r0, #1
 800d366:	f43f ae56 	beq.w	800d016 <_printf_float+0xb6>
 800d36a:	f108 0801 	add.w	r8, r8, #1
 800d36e:	45d0      	cmp	r8, sl
 800d370:	dbf3      	blt.n	800d35a <_printf_float+0x3fa>
 800d372:	464b      	mov	r3, r9
 800d374:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d378:	e6df      	b.n	800d13a <_printf_float+0x1da>
 800d37a:	f04f 0800 	mov.w	r8, #0
 800d37e:	f104 0b1a 	add.w	fp, r4, #26
 800d382:	e7f4      	b.n	800d36e <_printf_float+0x40e>
 800d384:	2301      	movs	r3, #1
 800d386:	4642      	mov	r2, r8
 800d388:	e7e1      	b.n	800d34e <_printf_float+0x3ee>
 800d38a:	2301      	movs	r3, #1
 800d38c:	464a      	mov	r2, r9
 800d38e:	4631      	mov	r1, r6
 800d390:	4628      	mov	r0, r5
 800d392:	47b8      	blx	r7
 800d394:	3001      	adds	r0, #1
 800d396:	f43f ae3e 	beq.w	800d016 <_printf_float+0xb6>
 800d39a:	f108 0801 	add.w	r8, r8, #1
 800d39e:	68e3      	ldr	r3, [r4, #12]
 800d3a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d3a2:	1a5b      	subs	r3, r3, r1
 800d3a4:	4543      	cmp	r3, r8
 800d3a6:	dcf0      	bgt.n	800d38a <_printf_float+0x42a>
 800d3a8:	e6fc      	b.n	800d1a4 <_printf_float+0x244>
 800d3aa:	f04f 0800 	mov.w	r8, #0
 800d3ae:	f104 0919 	add.w	r9, r4, #25
 800d3b2:	e7f4      	b.n	800d39e <_printf_float+0x43e>

0800d3b4 <_printf_common>:
 800d3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3b8:	4616      	mov	r6, r2
 800d3ba:	4698      	mov	r8, r3
 800d3bc:	688a      	ldr	r2, [r1, #8]
 800d3be:	4607      	mov	r7, r0
 800d3c0:	690b      	ldr	r3, [r1, #16]
 800d3c2:	460c      	mov	r4, r1
 800d3c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	bfb8      	it	lt
 800d3cc:	4613      	movlt	r3, r2
 800d3ce:	6033      	str	r3, [r6, #0]
 800d3d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d3d4:	b10a      	cbz	r2, 800d3da <_printf_common+0x26>
 800d3d6:	3301      	adds	r3, #1
 800d3d8:	6033      	str	r3, [r6, #0]
 800d3da:	6823      	ldr	r3, [r4, #0]
 800d3dc:	0699      	lsls	r1, r3, #26
 800d3de:	bf42      	ittt	mi
 800d3e0:	6833      	ldrmi	r3, [r6, #0]
 800d3e2:	3302      	addmi	r3, #2
 800d3e4:	6033      	strmi	r3, [r6, #0]
 800d3e6:	6825      	ldr	r5, [r4, #0]
 800d3e8:	f015 0506 	ands.w	r5, r5, #6
 800d3ec:	d106      	bne.n	800d3fc <_printf_common+0x48>
 800d3ee:	f104 0a19 	add.w	sl, r4, #25
 800d3f2:	68e3      	ldr	r3, [r4, #12]
 800d3f4:	6832      	ldr	r2, [r6, #0]
 800d3f6:	1a9b      	subs	r3, r3, r2
 800d3f8:	42ab      	cmp	r3, r5
 800d3fa:	dc2b      	bgt.n	800d454 <_printf_common+0xa0>
 800d3fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d400:	6822      	ldr	r2, [r4, #0]
 800d402:	3b00      	subs	r3, #0
 800d404:	bf18      	it	ne
 800d406:	2301      	movne	r3, #1
 800d408:	0692      	lsls	r2, r2, #26
 800d40a:	d430      	bmi.n	800d46e <_printf_common+0xba>
 800d40c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d410:	4641      	mov	r1, r8
 800d412:	4638      	mov	r0, r7
 800d414:	47c8      	blx	r9
 800d416:	3001      	adds	r0, #1
 800d418:	d023      	beq.n	800d462 <_printf_common+0xae>
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	341a      	adds	r4, #26
 800d41e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800d422:	f003 0306 	and.w	r3, r3, #6
 800d426:	2b04      	cmp	r3, #4
 800d428:	bf0a      	itet	eq
 800d42a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800d42e:	2500      	movne	r5, #0
 800d430:	6833      	ldreq	r3, [r6, #0]
 800d432:	f04f 0600 	mov.w	r6, #0
 800d436:	bf08      	it	eq
 800d438:	1aed      	subeq	r5, r5, r3
 800d43a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d43e:	bf08      	it	eq
 800d440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d444:	4293      	cmp	r3, r2
 800d446:	bfc4      	itt	gt
 800d448:	1a9b      	subgt	r3, r3, r2
 800d44a:	18ed      	addgt	r5, r5, r3
 800d44c:	42b5      	cmp	r5, r6
 800d44e:	d11a      	bne.n	800d486 <_printf_common+0xd2>
 800d450:	2000      	movs	r0, #0
 800d452:	e008      	b.n	800d466 <_printf_common+0xb2>
 800d454:	2301      	movs	r3, #1
 800d456:	4652      	mov	r2, sl
 800d458:	4641      	mov	r1, r8
 800d45a:	4638      	mov	r0, r7
 800d45c:	47c8      	blx	r9
 800d45e:	3001      	adds	r0, #1
 800d460:	d103      	bne.n	800d46a <_printf_common+0xb6>
 800d462:	f04f 30ff 	mov.w	r0, #4294967295
 800d466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d46a:	3501      	adds	r5, #1
 800d46c:	e7c1      	b.n	800d3f2 <_printf_common+0x3e>
 800d46e:	18e1      	adds	r1, r4, r3
 800d470:	1c5a      	adds	r2, r3, #1
 800d472:	2030      	movs	r0, #48	@ 0x30
 800d474:	3302      	adds	r3, #2
 800d476:	4422      	add	r2, r4
 800d478:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d47c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d480:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d484:	e7c2      	b.n	800d40c <_printf_common+0x58>
 800d486:	2301      	movs	r3, #1
 800d488:	4622      	mov	r2, r4
 800d48a:	4641      	mov	r1, r8
 800d48c:	4638      	mov	r0, r7
 800d48e:	47c8      	blx	r9
 800d490:	3001      	adds	r0, #1
 800d492:	d0e6      	beq.n	800d462 <_printf_common+0xae>
 800d494:	3601      	adds	r6, #1
 800d496:	e7d9      	b.n	800d44c <_printf_common+0x98>

0800d498 <_printf_i>:
 800d498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d49c:	7e0f      	ldrb	r7, [r1, #24]
 800d49e:	4691      	mov	r9, r2
 800d4a0:	4680      	mov	r8, r0
 800d4a2:	460c      	mov	r4, r1
 800d4a4:	2f78      	cmp	r7, #120	@ 0x78
 800d4a6:	469a      	mov	sl, r3
 800d4a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d4aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d4ae:	d807      	bhi.n	800d4c0 <_printf_i+0x28>
 800d4b0:	2f62      	cmp	r7, #98	@ 0x62
 800d4b2:	d80a      	bhi.n	800d4ca <_printf_i+0x32>
 800d4b4:	2f00      	cmp	r7, #0
 800d4b6:	f000 80d1 	beq.w	800d65c <_printf_i+0x1c4>
 800d4ba:	2f58      	cmp	r7, #88	@ 0x58
 800d4bc:	f000 80b8 	beq.w	800d630 <_printf_i+0x198>
 800d4c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d4c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d4c8:	e03a      	b.n	800d540 <_printf_i+0xa8>
 800d4ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d4ce:	2b15      	cmp	r3, #21
 800d4d0:	d8f6      	bhi.n	800d4c0 <_printf_i+0x28>
 800d4d2:	a101      	add	r1, pc, #4	@ (adr r1, 800d4d8 <_printf_i+0x40>)
 800d4d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d4d8:	0800d531 	.word	0x0800d531
 800d4dc:	0800d545 	.word	0x0800d545
 800d4e0:	0800d4c1 	.word	0x0800d4c1
 800d4e4:	0800d4c1 	.word	0x0800d4c1
 800d4e8:	0800d4c1 	.word	0x0800d4c1
 800d4ec:	0800d4c1 	.word	0x0800d4c1
 800d4f0:	0800d545 	.word	0x0800d545
 800d4f4:	0800d4c1 	.word	0x0800d4c1
 800d4f8:	0800d4c1 	.word	0x0800d4c1
 800d4fc:	0800d4c1 	.word	0x0800d4c1
 800d500:	0800d4c1 	.word	0x0800d4c1
 800d504:	0800d643 	.word	0x0800d643
 800d508:	0800d56f 	.word	0x0800d56f
 800d50c:	0800d5fd 	.word	0x0800d5fd
 800d510:	0800d4c1 	.word	0x0800d4c1
 800d514:	0800d4c1 	.word	0x0800d4c1
 800d518:	0800d665 	.word	0x0800d665
 800d51c:	0800d4c1 	.word	0x0800d4c1
 800d520:	0800d56f 	.word	0x0800d56f
 800d524:	0800d4c1 	.word	0x0800d4c1
 800d528:	0800d4c1 	.word	0x0800d4c1
 800d52c:	0800d605 	.word	0x0800d605
 800d530:	6833      	ldr	r3, [r6, #0]
 800d532:	1d1a      	adds	r2, r3, #4
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	6032      	str	r2, [r6, #0]
 800d538:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d53c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d540:	2301      	movs	r3, #1
 800d542:	e09c      	b.n	800d67e <_printf_i+0x1e6>
 800d544:	6833      	ldr	r3, [r6, #0]
 800d546:	6820      	ldr	r0, [r4, #0]
 800d548:	1d19      	adds	r1, r3, #4
 800d54a:	6031      	str	r1, [r6, #0]
 800d54c:	0606      	lsls	r6, r0, #24
 800d54e:	d501      	bpl.n	800d554 <_printf_i+0xbc>
 800d550:	681d      	ldr	r5, [r3, #0]
 800d552:	e003      	b.n	800d55c <_printf_i+0xc4>
 800d554:	0645      	lsls	r5, r0, #25
 800d556:	d5fb      	bpl.n	800d550 <_printf_i+0xb8>
 800d558:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d55c:	2d00      	cmp	r5, #0
 800d55e:	da03      	bge.n	800d568 <_printf_i+0xd0>
 800d560:	232d      	movs	r3, #45	@ 0x2d
 800d562:	426d      	negs	r5, r5
 800d564:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d568:	4858      	ldr	r0, [pc, #352]	@ (800d6cc <_printf_i+0x234>)
 800d56a:	230a      	movs	r3, #10
 800d56c:	e011      	b.n	800d592 <_printf_i+0xfa>
 800d56e:	6821      	ldr	r1, [r4, #0]
 800d570:	6833      	ldr	r3, [r6, #0]
 800d572:	0608      	lsls	r0, r1, #24
 800d574:	f853 5b04 	ldr.w	r5, [r3], #4
 800d578:	d402      	bmi.n	800d580 <_printf_i+0xe8>
 800d57a:	0649      	lsls	r1, r1, #25
 800d57c:	bf48      	it	mi
 800d57e:	b2ad      	uxthmi	r5, r5
 800d580:	2f6f      	cmp	r7, #111	@ 0x6f
 800d582:	6033      	str	r3, [r6, #0]
 800d584:	4851      	ldr	r0, [pc, #324]	@ (800d6cc <_printf_i+0x234>)
 800d586:	bf14      	ite	ne
 800d588:	230a      	movne	r3, #10
 800d58a:	2308      	moveq	r3, #8
 800d58c:	2100      	movs	r1, #0
 800d58e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d592:	6866      	ldr	r6, [r4, #4]
 800d594:	2e00      	cmp	r6, #0
 800d596:	60a6      	str	r6, [r4, #8]
 800d598:	db05      	blt.n	800d5a6 <_printf_i+0x10e>
 800d59a:	6821      	ldr	r1, [r4, #0]
 800d59c:	432e      	orrs	r6, r5
 800d59e:	f021 0104 	bic.w	r1, r1, #4
 800d5a2:	6021      	str	r1, [r4, #0]
 800d5a4:	d04b      	beq.n	800d63e <_printf_i+0x1a6>
 800d5a6:	4616      	mov	r6, r2
 800d5a8:	fbb5 f1f3 	udiv	r1, r5, r3
 800d5ac:	fb03 5711 	mls	r7, r3, r1, r5
 800d5b0:	5dc7      	ldrb	r7, [r0, r7]
 800d5b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d5b6:	462f      	mov	r7, r5
 800d5b8:	460d      	mov	r5, r1
 800d5ba:	42bb      	cmp	r3, r7
 800d5bc:	d9f4      	bls.n	800d5a8 <_printf_i+0x110>
 800d5be:	2b08      	cmp	r3, #8
 800d5c0:	d10b      	bne.n	800d5da <_printf_i+0x142>
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	07df      	lsls	r7, r3, #31
 800d5c6:	d508      	bpl.n	800d5da <_printf_i+0x142>
 800d5c8:	6923      	ldr	r3, [r4, #16]
 800d5ca:	6861      	ldr	r1, [r4, #4]
 800d5cc:	4299      	cmp	r1, r3
 800d5ce:	bfde      	ittt	le
 800d5d0:	2330      	movle	r3, #48	@ 0x30
 800d5d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d5d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d5da:	1b92      	subs	r2, r2, r6
 800d5dc:	6122      	str	r2, [r4, #16]
 800d5de:	464b      	mov	r3, r9
 800d5e0:	aa03      	add	r2, sp, #12
 800d5e2:	4621      	mov	r1, r4
 800d5e4:	4640      	mov	r0, r8
 800d5e6:	f8cd a000 	str.w	sl, [sp]
 800d5ea:	f7ff fee3 	bl	800d3b4 <_printf_common>
 800d5ee:	3001      	adds	r0, #1
 800d5f0:	d14a      	bne.n	800d688 <_printf_i+0x1f0>
 800d5f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f6:	b004      	add	sp, #16
 800d5f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5fc:	6823      	ldr	r3, [r4, #0]
 800d5fe:	f043 0320 	orr.w	r3, r3, #32
 800d602:	6023      	str	r3, [r4, #0]
 800d604:	2778      	movs	r7, #120	@ 0x78
 800d606:	4832      	ldr	r0, [pc, #200]	@ (800d6d0 <_printf_i+0x238>)
 800d608:	6823      	ldr	r3, [r4, #0]
 800d60a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d60e:	061f      	lsls	r7, r3, #24
 800d610:	6831      	ldr	r1, [r6, #0]
 800d612:	f851 5b04 	ldr.w	r5, [r1], #4
 800d616:	d402      	bmi.n	800d61e <_printf_i+0x186>
 800d618:	065f      	lsls	r7, r3, #25
 800d61a:	bf48      	it	mi
 800d61c:	b2ad      	uxthmi	r5, r5
 800d61e:	6031      	str	r1, [r6, #0]
 800d620:	07d9      	lsls	r1, r3, #31
 800d622:	bf44      	itt	mi
 800d624:	f043 0320 	orrmi.w	r3, r3, #32
 800d628:	6023      	strmi	r3, [r4, #0]
 800d62a:	b11d      	cbz	r5, 800d634 <_printf_i+0x19c>
 800d62c:	2310      	movs	r3, #16
 800d62e:	e7ad      	b.n	800d58c <_printf_i+0xf4>
 800d630:	4826      	ldr	r0, [pc, #152]	@ (800d6cc <_printf_i+0x234>)
 800d632:	e7e9      	b.n	800d608 <_printf_i+0x170>
 800d634:	6823      	ldr	r3, [r4, #0]
 800d636:	f023 0320 	bic.w	r3, r3, #32
 800d63a:	6023      	str	r3, [r4, #0]
 800d63c:	e7f6      	b.n	800d62c <_printf_i+0x194>
 800d63e:	4616      	mov	r6, r2
 800d640:	e7bd      	b.n	800d5be <_printf_i+0x126>
 800d642:	6833      	ldr	r3, [r6, #0]
 800d644:	6825      	ldr	r5, [r4, #0]
 800d646:	1d18      	adds	r0, r3, #4
 800d648:	6961      	ldr	r1, [r4, #20]
 800d64a:	6030      	str	r0, [r6, #0]
 800d64c:	062e      	lsls	r6, r5, #24
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	d501      	bpl.n	800d656 <_printf_i+0x1be>
 800d652:	6019      	str	r1, [r3, #0]
 800d654:	e002      	b.n	800d65c <_printf_i+0x1c4>
 800d656:	0668      	lsls	r0, r5, #25
 800d658:	d5fb      	bpl.n	800d652 <_printf_i+0x1ba>
 800d65a:	8019      	strh	r1, [r3, #0]
 800d65c:	2300      	movs	r3, #0
 800d65e:	4616      	mov	r6, r2
 800d660:	6123      	str	r3, [r4, #16]
 800d662:	e7bc      	b.n	800d5de <_printf_i+0x146>
 800d664:	6833      	ldr	r3, [r6, #0]
 800d666:	2100      	movs	r1, #0
 800d668:	1d1a      	adds	r2, r3, #4
 800d66a:	6032      	str	r2, [r6, #0]
 800d66c:	681e      	ldr	r6, [r3, #0]
 800d66e:	6862      	ldr	r2, [r4, #4]
 800d670:	4630      	mov	r0, r6
 800d672:	f000 fac8 	bl	800dc06 <memchr>
 800d676:	b108      	cbz	r0, 800d67c <_printf_i+0x1e4>
 800d678:	1b80      	subs	r0, r0, r6
 800d67a:	6060      	str	r0, [r4, #4]
 800d67c:	6863      	ldr	r3, [r4, #4]
 800d67e:	6123      	str	r3, [r4, #16]
 800d680:	2300      	movs	r3, #0
 800d682:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d686:	e7aa      	b.n	800d5de <_printf_i+0x146>
 800d688:	6923      	ldr	r3, [r4, #16]
 800d68a:	4632      	mov	r2, r6
 800d68c:	4649      	mov	r1, r9
 800d68e:	4640      	mov	r0, r8
 800d690:	47d0      	blx	sl
 800d692:	3001      	adds	r0, #1
 800d694:	d0ad      	beq.n	800d5f2 <_printf_i+0x15a>
 800d696:	6823      	ldr	r3, [r4, #0]
 800d698:	079b      	lsls	r3, r3, #30
 800d69a:	d413      	bmi.n	800d6c4 <_printf_i+0x22c>
 800d69c:	68e0      	ldr	r0, [r4, #12]
 800d69e:	9b03      	ldr	r3, [sp, #12]
 800d6a0:	4298      	cmp	r0, r3
 800d6a2:	bfb8      	it	lt
 800d6a4:	4618      	movlt	r0, r3
 800d6a6:	e7a6      	b.n	800d5f6 <_printf_i+0x15e>
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	4632      	mov	r2, r6
 800d6ac:	4649      	mov	r1, r9
 800d6ae:	4640      	mov	r0, r8
 800d6b0:	47d0      	blx	sl
 800d6b2:	3001      	adds	r0, #1
 800d6b4:	d09d      	beq.n	800d5f2 <_printf_i+0x15a>
 800d6b6:	3501      	adds	r5, #1
 800d6b8:	68e3      	ldr	r3, [r4, #12]
 800d6ba:	9903      	ldr	r1, [sp, #12]
 800d6bc:	1a5b      	subs	r3, r3, r1
 800d6be:	42ab      	cmp	r3, r5
 800d6c0:	dcf2      	bgt.n	800d6a8 <_printf_i+0x210>
 800d6c2:	e7eb      	b.n	800d69c <_printf_i+0x204>
 800d6c4:	2500      	movs	r5, #0
 800d6c6:	f104 0619 	add.w	r6, r4, #25
 800d6ca:	e7f5      	b.n	800d6b8 <_printf_i+0x220>
 800d6cc:	0800f8fa 	.word	0x0800f8fa
 800d6d0:	0800f90b 	.word	0x0800f90b

0800d6d4 <std>:
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	b510      	push	{r4, lr}
 800d6d8:	4604      	mov	r4, r0
 800d6da:	6083      	str	r3, [r0, #8]
 800d6dc:	8181      	strh	r1, [r0, #12]
 800d6de:	4619      	mov	r1, r3
 800d6e0:	6643      	str	r3, [r0, #100]	@ 0x64
 800d6e2:	81c2      	strh	r2, [r0, #14]
 800d6e4:	2208      	movs	r2, #8
 800d6e6:	6183      	str	r3, [r0, #24]
 800d6e8:	e9c0 3300 	strd	r3, r3, [r0]
 800d6ec:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6f0:	305c      	adds	r0, #92	@ 0x5c
 800d6f2:	f000 f9f9 	bl	800dae8 <memset>
 800d6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d72c <std+0x58>)
 800d6f8:	6224      	str	r4, [r4, #32]
 800d6fa:	6263      	str	r3, [r4, #36]	@ 0x24
 800d6fc:	4b0c      	ldr	r3, [pc, #48]	@ (800d730 <std+0x5c>)
 800d6fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d700:	4b0c      	ldr	r3, [pc, #48]	@ (800d734 <std+0x60>)
 800d702:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d704:	4b0c      	ldr	r3, [pc, #48]	@ (800d738 <std+0x64>)
 800d706:	6323      	str	r3, [r4, #48]	@ 0x30
 800d708:	4b0c      	ldr	r3, [pc, #48]	@ (800d73c <std+0x68>)
 800d70a:	429c      	cmp	r4, r3
 800d70c:	d006      	beq.n	800d71c <std+0x48>
 800d70e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d712:	4294      	cmp	r4, r2
 800d714:	d002      	beq.n	800d71c <std+0x48>
 800d716:	33d0      	adds	r3, #208	@ 0xd0
 800d718:	429c      	cmp	r4, r3
 800d71a:	d105      	bne.n	800d728 <std+0x54>
 800d71c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d724:	f000 ba6c 	b.w	800dc00 <__retarget_lock_init_recursive>
 800d728:	bd10      	pop	{r4, pc}
 800d72a:	bf00      	nop
 800d72c:	0800d939 	.word	0x0800d939
 800d730:	0800d95b 	.word	0x0800d95b
 800d734:	0800d993 	.word	0x0800d993
 800d738:	0800d9b7 	.word	0x0800d9b7
 800d73c:	200006c8 	.word	0x200006c8

0800d740 <stdio_exit_handler>:
 800d740:	4a02      	ldr	r2, [pc, #8]	@ (800d74c <stdio_exit_handler+0xc>)
 800d742:	4903      	ldr	r1, [pc, #12]	@ (800d750 <stdio_exit_handler+0x10>)
 800d744:	4803      	ldr	r0, [pc, #12]	@ (800d754 <stdio_exit_handler+0x14>)
 800d746:	f000 b869 	b.w	800d81c <_fwalk_sglue>
 800d74a:	bf00      	nop
 800d74c:	20000014 	.word	0x20000014
 800d750:	0800f421 	.word	0x0800f421
 800d754:	20000024 	.word	0x20000024

0800d758 <cleanup_stdio>:
 800d758:	6841      	ldr	r1, [r0, #4]
 800d75a:	4b0c      	ldr	r3, [pc, #48]	@ (800d78c <cleanup_stdio+0x34>)
 800d75c:	4299      	cmp	r1, r3
 800d75e:	b510      	push	{r4, lr}
 800d760:	4604      	mov	r4, r0
 800d762:	d001      	beq.n	800d768 <cleanup_stdio+0x10>
 800d764:	f001 fe5c 	bl	800f420 <_fflush_r>
 800d768:	68a1      	ldr	r1, [r4, #8]
 800d76a:	4b09      	ldr	r3, [pc, #36]	@ (800d790 <cleanup_stdio+0x38>)
 800d76c:	4299      	cmp	r1, r3
 800d76e:	d002      	beq.n	800d776 <cleanup_stdio+0x1e>
 800d770:	4620      	mov	r0, r4
 800d772:	f001 fe55 	bl	800f420 <_fflush_r>
 800d776:	68e1      	ldr	r1, [r4, #12]
 800d778:	4b06      	ldr	r3, [pc, #24]	@ (800d794 <cleanup_stdio+0x3c>)
 800d77a:	4299      	cmp	r1, r3
 800d77c:	d004      	beq.n	800d788 <cleanup_stdio+0x30>
 800d77e:	4620      	mov	r0, r4
 800d780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d784:	f001 be4c 	b.w	800f420 <_fflush_r>
 800d788:	bd10      	pop	{r4, pc}
 800d78a:	bf00      	nop
 800d78c:	200006c8 	.word	0x200006c8
 800d790:	20000730 	.word	0x20000730
 800d794:	20000798 	.word	0x20000798

0800d798 <global_stdio_init.part.0>:
 800d798:	b510      	push	{r4, lr}
 800d79a:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c8 <global_stdio_init.part.0+0x30>)
 800d79c:	2104      	movs	r1, #4
 800d79e:	4c0b      	ldr	r4, [pc, #44]	@ (800d7cc <global_stdio_init.part.0+0x34>)
 800d7a0:	4a0b      	ldr	r2, [pc, #44]	@ (800d7d0 <global_stdio_init.part.0+0x38>)
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	f7ff ff94 	bl	800d6d4 <std>
 800d7ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	2109      	movs	r1, #9
 800d7b4:	f7ff ff8e 	bl	800d6d4 <std>
 800d7b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d7bc:	2202      	movs	r2, #2
 800d7be:	2112      	movs	r1, #18
 800d7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7c4:	f7ff bf86 	b.w	800d6d4 <std>
 800d7c8:	20000800 	.word	0x20000800
 800d7cc:	200006c8 	.word	0x200006c8
 800d7d0:	0800d741 	.word	0x0800d741

0800d7d4 <__sfp_lock_acquire>:
 800d7d4:	4801      	ldr	r0, [pc, #4]	@ (800d7dc <__sfp_lock_acquire+0x8>)
 800d7d6:	f000 ba14 	b.w	800dc02 <__retarget_lock_acquire_recursive>
 800d7da:	bf00      	nop
 800d7dc:	20000809 	.word	0x20000809

0800d7e0 <__sfp_lock_release>:
 800d7e0:	4801      	ldr	r0, [pc, #4]	@ (800d7e8 <__sfp_lock_release+0x8>)
 800d7e2:	f000 ba0f 	b.w	800dc04 <__retarget_lock_release_recursive>
 800d7e6:	bf00      	nop
 800d7e8:	20000809 	.word	0x20000809

0800d7ec <__sinit>:
 800d7ec:	b510      	push	{r4, lr}
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	f7ff fff0 	bl	800d7d4 <__sfp_lock_acquire>
 800d7f4:	6a23      	ldr	r3, [r4, #32]
 800d7f6:	b11b      	cbz	r3, 800d800 <__sinit+0x14>
 800d7f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7fc:	f7ff bff0 	b.w	800d7e0 <__sfp_lock_release>
 800d800:	4b04      	ldr	r3, [pc, #16]	@ (800d814 <__sinit+0x28>)
 800d802:	6223      	str	r3, [r4, #32]
 800d804:	4b04      	ldr	r3, [pc, #16]	@ (800d818 <__sinit+0x2c>)
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d1f5      	bne.n	800d7f8 <__sinit+0xc>
 800d80c:	f7ff ffc4 	bl	800d798 <global_stdio_init.part.0>
 800d810:	e7f2      	b.n	800d7f8 <__sinit+0xc>
 800d812:	bf00      	nop
 800d814:	0800d759 	.word	0x0800d759
 800d818:	20000800 	.word	0x20000800

0800d81c <_fwalk_sglue>:
 800d81c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d820:	4607      	mov	r7, r0
 800d822:	4688      	mov	r8, r1
 800d824:	4614      	mov	r4, r2
 800d826:	2600      	movs	r6, #0
 800d828:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d82c:	f1b9 0901 	subs.w	r9, r9, #1
 800d830:	d505      	bpl.n	800d83e <_fwalk_sglue+0x22>
 800d832:	6824      	ldr	r4, [r4, #0]
 800d834:	2c00      	cmp	r4, #0
 800d836:	d1f7      	bne.n	800d828 <_fwalk_sglue+0xc>
 800d838:	4630      	mov	r0, r6
 800d83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d83e:	89ab      	ldrh	r3, [r5, #12]
 800d840:	2b01      	cmp	r3, #1
 800d842:	d907      	bls.n	800d854 <_fwalk_sglue+0x38>
 800d844:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d848:	3301      	adds	r3, #1
 800d84a:	d003      	beq.n	800d854 <_fwalk_sglue+0x38>
 800d84c:	4629      	mov	r1, r5
 800d84e:	4638      	mov	r0, r7
 800d850:	47c0      	blx	r8
 800d852:	4306      	orrs	r6, r0
 800d854:	3568      	adds	r5, #104	@ 0x68
 800d856:	e7e9      	b.n	800d82c <_fwalk_sglue+0x10>

0800d858 <iprintf>:
 800d858:	b40f      	push	{r0, r1, r2, r3}
 800d85a:	b507      	push	{r0, r1, r2, lr}
 800d85c:	4906      	ldr	r1, [pc, #24]	@ (800d878 <iprintf+0x20>)
 800d85e:	ab04      	add	r3, sp, #16
 800d860:	6808      	ldr	r0, [r1, #0]
 800d862:	f853 2b04 	ldr.w	r2, [r3], #4
 800d866:	6881      	ldr	r1, [r0, #8]
 800d868:	9301      	str	r3, [sp, #4]
 800d86a:	f001 fc3d 	bl	800f0e8 <_vfiprintf_r>
 800d86e:	b003      	add	sp, #12
 800d870:	f85d eb04 	ldr.w	lr, [sp], #4
 800d874:	b004      	add	sp, #16
 800d876:	4770      	bx	lr
 800d878:	20000020 	.word	0x20000020

0800d87c <_puts_r>:
 800d87c:	6a03      	ldr	r3, [r0, #32]
 800d87e:	b570      	push	{r4, r5, r6, lr}
 800d880:	4605      	mov	r5, r0
 800d882:	460e      	mov	r6, r1
 800d884:	6884      	ldr	r4, [r0, #8]
 800d886:	b90b      	cbnz	r3, 800d88c <_puts_r+0x10>
 800d888:	f7ff ffb0 	bl	800d7ec <__sinit>
 800d88c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d88e:	07db      	lsls	r3, r3, #31
 800d890:	d405      	bmi.n	800d89e <_puts_r+0x22>
 800d892:	89a3      	ldrh	r3, [r4, #12]
 800d894:	0598      	lsls	r0, r3, #22
 800d896:	d402      	bmi.n	800d89e <_puts_r+0x22>
 800d898:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d89a:	f000 f9b2 	bl	800dc02 <__retarget_lock_acquire_recursive>
 800d89e:	89a3      	ldrh	r3, [r4, #12]
 800d8a0:	0719      	lsls	r1, r3, #28
 800d8a2:	d502      	bpl.n	800d8aa <_puts_r+0x2e>
 800d8a4:	6923      	ldr	r3, [r4, #16]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d135      	bne.n	800d916 <_puts_r+0x9a>
 800d8aa:	4621      	mov	r1, r4
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	f000 f8c5 	bl	800da3c <__swsetup_r>
 800d8b2:	b380      	cbz	r0, 800d916 <_puts_r+0x9a>
 800d8b4:	f04f 35ff 	mov.w	r5, #4294967295
 800d8b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d8ba:	07da      	lsls	r2, r3, #31
 800d8bc:	d405      	bmi.n	800d8ca <_puts_r+0x4e>
 800d8be:	89a3      	ldrh	r3, [r4, #12]
 800d8c0:	059b      	lsls	r3, r3, #22
 800d8c2:	d402      	bmi.n	800d8ca <_puts_r+0x4e>
 800d8c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8c6:	f000 f99d 	bl	800dc04 <__retarget_lock_release_recursive>
 800d8ca:	4628      	mov	r0, r5
 800d8cc:	bd70      	pop	{r4, r5, r6, pc}
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	da04      	bge.n	800d8dc <_puts_r+0x60>
 800d8d2:	69a2      	ldr	r2, [r4, #24]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	dc17      	bgt.n	800d908 <_puts_r+0x8c>
 800d8d8:	290a      	cmp	r1, #10
 800d8da:	d015      	beq.n	800d908 <_puts_r+0x8c>
 800d8dc:	6823      	ldr	r3, [r4, #0]
 800d8de:	1c5a      	adds	r2, r3, #1
 800d8e0:	6022      	str	r2, [r4, #0]
 800d8e2:	7019      	strb	r1, [r3, #0]
 800d8e4:	68a3      	ldr	r3, [r4, #8]
 800d8e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8ea:	3b01      	subs	r3, #1
 800d8ec:	60a3      	str	r3, [r4, #8]
 800d8ee:	2900      	cmp	r1, #0
 800d8f0:	d1ed      	bne.n	800d8ce <_puts_r+0x52>
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	da11      	bge.n	800d91a <_puts_r+0x9e>
 800d8f6:	4622      	mov	r2, r4
 800d8f8:	210a      	movs	r1, #10
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	f000 f85f 	bl	800d9be <__swbuf_r>
 800d900:	3001      	adds	r0, #1
 800d902:	d0d7      	beq.n	800d8b4 <_puts_r+0x38>
 800d904:	250a      	movs	r5, #10
 800d906:	e7d7      	b.n	800d8b8 <_puts_r+0x3c>
 800d908:	4622      	mov	r2, r4
 800d90a:	4628      	mov	r0, r5
 800d90c:	f000 f857 	bl	800d9be <__swbuf_r>
 800d910:	3001      	adds	r0, #1
 800d912:	d1e7      	bne.n	800d8e4 <_puts_r+0x68>
 800d914:	e7ce      	b.n	800d8b4 <_puts_r+0x38>
 800d916:	3e01      	subs	r6, #1
 800d918:	e7e4      	b.n	800d8e4 <_puts_r+0x68>
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	1c5a      	adds	r2, r3, #1
 800d91e:	6022      	str	r2, [r4, #0]
 800d920:	220a      	movs	r2, #10
 800d922:	701a      	strb	r2, [r3, #0]
 800d924:	e7ee      	b.n	800d904 <_puts_r+0x88>
	...

0800d928 <puts>:
 800d928:	4b02      	ldr	r3, [pc, #8]	@ (800d934 <puts+0xc>)
 800d92a:	4601      	mov	r1, r0
 800d92c:	6818      	ldr	r0, [r3, #0]
 800d92e:	f7ff bfa5 	b.w	800d87c <_puts_r>
 800d932:	bf00      	nop
 800d934:	20000020 	.word	0x20000020

0800d938 <__sread>:
 800d938:	b510      	push	{r4, lr}
 800d93a:	460c      	mov	r4, r1
 800d93c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d940:	f000 f900 	bl	800db44 <_read_r>
 800d944:	2800      	cmp	r0, #0
 800d946:	bfab      	itete	ge
 800d948:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d94a:	89a3      	ldrhlt	r3, [r4, #12]
 800d94c:	181b      	addge	r3, r3, r0
 800d94e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d952:	bfac      	ite	ge
 800d954:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d956:	81a3      	strhlt	r3, [r4, #12]
 800d958:	bd10      	pop	{r4, pc}

0800d95a <__swrite>:
 800d95a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d95e:	461f      	mov	r7, r3
 800d960:	898b      	ldrh	r3, [r1, #12]
 800d962:	4605      	mov	r5, r0
 800d964:	460c      	mov	r4, r1
 800d966:	05db      	lsls	r3, r3, #23
 800d968:	4616      	mov	r6, r2
 800d96a:	d505      	bpl.n	800d978 <__swrite+0x1e>
 800d96c:	2302      	movs	r3, #2
 800d96e:	2200      	movs	r2, #0
 800d970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d974:	f000 f8d4 	bl	800db20 <_lseek_r>
 800d978:	89a3      	ldrh	r3, [r4, #12]
 800d97a:	4632      	mov	r2, r6
 800d97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d980:	4628      	mov	r0, r5
 800d982:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d986:	81a3      	strh	r3, [r4, #12]
 800d988:	463b      	mov	r3, r7
 800d98a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d98e:	f000 b8fb 	b.w	800db88 <_write_r>

0800d992 <__sseek>:
 800d992:	b510      	push	{r4, lr}
 800d994:	460c      	mov	r4, r1
 800d996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d99a:	f000 f8c1 	bl	800db20 <_lseek_r>
 800d99e:	1c43      	adds	r3, r0, #1
 800d9a0:	89a3      	ldrh	r3, [r4, #12]
 800d9a2:	bf15      	itete	ne
 800d9a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d9a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d9aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d9ae:	81a3      	strheq	r3, [r4, #12]
 800d9b0:	bf18      	it	ne
 800d9b2:	81a3      	strhne	r3, [r4, #12]
 800d9b4:	bd10      	pop	{r4, pc}

0800d9b6 <__sclose>:
 800d9b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ba:	f000 b8a1 	b.w	800db00 <_close_r>

0800d9be <__swbuf_r>:
 800d9be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9c0:	460e      	mov	r6, r1
 800d9c2:	4614      	mov	r4, r2
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	b118      	cbz	r0, 800d9d0 <__swbuf_r+0x12>
 800d9c8:	6a03      	ldr	r3, [r0, #32]
 800d9ca:	b90b      	cbnz	r3, 800d9d0 <__swbuf_r+0x12>
 800d9cc:	f7ff ff0e 	bl	800d7ec <__sinit>
 800d9d0:	69a3      	ldr	r3, [r4, #24]
 800d9d2:	60a3      	str	r3, [r4, #8]
 800d9d4:	89a3      	ldrh	r3, [r4, #12]
 800d9d6:	071a      	lsls	r2, r3, #28
 800d9d8:	d501      	bpl.n	800d9de <__swbuf_r+0x20>
 800d9da:	6923      	ldr	r3, [r4, #16]
 800d9dc:	b943      	cbnz	r3, 800d9f0 <__swbuf_r+0x32>
 800d9de:	4621      	mov	r1, r4
 800d9e0:	4628      	mov	r0, r5
 800d9e2:	f000 f82b 	bl	800da3c <__swsetup_r>
 800d9e6:	b118      	cbz	r0, 800d9f0 <__swbuf_r+0x32>
 800d9e8:	f04f 37ff 	mov.w	r7, #4294967295
 800d9ec:	4638      	mov	r0, r7
 800d9ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9f0:	6823      	ldr	r3, [r4, #0]
 800d9f2:	b2f6      	uxtb	r6, r6
 800d9f4:	6922      	ldr	r2, [r4, #16]
 800d9f6:	4637      	mov	r7, r6
 800d9f8:	1a98      	subs	r0, r3, r2
 800d9fa:	6963      	ldr	r3, [r4, #20]
 800d9fc:	4283      	cmp	r3, r0
 800d9fe:	dc05      	bgt.n	800da0c <__swbuf_r+0x4e>
 800da00:	4621      	mov	r1, r4
 800da02:	4628      	mov	r0, r5
 800da04:	f001 fd0c 	bl	800f420 <_fflush_r>
 800da08:	2800      	cmp	r0, #0
 800da0a:	d1ed      	bne.n	800d9e8 <__swbuf_r+0x2a>
 800da0c:	68a3      	ldr	r3, [r4, #8]
 800da0e:	3b01      	subs	r3, #1
 800da10:	60a3      	str	r3, [r4, #8]
 800da12:	6823      	ldr	r3, [r4, #0]
 800da14:	1c5a      	adds	r2, r3, #1
 800da16:	6022      	str	r2, [r4, #0]
 800da18:	701e      	strb	r6, [r3, #0]
 800da1a:	1c43      	adds	r3, r0, #1
 800da1c:	6962      	ldr	r2, [r4, #20]
 800da1e:	429a      	cmp	r2, r3
 800da20:	d004      	beq.n	800da2c <__swbuf_r+0x6e>
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	07db      	lsls	r3, r3, #31
 800da26:	d5e1      	bpl.n	800d9ec <__swbuf_r+0x2e>
 800da28:	2e0a      	cmp	r6, #10
 800da2a:	d1df      	bne.n	800d9ec <__swbuf_r+0x2e>
 800da2c:	4621      	mov	r1, r4
 800da2e:	4628      	mov	r0, r5
 800da30:	f001 fcf6 	bl	800f420 <_fflush_r>
 800da34:	2800      	cmp	r0, #0
 800da36:	d0d9      	beq.n	800d9ec <__swbuf_r+0x2e>
 800da38:	e7d6      	b.n	800d9e8 <__swbuf_r+0x2a>
	...

0800da3c <__swsetup_r>:
 800da3c:	b538      	push	{r3, r4, r5, lr}
 800da3e:	4b29      	ldr	r3, [pc, #164]	@ (800dae4 <__swsetup_r+0xa8>)
 800da40:	4605      	mov	r5, r0
 800da42:	460c      	mov	r4, r1
 800da44:	6818      	ldr	r0, [r3, #0]
 800da46:	b118      	cbz	r0, 800da50 <__swsetup_r+0x14>
 800da48:	6a03      	ldr	r3, [r0, #32]
 800da4a:	b90b      	cbnz	r3, 800da50 <__swsetup_r+0x14>
 800da4c:	f7ff fece 	bl	800d7ec <__sinit>
 800da50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da54:	0719      	lsls	r1, r3, #28
 800da56:	d422      	bmi.n	800da9e <__swsetup_r+0x62>
 800da58:	06da      	lsls	r2, r3, #27
 800da5a:	d407      	bmi.n	800da6c <__swsetup_r+0x30>
 800da5c:	2209      	movs	r2, #9
 800da5e:	602a      	str	r2, [r5, #0]
 800da60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da64:	f04f 30ff 	mov.w	r0, #4294967295
 800da68:	81a3      	strh	r3, [r4, #12]
 800da6a:	e033      	b.n	800dad4 <__swsetup_r+0x98>
 800da6c:	0758      	lsls	r0, r3, #29
 800da6e:	d512      	bpl.n	800da96 <__swsetup_r+0x5a>
 800da70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da72:	b141      	cbz	r1, 800da86 <__swsetup_r+0x4a>
 800da74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da78:	4299      	cmp	r1, r3
 800da7a:	d002      	beq.n	800da82 <__swsetup_r+0x46>
 800da7c:	4628      	mov	r0, r5
 800da7e:	f000 ff3d 	bl	800e8fc <_free_r>
 800da82:	2300      	movs	r3, #0
 800da84:	6363      	str	r3, [r4, #52]	@ 0x34
 800da86:	89a3      	ldrh	r3, [r4, #12]
 800da88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da8c:	81a3      	strh	r3, [r4, #12]
 800da8e:	2300      	movs	r3, #0
 800da90:	6063      	str	r3, [r4, #4]
 800da92:	6923      	ldr	r3, [r4, #16]
 800da94:	6023      	str	r3, [r4, #0]
 800da96:	89a3      	ldrh	r3, [r4, #12]
 800da98:	f043 0308 	orr.w	r3, r3, #8
 800da9c:	81a3      	strh	r3, [r4, #12]
 800da9e:	6923      	ldr	r3, [r4, #16]
 800daa0:	b94b      	cbnz	r3, 800dab6 <__swsetup_r+0x7a>
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800daa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daac:	d003      	beq.n	800dab6 <__swsetup_r+0x7a>
 800daae:	4621      	mov	r1, r4
 800dab0:	4628      	mov	r0, r5
 800dab2:	f001 fd02 	bl	800f4ba <__smakebuf_r>
 800dab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daba:	f013 0201 	ands.w	r2, r3, #1
 800dabe:	d00a      	beq.n	800dad6 <__swsetup_r+0x9a>
 800dac0:	2200      	movs	r2, #0
 800dac2:	60a2      	str	r2, [r4, #8]
 800dac4:	6962      	ldr	r2, [r4, #20]
 800dac6:	4252      	negs	r2, r2
 800dac8:	61a2      	str	r2, [r4, #24]
 800daca:	6922      	ldr	r2, [r4, #16]
 800dacc:	b942      	cbnz	r2, 800dae0 <__swsetup_r+0xa4>
 800dace:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dad2:	d1c5      	bne.n	800da60 <__swsetup_r+0x24>
 800dad4:	bd38      	pop	{r3, r4, r5, pc}
 800dad6:	0799      	lsls	r1, r3, #30
 800dad8:	bf58      	it	pl
 800dada:	6962      	ldrpl	r2, [r4, #20]
 800dadc:	60a2      	str	r2, [r4, #8]
 800dade:	e7f4      	b.n	800daca <__swsetup_r+0x8e>
 800dae0:	2000      	movs	r0, #0
 800dae2:	e7f7      	b.n	800dad4 <__swsetup_r+0x98>
 800dae4:	20000020 	.word	0x20000020

0800dae8 <memset>:
 800dae8:	4402      	add	r2, r0
 800daea:	4603      	mov	r3, r0
 800daec:	4293      	cmp	r3, r2
 800daee:	d100      	bne.n	800daf2 <memset+0xa>
 800daf0:	4770      	bx	lr
 800daf2:	f803 1b01 	strb.w	r1, [r3], #1
 800daf6:	e7f9      	b.n	800daec <memset+0x4>

0800daf8 <_localeconv_r>:
 800daf8:	4800      	ldr	r0, [pc, #0]	@ (800dafc <_localeconv_r+0x4>)
 800dafa:	4770      	bx	lr
 800dafc:	20000160 	.word	0x20000160

0800db00 <_close_r>:
 800db00:	b538      	push	{r3, r4, r5, lr}
 800db02:	2300      	movs	r3, #0
 800db04:	4d05      	ldr	r5, [pc, #20]	@ (800db1c <_close_r+0x1c>)
 800db06:	4604      	mov	r4, r0
 800db08:	4608      	mov	r0, r1
 800db0a:	602b      	str	r3, [r5, #0]
 800db0c:	f7f4 fdd9 	bl	80026c2 <_close>
 800db10:	1c43      	adds	r3, r0, #1
 800db12:	d102      	bne.n	800db1a <_close_r+0x1a>
 800db14:	682b      	ldr	r3, [r5, #0]
 800db16:	b103      	cbz	r3, 800db1a <_close_r+0x1a>
 800db18:	6023      	str	r3, [r4, #0]
 800db1a:	bd38      	pop	{r3, r4, r5, pc}
 800db1c:	20000804 	.word	0x20000804

0800db20 <_lseek_r>:
 800db20:	b538      	push	{r3, r4, r5, lr}
 800db22:	4604      	mov	r4, r0
 800db24:	4d06      	ldr	r5, [pc, #24]	@ (800db40 <_lseek_r+0x20>)
 800db26:	4608      	mov	r0, r1
 800db28:	4611      	mov	r1, r2
 800db2a:	2200      	movs	r2, #0
 800db2c:	602a      	str	r2, [r5, #0]
 800db2e:	461a      	mov	r2, r3
 800db30:	f7f4 fdee 	bl	8002710 <_lseek>
 800db34:	1c43      	adds	r3, r0, #1
 800db36:	d102      	bne.n	800db3e <_lseek_r+0x1e>
 800db38:	682b      	ldr	r3, [r5, #0]
 800db3a:	b103      	cbz	r3, 800db3e <_lseek_r+0x1e>
 800db3c:	6023      	str	r3, [r4, #0]
 800db3e:	bd38      	pop	{r3, r4, r5, pc}
 800db40:	20000804 	.word	0x20000804

0800db44 <_read_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4604      	mov	r4, r0
 800db48:	4d06      	ldr	r5, [pc, #24]	@ (800db64 <_read_r+0x20>)
 800db4a:	4608      	mov	r0, r1
 800db4c:	4611      	mov	r1, r2
 800db4e:	2200      	movs	r2, #0
 800db50:	602a      	str	r2, [r5, #0]
 800db52:	461a      	mov	r2, r3
 800db54:	f7f4 fd7c 	bl	8002650 <_read>
 800db58:	1c43      	adds	r3, r0, #1
 800db5a:	d102      	bne.n	800db62 <_read_r+0x1e>
 800db5c:	682b      	ldr	r3, [r5, #0]
 800db5e:	b103      	cbz	r3, 800db62 <_read_r+0x1e>
 800db60:	6023      	str	r3, [r4, #0]
 800db62:	bd38      	pop	{r3, r4, r5, pc}
 800db64:	20000804 	.word	0x20000804

0800db68 <_sbrk_r>:
 800db68:	b538      	push	{r3, r4, r5, lr}
 800db6a:	2300      	movs	r3, #0
 800db6c:	4d05      	ldr	r5, [pc, #20]	@ (800db84 <_sbrk_r+0x1c>)
 800db6e:	4604      	mov	r4, r0
 800db70:	4608      	mov	r0, r1
 800db72:	602b      	str	r3, [r5, #0]
 800db74:	f7f4 fdda 	bl	800272c <_sbrk>
 800db78:	1c43      	adds	r3, r0, #1
 800db7a:	d102      	bne.n	800db82 <_sbrk_r+0x1a>
 800db7c:	682b      	ldr	r3, [r5, #0]
 800db7e:	b103      	cbz	r3, 800db82 <_sbrk_r+0x1a>
 800db80:	6023      	str	r3, [r4, #0]
 800db82:	bd38      	pop	{r3, r4, r5, pc}
 800db84:	20000804 	.word	0x20000804

0800db88 <_write_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	4604      	mov	r4, r0
 800db8c:	4d06      	ldr	r5, [pc, #24]	@ (800dba8 <_write_r+0x20>)
 800db8e:	4608      	mov	r0, r1
 800db90:	4611      	mov	r1, r2
 800db92:	2200      	movs	r2, #0
 800db94:	602a      	str	r2, [r5, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	f7f4 fd77 	bl	800268a <_write>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_write_r+0x1e>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_write_r+0x1e>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	20000804 	.word	0x20000804

0800dbac <__errno>:
 800dbac:	4b01      	ldr	r3, [pc, #4]	@ (800dbb4 <__errno+0x8>)
 800dbae:	6818      	ldr	r0, [r3, #0]
 800dbb0:	4770      	bx	lr
 800dbb2:	bf00      	nop
 800dbb4:	20000020 	.word	0x20000020

0800dbb8 <__libc_init_array>:
 800dbb8:	b570      	push	{r4, r5, r6, lr}
 800dbba:	4d0d      	ldr	r5, [pc, #52]	@ (800dbf0 <__libc_init_array+0x38>)
 800dbbc:	2600      	movs	r6, #0
 800dbbe:	4c0d      	ldr	r4, [pc, #52]	@ (800dbf4 <__libc_init_array+0x3c>)
 800dbc0:	1b64      	subs	r4, r4, r5
 800dbc2:	10a4      	asrs	r4, r4, #2
 800dbc4:	42a6      	cmp	r6, r4
 800dbc6:	d109      	bne.n	800dbdc <__libc_init_array+0x24>
 800dbc8:	4d0b      	ldr	r5, [pc, #44]	@ (800dbf8 <__libc_init_array+0x40>)
 800dbca:	2600      	movs	r6, #0
 800dbcc:	4c0b      	ldr	r4, [pc, #44]	@ (800dbfc <__libc_init_array+0x44>)
 800dbce:	f001 fd83 	bl	800f6d8 <_init>
 800dbd2:	1b64      	subs	r4, r4, r5
 800dbd4:	10a4      	asrs	r4, r4, #2
 800dbd6:	42a6      	cmp	r6, r4
 800dbd8:	d105      	bne.n	800dbe6 <__libc_init_array+0x2e>
 800dbda:	bd70      	pop	{r4, r5, r6, pc}
 800dbdc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbe0:	3601      	adds	r6, #1
 800dbe2:	4798      	blx	r3
 800dbe4:	e7ee      	b.n	800dbc4 <__libc_init_array+0xc>
 800dbe6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbea:	3601      	adds	r6, #1
 800dbec:	4798      	blx	r3
 800dbee:	e7f2      	b.n	800dbd6 <__libc_init_array+0x1e>
 800dbf0:	0800fc64 	.word	0x0800fc64
 800dbf4:	0800fc64 	.word	0x0800fc64
 800dbf8:	0800fc64 	.word	0x0800fc64
 800dbfc:	0800fc68 	.word	0x0800fc68

0800dc00 <__retarget_lock_init_recursive>:
 800dc00:	4770      	bx	lr

0800dc02 <__retarget_lock_acquire_recursive>:
 800dc02:	4770      	bx	lr

0800dc04 <__retarget_lock_release_recursive>:
 800dc04:	4770      	bx	lr

0800dc06 <memchr>:
 800dc06:	b2c9      	uxtb	r1, r1
 800dc08:	4603      	mov	r3, r0
 800dc0a:	4402      	add	r2, r0
 800dc0c:	b510      	push	{r4, lr}
 800dc0e:	4293      	cmp	r3, r2
 800dc10:	4618      	mov	r0, r3
 800dc12:	d101      	bne.n	800dc18 <memchr+0x12>
 800dc14:	2000      	movs	r0, #0
 800dc16:	e003      	b.n	800dc20 <memchr+0x1a>
 800dc18:	7804      	ldrb	r4, [r0, #0]
 800dc1a:	3301      	adds	r3, #1
 800dc1c:	428c      	cmp	r4, r1
 800dc1e:	d1f6      	bne.n	800dc0e <memchr+0x8>
 800dc20:	bd10      	pop	{r4, pc}

0800dc22 <memcpy>:
 800dc22:	440a      	add	r2, r1
 800dc24:	1e43      	subs	r3, r0, #1
 800dc26:	4291      	cmp	r1, r2
 800dc28:	d100      	bne.n	800dc2c <memcpy+0xa>
 800dc2a:	4770      	bx	lr
 800dc2c:	b510      	push	{r4, lr}
 800dc2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc32:	4291      	cmp	r1, r2
 800dc34:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc38:	d1f9      	bne.n	800dc2e <memcpy+0xc>
 800dc3a:	bd10      	pop	{r4, pc}

0800dc3c <quorem>:
 800dc3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc40:	6903      	ldr	r3, [r0, #16]
 800dc42:	4607      	mov	r7, r0
 800dc44:	690c      	ldr	r4, [r1, #16]
 800dc46:	42a3      	cmp	r3, r4
 800dc48:	f2c0 8083 	blt.w	800dd52 <quorem+0x116>
 800dc4c:	3c01      	subs	r4, #1
 800dc4e:	f100 0514 	add.w	r5, r0, #20
 800dc52:	f101 0814 	add.w	r8, r1, #20
 800dc56:	00a3      	lsls	r3, r4, #2
 800dc58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dc60:	9300      	str	r3, [sp, #0]
 800dc62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc66:	9301      	str	r3, [sp, #4]
 800dc68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dc6c:	3301      	adds	r3, #1
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	fbb2 f6f3 	udiv	r6, r2, r3
 800dc74:	d331      	bcc.n	800dcda <quorem+0x9e>
 800dc76:	f04f 0a00 	mov.w	sl, #0
 800dc7a:	46c4      	mov	ip, r8
 800dc7c:	46ae      	mov	lr, r5
 800dc7e:	46d3      	mov	fp, sl
 800dc80:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dc84:	b298      	uxth	r0, r3
 800dc86:	45e1      	cmp	r9, ip
 800dc88:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800dc8c:	fb06 a000 	mla	r0, r6, r0, sl
 800dc90:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800dc94:	b280      	uxth	r0, r0
 800dc96:	fb06 2303 	mla	r3, r6, r3, r2
 800dc9a:	f8de 2000 	ldr.w	r2, [lr]
 800dc9e:	b292      	uxth	r2, r2
 800dca0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dca4:	eba2 0200 	sub.w	r2, r2, r0
 800dca8:	b29b      	uxth	r3, r3
 800dcaa:	f8de 0000 	ldr.w	r0, [lr]
 800dcae:	445a      	add	r2, fp
 800dcb0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dcb4:	b292      	uxth	r2, r2
 800dcb6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dcba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dcbe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dcc2:	f84e 2b04 	str.w	r2, [lr], #4
 800dcc6:	d2db      	bcs.n	800dc80 <quorem+0x44>
 800dcc8:	9b00      	ldr	r3, [sp, #0]
 800dcca:	58eb      	ldr	r3, [r5, r3]
 800dccc:	b92b      	cbnz	r3, 800dcda <quorem+0x9e>
 800dcce:	9b01      	ldr	r3, [sp, #4]
 800dcd0:	3b04      	subs	r3, #4
 800dcd2:	429d      	cmp	r5, r3
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	d330      	bcc.n	800dd3a <quorem+0xfe>
 800dcd8:	613c      	str	r4, [r7, #16]
 800dcda:	4638      	mov	r0, r7
 800dcdc:	f001 f8ce 	bl	800ee7c <__mcmp>
 800dce0:	2800      	cmp	r0, #0
 800dce2:	db26      	blt.n	800dd32 <quorem+0xf6>
 800dce4:	4629      	mov	r1, r5
 800dce6:	2000      	movs	r0, #0
 800dce8:	f858 2b04 	ldr.w	r2, [r8], #4
 800dcec:	f8d1 c000 	ldr.w	ip, [r1]
 800dcf0:	fa1f fe82 	uxth.w	lr, r2
 800dcf4:	45c1      	cmp	r9, r8
 800dcf6:	fa1f f38c 	uxth.w	r3, ip
 800dcfa:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800dcfe:	eba3 030e 	sub.w	r3, r3, lr
 800dd02:	4403      	add	r3, r0
 800dd04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dd08:	b29b      	uxth	r3, r3
 800dd0a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dd0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd12:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dd16:	f841 3b04 	str.w	r3, [r1], #4
 800dd1a:	d2e5      	bcs.n	800dce8 <quorem+0xac>
 800dd1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd24:	b922      	cbnz	r2, 800dd30 <quorem+0xf4>
 800dd26:	3b04      	subs	r3, #4
 800dd28:	429d      	cmp	r5, r3
 800dd2a:	461a      	mov	r2, r3
 800dd2c:	d30b      	bcc.n	800dd46 <quorem+0x10a>
 800dd2e:	613c      	str	r4, [r7, #16]
 800dd30:	3601      	adds	r6, #1
 800dd32:	4630      	mov	r0, r6
 800dd34:	b003      	add	sp, #12
 800dd36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd3a:	6812      	ldr	r2, [r2, #0]
 800dd3c:	3b04      	subs	r3, #4
 800dd3e:	2a00      	cmp	r2, #0
 800dd40:	d1ca      	bne.n	800dcd8 <quorem+0x9c>
 800dd42:	3c01      	subs	r4, #1
 800dd44:	e7c5      	b.n	800dcd2 <quorem+0x96>
 800dd46:	6812      	ldr	r2, [r2, #0]
 800dd48:	3b04      	subs	r3, #4
 800dd4a:	2a00      	cmp	r2, #0
 800dd4c:	d1ef      	bne.n	800dd2e <quorem+0xf2>
 800dd4e:	3c01      	subs	r4, #1
 800dd50:	e7ea      	b.n	800dd28 <quorem+0xec>
 800dd52:	2000      	movs	r0, #0
 800dd54:	e7ee      	b.n	800dd34 <quorem+0xf8>
	...

0800dd58 <_dtoa_r>:
 800dd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd5c:	69c7      	ldr	r7, [r0, #28]
 800dd5e:	b097      	sub	sp, #92	@ 0x5c
 800dd60:	4681      	mov	r9, r0
 800dd62:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dd64:	9107      	str	r1, [sp, #28]
 800dd66:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd68:	9311      	str	r3, [sp, #68]	@ 0x44
 800dd6a:	ec55 4b10 	vmov	r4, r5, d0
 800dd6e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dd72:	b97f      	cbnz	r7, 800dd94 <_dtoa_r+0x3c>
 800dd74:	2010      	movs	r0, #16
 800dd76:	f7fe ff9f 	bl	800ccb8 <malloc>
 800dd7a:	4602      	mov	r2, r0
 800dd7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800dd80:	b920      	cbnz	r0, 800dd8c <_dtoa_r+0x34>
 800dd82:	4ba9      	ldr	r3, [pc, #676]	@ (800e028 <_dtoa_r+0x2d0>)
 800dd84:	21ef      	movs	r1, #239	@ 0xef
 800dd86:	48a9      	ldr	r0, [pc, #676]	@ (800e02c <_dtoa_r+0x2d4>)
 800dd88:	f001 fbf6 	bl	800f578 <__assert_func>
 800dd8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dd90:	6007      	str	r7, [r0, #0]
 800dd92:	60c7      	str	r7, [r0, #12]
 800dd94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd98:	6819      	ldr	r1, [r3, #0]
 800dd9a:	b159      	cbz	r1, 800ddb4 <_dtoa_r+0x5c>
 800dd9c:	685a      	ldr	r2, [r3, #4]
 800dd9e:	2301      	movs	r3, #1
 800dda0:	4648      	mov	r0, r9
 800dda2:	4093      	lsls	r3, r2
 800dda4:	604a      	str	r2, [r1, #4]
 800dda6:	608b      	str	r3, [r1, #8]
 800dda8:	f000 fe32 	bl	800ea10 <_Bfree>
 800ddac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	601a      	str	r2, [r3, #0]
 800ddb4:	1e2b      	subs	r3, r5, #0
 800ddb6:	bfb7      	itett	lt
 800ddb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ddbc:	2300      	movge	r3, #0
 800ddbe:	2201      	movlt	r2, #1
 800ddc0:	9305      	strlt	r3, [sp, #20]
 800ddc2:	bfa8      	it	ge
 800ddc4:	6033      	strge	r3, [r6, #0]
 800ddc6:	9f05      	ldr	r7, [sp, #20]
 800ddc8:	4b99      	ldr	r3, [pc, #612]	@ (800e030 <_dtoa_r+0x2d8>)
 800ddca:	bfb8      	it	lt
 800ddcc:	6032      	strlt	r2, [r6, #0]
 800ddce:	43bb      	bics	r3, r7
 800ddd0:	d112      	bne.n	800ddf8 <_dtoa_r+0xa0>
 800ddd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ddd6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ddd8:	6013      	str	r3, [r2, #0]
 800ddda:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ddde:	4323      	orrs	r3, r4
 800dde0:	f000 855a 	beq.w	800e898 <_dtoa_r+0xb40>
 800dde4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dde6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e044 <_dtoa_r+0x2ec>
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	f000 855c 	beq.w	800e8a8 <_dtoa_r+0xb50>
 800ddf0:	f10a 0303 	add.w	r3, sl, #3
 800ddf4:	f000 bd56 	b.w	800e8a4 <_dtoa_r+0xb4c>
 800ddf8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	2300      	movs	r3, #0
 800de00:	ec51 0b17 	vmov	r0, r1, d7
 800de04:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800de08:	f7f2 fe62 	bl	8000ad0 <__aeabi_dcmpeq>
 800de0c:	4680      	mov	r8, r0
 800de0e:	b158      	cbz	r0, 800de28 <_dtoa_r+0xd0>
 800de10:	2301      	movs	r3, #1
 800de12:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800de14:	6013      	str	r3, [r2, #0]
 800de16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de18:	b113      	cbz	r3, 800de20 <_dtoa_r+0xc8>
 800de1a:	4b86      	ldr	r3, [pc, #536]	@ (800e034 <_dtoa_r+0x2dc>)
 800de1c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800de1e:	6013      	str	r3, [r2, #0]
 800de20:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e048 <_dtoa_r+0x2f0>
 800de24:	f000 bd40 	b.w	800e8a8 <_dtoa_r+0xb50>
 800de28:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800de2c:	aa14      	add	r2, sp, #80	@ 0x50
 800de2e:	a915      	add	r1, sp, #84	@ 0x54
 800de30:	4648      	mov	r0, r9
 800de32:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800de36:	f001 f8d5 	bl	800efe4 <__d2b>
 800de3a:	9002      	str	r0, [sp, #8]
 800de3c:	2e00      	cmp	r6, #0
 800de3e:	d076      	beq.n	800df2e <_dtoa_r+0x1d6>
 800de40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de42:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800de46:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800de4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de4e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800de52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de56:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800de5a:	4619      	mov	r1, r3
 800de5c:	2200      	movs	r2, #0
 800de5e:	4b76      	ldr	r3, [pc, #472]	@ (800e038 <_dtoa_r+0x2e0>)
 800de60:	f7f2 fa16 	bl	8000290 <__aeabi_dsub>
 800de64:	a36a      	add	r3, pc, #424	@ (adr r3, 800e010 <_dtoa_r+0x2b8>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	f7f2 fbc9 	bl	8000600 <__aeabi_dmul>
 800de6e:	a36a      	add	r3, pc, #424	@ (adr r3, 800e018 <_dtoa_r+0x2c0>)
 800de70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de74:	f7f2 fa0e 	bl	8000294 <__adddf3>
 800de78:	4604      	mov	r4, r0
 800de7a:	460d      	mov	r5, r1
 800de7c:	4630      	mov	r0, r6
 800de7e:	f7f2 fb55 	bl	800052c <__aeabi_i2d>
 800de82:	a367      	add	r3, pc, #412	@ (adr r3, 800e020 <_dtoa_r+0x2c8>)
 800de84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de88:	f7f2 fbba 	bl	8000600 <__aeabi_dmul>
 800de8c:	4602      	mov	r2, r0
 800de8e:	460b      	mov	r3, r1
 800de90:	4620      	mov	r0, r4
 800de92:	4629      	mov	r1, r5
 800de94:	f7f2 f9fe 	bl	8000294 <__adddf3>
 800de98:	4604      	mov	r4, r0
 800de9a:	460d      	mov	r5, r1
 800de9c:	f7f2 fe60 	bl	8000b60 <__aeabi_d2iz>
 800dea0:	2200      	movs	r2, #0
 800dea2:	4607      	mov	r7, r0
 800dea4:	2300      	movs	r3, #0
 800dea6:	4620      	mov	r0, r4
 800dea8:	4629      	mov	r1, r5
 800deaa:	f7f2 fe1b 	bl	8000ae4 <__aeabi_dcmplt>
 800deae:	b140      	cbz	r0, 800dec2 <_dtoa_r+0x16a>
 800deb0:	4638      	mov	r0, r7
 800deb2:	f7f2 fb3b 	bl	800052c <__aeabi_i2d>
 800deb6:	4622      	mov	r2, r4
 800deb8:	462b      	mov	r3, r5
 800deba:	f7f2 fe09 	bl	8000ad0 <__aeabi_dcmpeq>
 800debe:	b900      	cbnz	r0, 800dec2 <_dtoa_r+0x16a>
 800dec0:	3f01      	subs	r7, #1
 800dec2:	2f16      	cmp	r7, #22
 800dec4:	d852      	bhi.n	800df6c <_dtoa_r+0x214>
 800dec6:	4b5d      	ldr	r3, [pc, #372]	@ (800e03c <_dtoa_r+0x2e4>)
 800dec8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800decc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ded0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded4:	f7f2 fe06 	bl	8000ae4 <__aeabi_dcmplt>
 800ded8:	2800      	cmp	r0, #0
 800deda:	d049      	beq.n	800df70 <_dtoa_r+0x218>
 800dedc:	3f01      	subs	r7, #1
 800dede:	2300      	movs	r3, #0
 800dee0:	9310      	str	r3, [sp, #64]	@ 0x40
 800dee2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dee4:	1b9b      	subs	r3, r3, r6
 800dee6:	1e5a      	subs	r2, r3, #1
 800dee8:	bf4c      	ite	mi
 800deea:	f1c3 0301 	rsbmi	r3, r3, #1
 800deee:	2300      	movpl	r3, #0
 800def0:	9206      	str	r2, [sp, #24]
 800def2:	bf45      	ittet	mi
 800def4:	9300      	strmi	r3, [sp, #0]
 800def6:	2300      	movmi	r3, #0
 800def8:	9300      	strpl	r3, [sp, #0]
 800defa:	9306      	strmi	r3, [sp, #24]
 800defc:	2f00      	cmp	r7, #0
 800defe:	db39      	blt.n	800df74 <_dtoa_r+0x21c>
 800df00:	9b06      	ldr	r3, [sp, #24]
 800df02:	970d      	str	r7, [sp, #52]	@ 0x34
 800df04:	443b      	add	r3, r7
 800df06:	9306      	str	r3, [sp, #24]
 800df08:	2300      	movs	r3, #0
 800df0a:	9308      	str	r3, [sp, #32]
 800df0c:	9b07      	ldr	r3, [sp, #28]
 800df0e:	2b09      	cmp	r3, #9
 800df10:	d863      	bhi.n	800dfda <_dtoa_r+0x282>
 800df12:	2b05      	cmp	r3, #5
 800df14:	bfc5      	ittet	gt
 800df16:	3b04      	subgt	r3, #4
 800df18:	2400      	movgt	r4, #0
 800df1a:	2401      	movle	r4, #1
 800df1c:	9307      	strgt	r3, [sp, #28]
 800df1e:	9b07      	ldr	r3, [sp, #28]
 800df20:	3b02      	subs	r3, #2
 800df22:	2b03      	cmp	r3, #3
 800df24:	d865      	bhi.n	800dff2 <_dtoa_r+0x29a>
 800df26:	e8df f003 	tbb	[pc, r3]
 800df2a:	5654      	.short	0x5654
 800df2c:	2d39      	.short	0x2d39
 800df2e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800df32:	441e      	add	r6, r3
 800df34:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800df38:	2b20      	cmp	r3, #32
 800df3a:	bfc9      	itett	gt
 800df3c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800df40:	f1c3 0320 	rsble	r3, r3, #32
 800df44:	409f      	lslgt	r7, r3
 800df46:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800df4a:	bfd8      	it	le
 800df4c:	fa04 f003 	lslle.w	r0, r4, r3
 800df50:	f106 36ff 	add.w	r6, r6, #4294967295
 800df54:	bfc4      	itt	gt
 800df56:	fa24 f303 	lsrgt.w	r3, r4, r3
 800df5a:	ea47 0003 	orrgt.w	r0, r7, r3
 800df5e:	f7f2 fad5 	bl	800050c <__aeabi_ui2d>
 800df62:	2201      	movs	r2, #1
 800df64:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800df68:	9212      	str	r2, [sp, #72]	@ 0x48
 800df6a:	e776      	b.n	800de5a <_dtoa_r+0x102>
 800df6c:	2301      	movs	r3, #1
 800df6e:	e7b7      	b.n	800dee0 <_dtoa_r+0x188>
 800df70:	9010      	str	r0, [sp, #64]	@ 0x40
 800df72:	e7b6      	b.n	800dee2 <_dtoa_r+0x18a>
 800df74:	9b00      	ldr	r3, [sp, #0]
 800df76:	1bdb      	subs	r3, r3, r7
 800df78:	9300      	str	r3, [sp, #0]
 800df7a:	427b      	negs	r3, r7
 800df7c:	9308      	str	r3, [sp, #32]
 800df7e:	2300      	movs	r3, #0
 800df80:	930d      	str	r3, [sp, #52]	@ 0x34
 800df82:	e7c3      	b.n	800df0c <_dtoa_r+0x1b4>
 800df84:	2301      	movs	r3, #1
 800df86:	9309      	str	r3, [sp, #36]	@ 0x24
 800df88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df8a:	eb07 0b03 	add.w	fp, r7, r3
 800df8e:	f10b 0301 	add.w	r3, fp, #1
 800df92:	2b01      	cmp	r3, #1
 800df94:	9303      	str	r3, [sp, #12]
 800df96:	bfb8      	it	lt
 800df98:	2301      	movlt	r3, #1
 800df9a:	e006      	b.n	800dfaa <_dtoa_r+0x252>
 800df9c:	2301      	movs	r3, #1
 800df9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	dd28      	ble.n	800dff8 <_dtoa_r+0x2a0>
 800dfa6:	469b      	mov	fp, r3
 800dfa8:	9303      	str	r3, [sp, #12]
 800dfaa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dfae:	2100      	movs	r1, #0
 800dfb0:	2204      	movs	r2, #4
 800dfb2:	f102 0514 	add.w	r5, r2, #20
 800dfb6:	429d      	cmp	r5, r3
 800dfb8:	d926      	bls.n	800e008 <_dtoa_r+0x2b0>
 800dfba:	6041      	str	r1, [r0, #4]
 800dfbc:	4648      	mov	r0, r9
 800dfbe:	f000 fce7 	bl	800e990 <_Balloc>
 800dfc2:	4682      	mov	sl, r0
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	d141      	bne.n	800e04c <_dtoa_r+0x2f4>
 800dfc8:	4b1d      	ldr	r3, [pc, #116]	@ (800e040 <_dtoa_r+0x2e8>)
 800dfca:	4602      	mov	r2, r0
 800dfcc:	f240 11af 	movw	r1, #431	@ 0x1af
 800dfd0:	e6d9      	b.n	800dd86 <_dtoa_r+0x2e>
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	e7e3      	b.n	800df9e <_dtoa_r+0x246>
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	e7d5      	b.n	800df86 <_dtoa_r+0x22e>
 800dfda:	2401      	movs	r4, #1
 800dfdc:	2300      	movs	r3, #0
 800dfde:	9409      	str	r4, [sp, #36]	@ 0x24
 800dfe0:	9307      	str	r3, [sp, #28]
 800dfe2:	f04f 3bff 	mov.w	fp, #4294967295
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	2312      	movs	r3, #18
 800dfea:	f8cd b00c 	str.w	fp, [sp, #12]
 800dfee:	920c      	str	r2, [sp, #48]	@ 0x30
 800dff0:	e7db      	b.n	800dfaa <_dtoa_r+0x252>
 800dff2:	2301      	movs	r3, #1
 800dff4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dff6:	e7f4      	b.n	800dfe2 <_dtoa_r+0x28a>
 800dff8:	f04f 0b01 	mov.w	fp, #1
 800dffc:	465b      	mov	r3, fp
 800dffe:	f8cd b00c 	str.w	fp, [sp, #12]
 800e002:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e006:	e7d0      	b.n	800dfaa <_dtoa_r+0x252>
 800e008:	3101      	adds	r1, #1
 800e00a:	0052      	lsls	r2, r2, #1
 800e00c:	e7d1      	b.n	800dfb2 <_dtoa_r+0x25a>
 800e00e:	bf00      	nop
 800e010:	636f4361 	.word	0x636f4361
 800e014:	3fd287a7 	.word	0x3fd287a7
 800e018:	8b60c8b3 	.word	0x8b60c8b3
 800e01c:	3fc68a28 	.word	0x3fc68a28
 800e020:	509f79fb 	.word	0x509f79fb
 800e024:	3fd34413 	.word	0x3fd34413
 800e028:	0800f929 	.word	0x0800f929
 800e02c:	0800f940 	.word	0x0800f940
 800e030:	7ff00000 	.word	0x7ff00000
 800e034:	0800f8f9 	.word	0x0800f8f9
 800e038:	3ff80000 	.word	0x3ff80000
 800e03c:	0800fa90 	.word	0x0800fa90
 800e040:	0800f998 	.word	0x0800f998
 800e044:	0800f925 	.word	0x0800f925
 800e048:	0800f8f8 	.word	0x0800f8f8
 800e04c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e050:	6018      	str	r0, [r3, #0]
 800e052:	9b03      	ldr	r3, [sp, #12]
 800e054:	2b0e      	cmp	r3, #14
 800e056:	f200 80a1 	bhi.w	800e19c <_dtoa_r+0x444>
 800e05a:	2c00      	cmp	r4, #0
 800e05c:	f000 809e 	beq.w	800e19c <_dtoa_r+0x444>
 800e060:	2f00      	cmp	r7, #0
 800e062:	dd33      	ble.n	800e0cc <_dtoa_r+0x374>
 800e064:	f007 020f 	and.w	r2, r7, #15
 800e068:	4b9b      	ldr	r3, [pc, #620]	@ (800e2d8 <_dtoa_r+0x580>)
 800e06a:	05f8      	lsls	r0, r7, #23
 800e06c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e074:	ed93 7b00 	vldr	d7, [r3]
 800e078:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e07c:	d516      	bpl.n	800e0ac <_dtoa_r+0x354>
 800e07e:	4b97      	ldr	r3, [pc, #604]	@ (800e2dc <_dtoa_r+0x584>)
 800e080:	f004 040f 	and.w	r4, r4, #15
 800e084:	2603      	movs	r6, #3
 800e086:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e08a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e08e:	f7f2 fbe1 	bl	8000854 <__aeabi_ddiv>
 800e092:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e096:	4d91      	ldr	r5, [pc, #580]	@ (800e2dc <_dtoa_r+0x584>)
 800e098:	b954      	cbnz	r4, 800e0b0 <_dtoa_r+0x358>
 800e09a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e09e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0a2:	f7f2 fbd7 	bl	8000854 <__aeabi_ddiv>
 800e0a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0aa:	e028      	b.n	800e0fe <_dtoa_r+0x3a6>
 800e0ac:	2602      	movs	r6, #2
 800e0ae:	e7f2      	b.n	800e096 <_dtoa_r+0x33e>
 800e0b0:	07e1      	lsls	r1, r4, #31
 800e0b2:	d508      	bpl.n	800e0c6 <_dtoa_r+0x36e>
 800e0b4:	3601      	adds	r6, #1
 800e0b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e0ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e0be:	f7f2 fa9f 	bl	8000600 <__aeabi_dmul>
 800e0c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0c6:	1064      	asrs	r4, r4, #1
 800e0c8:	3508      	adds	r5, #8
 800e0ca:	e7e5      	b.n	800e098 <_dtoa_r+0x340>
 800e0cc:	f000 80af 	beq.w	800e22e <_dtoa_r+0x4d6>
 800e0d0:	427c      	negs	r4, r7
 800e0d2:	4b81      	ldr	r3, [pc, #516]	@ (800e2d8 <_dtoa_r+0x580>)
 800e0d4:	4d81      	ldr	r5, [pc, #516]	@ (800e2dc <_dtoa_r+0x584>)
 800e0d6:	2602      	movs	r6, #2
 800e0d8:	f004 020f 	and.w	r2, r4, #15
 800e0dc:	1124      	asrs	r4, r4, #4
 800e0de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ea:	f7f2 fa89 	bl	8000600 <__aeabi_dmul>
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0f4:	2c00      	cmp	r4, #0
 800e0f6:	f040 808f 	bne.w	800e218 <_dtoa_r+0x4c0>
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d1d3      	bne.n	800e0a6 <_dtoa_r+0x34e>
 800e0fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e100:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e104:	2b00      	cmp	r3, #0
 800e106:	f000 8094 	beq.w	800e232 <_dtoa_r+0x4da>
 800e10a:	2200      	movs	r2, #0
 800e10c:	4b74      	ldr	r3, [pc, #464]	@ (800e2e0 <_dtoa_r+0x588>)
 800e10e:	4620      	mov	r0, r4
 800e110:	4629      	mov	r1, r5
 800e112:	f7f2 fce7 	bl	8000ae4 <__aeabi_dcmplt>
 800e116:	2800      	cmp	r0, #0
 800e118:	f000 808b 	beq.w	800e232 <_dtoa_r+0x4da>
 800e11c:	9b03      	ldr	r3, [sp, #12]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f000 8087 	beq.w	800e232 <_dtoa_r+0x4da>
 800e124:	f1bb 0f00 	cmp.w	fp, #0
 800e128:	dd34      	ble.n	800e194 <_dtoa_r+0x43c>
 800e12a:	4620      	mov	r0, r4
 800e12c:	f107 38ff 	add.w	r8, r7, #4294967295
 800e130:	3601      	adds	r6, #1
 800e132:	465c      	mov	r4, fp
 800e134:	2200      	movs	r2, #0
 800e136:	4b6b      	ldr	r3, [pc, #428]	@ (800e2e4 <_dtoa_r+0x58c>)
 800e138:	4629      	mov	r1, r5
 800e13a:	f7f2 fa61 	bl	8000600 <__aeabi_dmul>
 800e13e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e142:	4630      	mov	r0, r6
 800e144:	f7f2 f9f2 	bl	800052c <__aeabi_i2d>
 800e148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e14c:	f7f2 fa58 	bl	8000600 <__aeabi_dmul>
 800e150:	2200      	movs	r2, #0
 800e152:	4b65      	ldr	r3, [pc, #404]	@ (800e2e8 <_dtoa_r+0x590>)
 800e154:	f7f2 f89e 	bl	8000294 <__adddf3>
 800e158:	4605      	mov	r5, r0
 800e15a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e15e:	2c00      	cmp	r4, #0
 800e160:	d16a      	bne.n	800e238 <_dtoa_r+0x4e0>
 800e162:	2200      	movs	r2, #0
 800e164:	4b61      	ldr	r3, [pc, #388]	@ (800e2ec <_dtoa_r+0x594>)
 800e166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e16a:	f7f2 f891 	bl	8000290 <__aeabi_dsub>
 800e16e:	4602      	mov	r2, r0
 800e170:	460b      	mov	r3, r1
 800e172:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e176:	462a      	mov	r2, r5
 800e178:	4633      	mov	r3, r6
 800e17a:	f7f2 fcd1 	bl	8000b20 <__aeabi_dcmpgt>
 800e17e:	2800      	cmp	r0, #0
 800e180:	f040 8298 	bne.w	800e6b4 <_dtoa_r+0x95c>
 800e184:	462a      	mov	r2, r5
 800e186:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e18a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e18e:	f7f2 fca9 	bl	8000ae4 <__aeabi_dcmplt>
 800e192:	bb38      	cbnz	r0, 800e1e4 <_dtoa_r+0x48c>
 800e194:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e198:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e19c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	f2c0 8157 	blt.w	800e452 <_dtoa_r+0x6fa>
 800e1a4:	2f0e      	cmp	r7, #14
 800e1a6:	f300 8154 	bgt.w	800e452 <_dtoa_r+0x6fa>
 800e1aa:	4b4b      	ldr	r3, [pc, #300]	@ (800e2d8 <_dtoa_r+0x580>)
 800e1ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e1b0:	ed93 7b00 	vldr	d7, [r3]
 800e1b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	ed8d 7b00 	vstr	d7, [sp]
 800e1bc:	f280 80e5 	bge.w	800e38a <_dtoa_r+0x632>
 800e1c0:	9b03      	ldr	r3, [sp, #12]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	f300 80e1 	bgt.w	800e38a <_dtoa_r+0x632>
 800e1c8:	d10c      	bne.n	800e1e4 <_dtoa_r+0x48c>
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	4b47      	ldr	r3, [pc, #284]	@ (800e2ec <_dtoa_r+0x594>)
 800e1ce:	ec51 0b17 	vmov	r0, r1, d7
 800e1d2:	f7f2 fa15 	bl	8000600 <__aeabi_dmul>
 800e1d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1da:	f7f2 fc97 	bl	8000b0c <__aeabi_dcmpge>
 800e1de:	2800      	cmp	r0, #0
 800e1e0:	f000 8266 	beq.w	800e6b0 <_dtoa_r+0x958>
 800e1e4:	2400      	movs	r4, #0
 800e1e6:	4625      	mov	r5, r4
 800e1e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1ea:	4656      	mov	r6, sl
 800e1ec:	ea6f 0803 	mvn.w	r8, r3
 800e1f0:	2700      	movs	r7, #0
 800e1f2:	4621      	mov	r1, r4
 800e1f4:	4648      	mov	r0, r9
 800e1f6:	f000 fc0b 	bl	800ea10 <_Bfree>
 800e1fa:	2d00      	cmp	r5, #0
 800e1fc:	f000 80bd 	beq.w	800e37a <_dtoa_r+0x622>
 800e200:	b12f      	cbz	r7, 800e20e <_dtoa_r+0x4b6>
 800e202:	42af      	cmp	r7, r5
 800e204:	d003      	beq.n	800e20e <_dtoa_r+0x4b6>
 800e206:	4639      	mov	r1, r7
 800e208:	4648      	mov	r0, r9
 800e20a:	f000 fc01 	bl	800ea10 <_Bfree>
 800e20e:	4629      	mov	r1, r5
 800e210:	4648      	mov	r0, r9
 800e212:	f000 fbfd 	bl	800ea10 <_Bfree>
 800e216:	e0b0      	b.n	800e37a <_dtoa_r+0x622>
 800e218:	07e2      	lsls	r2, r4, #31
 800e21a:	d505      	bpl.n	800e228 <_dtoa_r+0x4d0>
 800e21c:	3601      	adds	r6, #1
 800e21e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e222:	f7f2 f9ed 	bl	8000600 <__aeabi_dmul>
 800e226:	2301      	movs	r3, #1
 800e228:	1064      	asrs	r4, r4, #1
 800e22a:	3508      	adds	r5, #8
 800e22c:	e762      	b.n	800e0f4 <_dtoa_r+0x39c>
 800e22e:	2602      	movs	r6, #2
 800e230:	e765      	b.n	800e0fe <_dtoa_r+0x3a6>
 800e232:	46b8      	mov	r8, r7
 800e234:	9c03      	ldr	r4, [sp, #12]
 800e236:	e784      	b.n	800e142 <_dtoa_r+0x3ea>
 800e238:	4b27      	ldr	r3, [pc, #156]	@ (800e2d8 <_dtoa_r+0x580>)
 800e23a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e23c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e240:	4454      	add	r4, sl
 800e242:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e246:	2900      	cmp	r1, #0
 800e248:	d054      	beq.n	800e2f4 <_dtoa_r+0x59c>
 800e24a:	2000      	movs	r0, #0
 800e24c:	4928      	ldr	r1, [pc, #160]	@ (800e2f0 <_dtoa_r+0x598>)
 800e24e:	f7f2 fb01 	bl	8000854 <__aeabi_ddiv>
 800e252:	4633      	mov	r3, r6
 800e254:	4656      	mov	r6, sl
 800e256:	462a      	mov	r2, r5
 800e258:	f7f2 f81a 	bl	8000290 <__aeabi_dsub>
 800e25c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e260:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e264:	f7f2 fc7c 	bl	8000b60 <__aeabi_d2iz>
 800e268:	4605      	mov	r5, r0
 800e26a:	f7f2 f95f 	bl	800052c <__aeabi_i2d>
 800e26e:	4602      	mov	r2, r0
 800e270:	460b      	mov	r3, r1
 800e272:	3530      	adds	r5, #48	@ 0x30
 800e274:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e278:	f7f2 f80a 	bl	8000290 <__aeabi_dsub>
 800e27c:	4602      	mov	r2, r0
 800e27e:	460b      	mov	r3, r1
 800e280:	f806 5b01 	strb.w	r5, [r6], #1
 800e284:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e288:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e28c:	f7f2 fc2a 	bl	8000ae4 <__aeabi_dcmplt>
 800e290:	2800      	cmp	r0, #0
 800e292:	d172      	bne.n	800e37a <_dtoa_r+0x622>
 800e294:	2000      	movs	r0, #0
 800e296:	4912      	ldr	r1, [pc, #72]	@ (800e2e0 <_dtoa_r+0x588>)
 800e298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e29c:	f7f1 fff8 	bl	8000290 <__aeabi_dsub>
 800e2a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e2a4:	f7f2 fc1e 	bl	8000ae4 <__aeabi_dcmplt>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	f040 80b4 	bne.w	800e416 <_dtoa_r+0x6be>
 800e2ae:	42a6      	cmp	r6, r4
 800e2b0:	f43f af70 	beq.w	800e194 <_dtoa_r+0x43c>
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	4b0b      	ldr	r3, [pc, #44]	@ (800e2e4 <_dtoa_r+0x58c>)
 800e2b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e2bc:	f7f2 f9a0 	bl	8000600 <__aeabi_dmul>
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	4b08      	ldr	r3, [pc, #32]	@ (800e2e4 <_dtoa_r+0x58c>)
 800e2c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2cc:	f7f2 f998 	bl	8000600 <__aeabi_dmul>
 800e2d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2d4:	e7c4      	b.n	800e260 <_dtoa_r+0x508>
 800e2d6:	bf00      	nop
 800e2d8:	0800fa90 	.word	0x0800fa90
 800e2dc:	0800fa68 	.word	0x0800fa68
 800e2e0:	3ff00000 	.word	0x3ff00000
 800e2e4:	40240000 	.word	0x40240000
 800e2e8:	401c0000 	.word	0x401c0000
 800e2ec:	40140000 	.word	0x40140000
 800e2f0:	3fe00000 	.word	0x3fe00000
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	4656      	mov	r6, sl
 800e2f8:	4628      	mov	r0, r5
 800e2fa:	f7f2 f981 	bl	8000600 <__aeabi_dmul>
 800e2fe:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e300:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e308:	f7f2 fc2a 	bl	8000b60 <__aeabi_d2iz>
 800e30c:	4605      	mov	r5, r0
 800e30e:	f7f2 f90d 	bl	800052c <__aeabi_i2d>
 800e312:	4602      	mov	r2, r0
 800e314:	3530      	adds	r5, #48	@ 0x30
 800e316:	460b      	mov	r3, r1
 800e318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e31c:	f7f1 ffb8 	bl	8000290 <__aeabi_dsub>
 800e320:	f806 5b01 	strb.w	r5, [r6], #1
 800e324:	4602      	mov	r2, r0
 800e326:	460b      	mov	r3, r1
 800e328:	42a6      	cmp	r6, r4
 800e32a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e32e:	f04f 0200 	mov.w	r2, #0
 800e332:	d124      	bne.n	800e37e <_dtoa_r+0x626>
 800e334:	4baf      	ldr	r3, [pc, #700]	@ (800e5f4 <_dtoa_r+0x89c>)
 800e336:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e33a:	f7f1 ffab 	bl	8000294 <__adddf3>
 800e33e:	4602      	mov	r2, r0
 800e340:	460b      	mov	r3, r1
 800e342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e346:	f7f2 fbeb 	bl	8000b20 <__aeabi_dcmpgt>
 800e34a:	2800      	cmp	r0, #0
 800e34c:	d163      	bne.n	800e416 <_dtoa_r+0x6be>
 800e34e:	2000      	movs	r0, #0
 800e350:	49a8      	ldr	r1, [pc, #672]	@ (800e5f4 <_dtoa_r+0x89c>)
 800e352:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e356:	f7f1 ff9b 	bl	8000290 <__aeabi_dsub>
 800e35a:	4602      	mov	r2, r0
 800e35c:	460b      	mov	r3, r1
 800e35e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e362:	f7f2 fbbf 	bl	8000ae4 <__aeabi_dcmplt>
 800e366:	2800      	cmp	r0, #0
 800e368:	f43f af14 	beq.w	800e194 <_dtoa_r+0x43c>
 800e36c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e36e:	1e73      	subs	r3, r6, #1
 800e370:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e372:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e376:	2b30      	cmp	r3, #48	@ 0x30
 800e378:	d0f8      	beq.n	800e36c <_dtoa_r+0x614>
 800e37a:	4647      	mov	r7, r8
 800e37c:	e03b      	b.n	800e3f6 <_dtoa_r+0x69e>
 800e37e:	4b9e      	ldr	r3, [pc, #632]	@ (800e5f8 <_dtoa_r+0x8a0>)
 800e380:	f7f2 f93e 	bl	8000600 <__aeabi_dmul>
 800e384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e388:	e7bc      	b.n	800e304 <_dtoa_r+0x5ac>
 800e38a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e38e:	4656      	mov	r6, sl
 800e390:	4620      	mov	r0, r4
 800e392:	4629      	mov	r1, r5
 800e394:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e398:	f7f2 fa5c 	bl	8000854 <__aeabi_ddiv>
 800e39c:	f7f2 fbe0 	bl	8000b60 <__aeabi_d2iz>
 800e3a0:	4680      	mov	r8, r0
 800e3a2:	f7f2 f8c3 	bl	800052c <__aeabi_i2d>
 800e3a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3aa:	f7f2 f929 	bl	8000600 <__aeabi_dmul>
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	4620      	mov	r0, r4
 800e3b2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e3b6:	460b      	mov	r3, r1
 800e3b8:	4629      	mov	r1, r5
 800e3ba:	f7f1 ff69 	bl	8000290 <__aeabi_dsub>
 800e3be:	9d03      	ldr	r5, [sp, #12]
 800e3c0:	f806 4b01 	strb.w	r4, [r6], #1
 800e3c4:	eba6 040a 	sub.w	r4, r6, sl
 800e3c8:	4602      	mov	r2, r0
 800e3ca:	460b      	mov	r3, r1
 800e3cc:	42a5      	cmp	r5, r4
 800e3ce:	d133      	bne.n	800e438 <_dtoa_r+0x6e0>
 800e3d0:	f7f1 ff60 	bl	8000294 <__adddf3>
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	460d      	mov	r5, r1
 800e3d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3dc:	f7f2 fba0 	bl	8000b20 <__aeabi_dcmpgt>
 800e3e0:	b9c0      	cbnz	r0, 800e414 <_dtoa_r+0x6bc>
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	4629      	mov	r1, r5
 800e3e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3ea:	f7f2 fb71 	bl	8000ad0 <__aeabi_dcmpeq>
 800e3ee:	b110      	cbz	r0, 800e3f6 <_dtoa_r+0x69e>
 800e3f0:	f018 0f01 	tst.w	r8, #1
 800e3f4:	d10e      	bne.n	800e414 <_dtoa_r+0x6bc>
 800e3f6:	9902      	ldr	r1, [sp, #8]
 800e3f8:	4648      	mov	r0, r9
 800e3fa:	f000 fb09 	bl	800ea10 <_Bfree>
 800e3fe:	2300      	movs	r3, #0
 800e400:	3701      	adds	r7, #1
 800e402:	7033      	strb	r3, [r6, #0]
 800e404:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e406:	601f      	str	r7, [r3, #0]
 800e408:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	f000 824c 	beq.w	800e8a8 <_dtoa_r+0xb50>
 800e410:	601e      	str	r6, [r3, #0]
 800e412:	e249      	b.n	800e8a8 <_dtoa_r+0xb50>
 800e414:	46b8      	mov	r8, r7
 800e416:	4633      	mov	r3, r6
 800e418:	461e      	mov	r6, r3
 800e41a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e41e:	2a39      	cmp	r2, #57	@ 0x39
 800e420:	d106      	bne.n	800e430 <_dtoa_r+0x6d8>
 800e422:	459a      	cmp	sl, r3
 800e424:	d1f8      	bne.n	800e418 <_dtoa_r+0x6c0>
 800e426:	2230      	movs	r2, #48	@ 0x30
 800e428:	f108 0801 	add.w	r8, r8, #1
 800e42c:	f88a 2000 	strb.w	r2, [sl]
 800e430:	781a      	ldrb	r2, [r3, #0]
 800e432:	3201      	adds	r2, #1
 800e434:	701a      	strb	r2, [r3, #0]
 800e436:	e7a0      	b.n	800e37a <_dtoa_r+0x622>
 800e438:	2200      	movs	r2, #0
 800e43a:	4b6f      	ldr	r3, [pc, #444]	@ (800e5f8 <_dtoa_r+0x8a0>)
 800e43c:	f7f2 f8e0 	bl	8000600 <__aeabi_dmul>
 800e440:	2200      	movs	r2, #0
 800e442:	2300      	movs	r3, #0
 800e444:	4604      	mov	r4, r0
 800e446:	460d      	mov	r5, r1
 800e448:	f7f2 fb42 	bl	8000ad0 <__aeabi_dcmpeq>
 800e44c:	2800      	cmp	r0, #0
 800e44e:	d09f      	beq.n	800e390 <_dtoa_r+0x638>
 800e450:	e7d1      	b.n	800e3f6 <_dtoa_r+0x69e>
 800e452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e454:	2a00      	cmp	r2, #0
 800e456:	f000 80ea 	beq.w	800e62e <_dtoa_r+0x8d6>
 800e45a:	9a07      	ldr	r2, [sp, #28]
 800e45c:	2a01      	cmp	r2, #1
 800e45e:	f300 80cd 	bgt.w	800e5fc <_dtoa_r+0x8a4>
 800e462:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e464:	2a00      	cmp	r2, #0
 800e466:	f000 80c1 	beq.w	800e5ec <_dtoa_r+0x894>
 800e46a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e46e:	9c08      	ldr	r4, [sp, #32]
 800e470:	9e00      	ldr	r6, [sp, #0]
 800e472:	9a00      	ldr	r2, [sp, #0]
 800e474:	2101      	movs	r1, #1
 800e476:	4648      	mov	r0, r9
 800e478:	441a      	add	r2, r3
 800e47a:	9200      	str	r2, [sp, #0]
 800e47c:	9a06      	ldr	r2, [sp, #24]
 800e47e:	441a      	add	r2, r3
 800e480:	9206      	str	r2, [sp, #24]
 800e482:	f000 fb7b 	bl	800eb7c <__i2b>
 800e486:	4605      	mov	r5, r0
 800e488:	b166      	cbz	r6, 800e4a4 <_dtoa_r+0x74c>
 800e48a:	9b06      	ldr	r3, [sp, #24]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	dd09      	ble.n	800e4a4 <_dtoa_r+0x74c>
 800e490:	42b3      	cmp	r3, r6
 800e492:	9a00      	ldr	r2, [sp, #0]
 800e494:	bfa8      	it	ge
 800e496:	4633      	movge	r3, r6
 800e498:	1ad2      	subs	r2, r2, r3
 800e49a:	1af6      	subs	r6, r6, r3
 800e49c:	9200      	str	r2, [sp, #0]
 800e49e:	9a06      	ldr	r2, [sp, #24]
 800e4a0:	1ad3      	subs	r3, r2, r3
 800e4a2:	9306      	str	r3, [sp, #24]
 800e4a4:	9b08      	ldr	r3, [sp, #32]
 800e4a6:	b30b      	cbz	r3, 800e4ec <_dtoa_r+0x794>
 800e4a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	f000 80c6 	beq.w	800e63c <_dtoa_r+0x8e4>
 800e4b0:	2c00      	cmp	r4, #0
 800e4b2:	f000 80c0 	beq.w	800e636 <_dtoa_r+0x8de>
 800e4b6:	4629      	mov	r1, r5
 800e4b8:	4622      	mov	r2, r4
 800e4ba:	4648      	mov	r0, r9
 800e4bc:	f000 fc18 	bl	800ecf0 <__pow5mult>
 800e4c0:	9a02      	ldr	r2, [sp, #8]
 800e4c2:	4601      	mov	r1, r0
 800e4c4:	4605      	mov	r5, r0
 800e4c6:	4648      	mov	r0, r9
 800e4c8:	f000 fb6e 	bl	800eba8 <__multiply>
 800e4cc:	9902      	ldr	r1, [sp, #8]
 800e4ce:	4680      	mov	r8, r0
 800e4d0:	4648      	mov	r0, r9
 800e4d2:	f000 fa9d 	bl	800ea10 <_Bfree>
 800e4d6:	9b08      	ldr	r3, [sp, #32]
 800e4d8:	1b1b      	subs	r3, r3, r4
 800e4da:	9308      	str	r3, [sp, #32]
 800e4dc:	f000 80b1 	beq.w	800e642 <_dtoa_r+0x8ea>
 800e4e0:	9a08      	ldr	r2, [sp, #32]
 800e4e2:	4641      	mov	r1, r8
 800e4e4:	4648      	mov	r0, r9
 800e4e6:	f000 fc03 	bl	800ecf0 <__pow5mult>
 800e4ea:	9002      	str	r0, [sp, #8]
 800e4ec:	2101      	movs	r1, #1
 800e4ee:	4648      	mov	r0, r9
 800e4f0:	f000 fb44 	bl	800eb7c <__i2b>
 800e4f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4f6:	4604      	mov	r4, r0
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f000 81d9 	beq.w	800e8b0 <_dtoa_r+0xb58>
 800e4fe:	461a      	mov	r2, r3
 800e500:	4601      	mov	r1, r0
 800e502:	4648      	mov	r0, r9
 800e504:	f000 fbf4 	bl	800ecf0 <__pow5mult>
 800e508:	9b07      	ldr	r3, [sp, #28]
 800e50a:	4604      	mov	r4, r0
 800e50c:	2b01      	cmp	r3, #1
 800e50e:	f300 809f 	bgt.w	800e650 <_dtoa_r+0x8f8>
 800e512:	9b04      	ldr	r3, [sp, #16]
 800e514:	2b00      	cmp	r3, #0
 800e516:	f040 8097 	bne.w	800e648 <_dtoa_r+0x8f0>
 800e51a:	9b05      	ldr	r3, [sp, #20]
 800e51c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e520:	2b00      	cmp	r3, #0
 800e522:	f040 8093 	bne.w	800e64c <_dtoa_r+0x8f4>
 800e526:	9b05      	ldr	r3, [sp, #20]
 800e528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e52c:	0d1b      	lsrs	r3, r3, #20
 800e52e:	051b      	lsls	r3, r3, #20
 800e530:	b133      	cbz	r3, 800e540 <_dtoa_r+0x7e8>
 800e532:	9b00      	ldr	r3, [sp, #0]
 800e534:	3301      	adds	r3, #1
 800e536:	9300      	str	r3, [sp, #0]
 800e538:	9b06      	ldr	r3, [sp, #24]
 800e53a:	3301      	adds	r3, #1
 800e53c:	9306      	str	r3, [sp, #24]
 800e53e:	2301      	movs	r3, #1
 800e540:	9308      	str	r3, [sp, #32]
 800e542:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e544:	2b00      	cmp	r3, #0
 800e546:	f000 81b9 	beq.w	800e8bc <_dtoa_r+0xb64>
 800e54a:	6923      	ldr	r3, [r4, #16]
 800e54c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e550:	6918      	ldr	r0, [r3, #16]
 800e552:	f000 fac7 	bl	800eae4 <__hi0bits>
 800e556:	f1c0 0020 	rsb	r0, r0, #32
 800e55a:	9b06      	ldr	r3, [sp, #24]
 800e55c:	4418      	add	r0, r3
 800e55e:	f010 001f 	ands.w	r0, r0, #31
 800e562:	f000 8082 	beq.w	800e66a <_dtoa_r+0x912>
 800e566:	f1c0 0320 	rsb	r3, r0, #32
 800e56a:	2b04      	cmp	r3, #4
 800e56c:	dd73      	ble.n	800e656 <_dtoa_r+0x8fe>
 800e56e:	f1c0 001c 	rsb	r0, r0, #28
 800e572:	9b00      	ldr	r3, [sp, #0]
 800e574:	4403      	add	r3, r0
 800e576:	4406      	add	r6, r0
 800e578:	9300      	str	r3, [sp, #0]
 800e57a:	9b06      	ldr	r3, [sp, #24]
 800e57c:	4403      	add	r3, r0
 800e57e:	9306      	str	r3, [sp, #24]
 800e580:	9b00      	ldr	r3, [sp, #0]
 800e582:	2b00      	cmp	r3, #0
 800e584:	dd05      	ble.n	800e592 <_dtoa_r+0x83a>
 800e586:	461a      	mov	r2, r3
 800e588:	9902      	ldr	r1, [sp, #8]
 800e58a:	4648      	mov	r0, r9
 800e58c:	f000 fc0a 	bl	800eda4 <__lshift>
 800e590:	9002      	str	r0, [sp, #8]
 800e592:	9b06      	ldr	r3, [sp, #24]
 800e594:	2b00      	cmp	r3, #0
 800e596:	dd05      	ble.n	800e5a4 <_dtoa_r+0x84c>
 800e598:	4621      	mov	r1, r4
 800e59a:	461a      	mov	r2, r3
 800e59c:	4648      	mov	r0, r9
 800e59e:	f000 fc01 	bl	800eda4 <__lshift>
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d061      	beq.n	800e66e <_dtoa_r+0x916>
 800e5aa:	4621      	mov	r1, r4
 800e5ac:	9802      	ldr	r0, [sp, #8]
 800e5ae:	f000 fc65 	bl	800ee7c <__mcmp>
 800e5b2:	2800      	cmp	r0, #0
 800e5b4:	da5b      	bge.n	800e66e <_dtoa_r+0x916>
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	220a      	movs	r2, #10
 800e5ba:	9902      	ldr	r1, [sp, #8]
 800e5bc:	4648      	mov	r0, r9
 800e5be:	f000 fa49 	bl	800ea54 <__multadd>
 800e5c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5c4:	f107 38ff 	add.w	r8, r7, #4294967295
 800e5c8:	9002      	str	r0, [sp, #8]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f000 8178 	beq.w	800e8c0 <_dtoa_r+0xb68>
 800e5d0:	4629      	mov	r1, r5
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	220a      	movs	r2, #10
 800e5d6:	4648      	mov	r0, r9
 800e5d8:	f000 fa3c 	bl	800ea54 <__multadd>
 800e5dc:	f1bb 0f00 	cmp.w	fp, #0
 800e5e0:	4605      	mov	r5, r0
 800e5e2:	dc6f      	bgt.n	800e6c4 <_dtoa_r+0x96c>
 800e5e4:	9b07      	ldr	r3, [sp, #28]
 800e5e6:	2b02      	cmp	r3, #2
 800e5e8:	dc49      	bgt.n	800e67e <_dtoa_r+0x926>
 800e5ea:	e06b      	b.n	800e6c4 <_dtoa_r+0x96c>
 800e5ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e5ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e5f2:	e73c      	b.n	800e46e <_dtoa_r+0x716>
 800e5f4:	3fe00000 	.word	0x3fe00000
 800e5f8:	40240000 	.word	0x40240000
 800e5fc:	9b03      	ldr	r3, [sp, #12]
 800e5fe:	1e5c      	subs	r4, r3, #1
 800e600:	9b08      	ldr	r3, [sp, #32]
 800e602:	42a3      	cmp	r3, r4
 800e604:	db09      	blt.n	800e61a <_dtoa_r+0x8c2>
 800e606:	1b1c      	subs	r4, r3, r4
 800e608:	9b03      	ldr	r3, [sp, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	f6bf af30 	bge.w	800e470 <_dtoa_r+0x718>
 800e610:	9b00      	ldr	r3, [sp, #0]
 800e612:	9a03      	ldr	r2, [sp, #12]
 800e614:	1a9e      	subs	r6, r3, r2
 800e616:	2300      	movs	r3, #0
 800e618:	e72b      	b.n	800e472 <_dtoa_r+0x71a>
 800e61a:	9b08      	ldr	r3, [sp, #32]
 800e61c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e61e:	1ae3      	subs	r3, r4, r3
 800e620:	9408      	str	r4, [sp, #32]
 800e622:	9e00      	ldr	r6, [sp, #0]
 800e624:	2400      	movs	r4, #0
 800e626:	441a      	add	r2, r3
 800e628:	9b03      	ldr	r3, [sp, #12]
 800e62a:	920d      	str	r2, [sp, #52]	@ 0x34
 800e62c:	e721      	b.n	800e472 <_dtoa_r+0x71a>
 800e62e:	9c08      	ldr	r4, [sp, #32]
 800e630:	9e00      	ldr	r6, [sp, #0]
 800e632:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e634:	e728      	b.n	800e488 <_dtoa_r+0x730>
 800e636:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e63a:	e751      	b.n	800e4e0 <_dtoa_r+0x788>
 800e63c:	9a08      	ldr	r2, [sp, #32]
 800e63e:	9902      	ldr	r1, [sp, #8]
 800e640:	e750      	b.n	800e4e4 <_dtoa_r+0x78c>
 800e642:	f8cd 8008 	str.w	r8, [sp, #8]
 800e646:	e751      	b.n	800e4ec <_dtoa_r+0x794>
 800e648:	2300      	movs	r3, #0
 800e64a:	e779      	b.n	800e540 <_dtoa_r+0x7e8>
 800e64c:	9b04      	ldr	r3, [sp, #16]
 800e64e:	e777      	b.n	800e540 <_dtoa_r+0x7e8>
 800e650:	2300      	movs	r3, #0
 800e652:	9308      	str	r3, [sp, #32]
 800e654:	e779      	b.n	800e54a <_dtoa_r+0x7f2>
 800e656:	d093      	beq.n	800e580 <_dtoa_r+0x828>
 800e658:	331c      	adds	r3, #28
 800e65a:	9a00      	ldr	r2, [sp, #0]
 800e65c:	441a      	add	r2, r3
 800e65e:	441e      	add	r6, r3
 800e660:	9200      	str	r2, [sp, #0]
 800e662:	9a06      	ldr	r2, [sp, #24]
 800e664:	441a      	add	r2, r3
 800e666:	9206      	str	r2, [sp, #24]
 800e668:	e78a      	b.n	800e580 <_dtoa_r+0x828>
 800e66a:	4603      	mov	r3, r0
 800e66c:	e7f4      	b.n	800e658 <_dtoa_r+0x900>
 800e66e:	9b03      	ldr	r3, [sp, #12]
 800e670:	46b8      	mov	r8, r7
 800e672:	2b00      	cmp	r3, #0
 800e674:	dc20      	bgt.n	800e6b8 <_dtoa_r+0x960>
 800e676:	469b      	mov	fp, r3
 800e678:	9b07      	ldr	r3, [sp, #28]
 800e67a:	2b02      	cmp	r3, #2
 800e67c:	dd1e      	ble.n	800e6bc <_dtoa_r+0x964>
 800e67e:	f1bb 0f00 	cmp.w	fp, #0
 800e682:	f47f adb1 	bne.w	800e1e8 <_dtoa_r+0x490>
 800e686:	4621      	mov	r1, r4
 800e688:	465b      	mov	r3, fp
 800e68a:	2205      	movs	r2, #5
 800e68c:	4648      	mov	r0, r9
 800e68e:	f000 f9e1 	bl	800ea54 <__multadd>
 800e692:	4601      	mov	r1, r0
 800e694:	4604      	mov	r4, r0
 800e696:	9802      	ldr	r0, [sp, #8]
 800e698:	f000 fbf0 	bl	800ee7c <__mcmp>
 800e69c:	2800      	cmp	r0, #0
 800e69e:	f77f ada3 	ble.w	800e1e8 <_dtoa_r+0x490>
 800e6a2:	4656      	mov	r6, sl
 800e6a4:	2331      	movs	r3, #49	@ 0x31
 800e6a6:	f108 0801 	add.w	r8, r8, #1
 800e6aa:	f806 3b01 	strb.w	r3, [r6], #1
 800e6ae:	e59f      	b.n	800e1f0 <_dtoa_r+0x498>
 800e6b0:	46b8      	mov	r8, r7
 800e6b2:	9c03      	ldr	r4, [sp, #12]
 800e6b4:	4625      	mov	r5, r4
 800e6b6:	e7f4      	b.n	800e6a2 <_dtoa_r+0x94a>
 800e6b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	f000 8102 	beq.w	800e8c8 <_dtoa_r+0xb70>
 800e6c4:	2e00      	cmp	r6, #0
 800e6c6:	dd05      	ble.n	800e6d4 <_dtoa_r+0x97c>
 800e6c8:	4629      	mov	r1, r5
 800e6ca:	4632      	mov	r2, r6
 800e6cc:	4648      	mov	r0, r9
 800e6ce:	f000 fb69 	bl	800eda4 <__lshift>
 800e6d2:	4605      	mov	r5, r0
 800e6d4:	9b08      	ldr	r3, [sp, #32]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d05c      	beq.n	800e794 <_dtoa_r+0xa3c>
 800e6da:	6869      	ldr	r1, [r5, #4]
 800e6dc:	4648      	mov	r0, r9
 800e6de:	f000 f957 	bl	800e990 <_Balloc>
 800e6e2:	4606      	mov	r6, r0
 800e6e4:	b928      	cbnz	r0, 800e6f2 <_dtoa_r+0x99a>
 800e6e6:	4b83      	ldr	r3, [pc, #524]	@ (800e8f4 <_dtoa_r+0xb9c>)
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e6ee:	f7ff bb4a 	b.w	800dd86 <_dtoa_r+0x2e>
 800e6f2:	692a      	ldr	r2, [r5, #16]
 800e6f4:	f105 010c 	add.w	r1, r5, #12
 800e6f8:	300c      	adds	r0, #12
 800e6fa:	3202      	adds	r2, #2
 800e6fc:	0092      	lsls	r2, r2, #2
 800e6fe:	f7ff fa90 	bl	800dc22 <memcpy>
 800e702:	2201      	movs	r2, #1
 800e704:	4631      	mov	r1, r6
 800e706:	4648      	mov	r0, r9
 800e708:	f000 fb4c 	bl	800eda4 <__lshift>
 800e70c:	f10a 0301 	add.w	r3, sl, #1
 800e710:	462f      	mov	r7, r5
 800e712:	4605      	mov	r5, r0
 800e714:	9300      	str	r3, [sp, #0]
 800e716:	eb0a 030b 	add.w	r3, sl, fp
 800e71a:	9308      	str	r3, [sp, #32]
 800e71c:	9b04      	ldr	r3, [sp, #16]
 800e71e:	f003 0301 	and.w	r3, r3, #1
 800e722:	9306      	str	r3, [sp, #24]
 800e724:	9b00      	ldr	r3, [sp, #0]
 800e726:	4621      	mov	r1, r4
 800e728:	9802      	ldr	r0, [sp, #8]
 800e72a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e72e:	f7ff fa85 	bl	800dc3c <quorem>
 800e732:	4603      	mov	r3, r0
 800e734:	4639      	mov	r1, r7
 800e736:	9003      	str	r0, [sp, #12]
 800e738:	3330      	adds	r3, #48	@ 0x30
 800e73a:	9802      	ldr	r0, [sp, #8]
 800e73c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e73e:	f000 fb9d 	bl	800ee7c <__mcmp>
 800e742:	462a      	mov	r2, r5
 800e744:	9004      	str	r0, [sp, #16]
 800e746:	4621      	mov	r1, r4
 800e748:	4648      	mov	r0, r9
 800e74a:	f000 fbb3 	bl	800eeb4 <__mdiff>
 800e74e:	68c2      	ldr	r2, [r0, #12]
 800e750:	4606      	mov	r6, r0
 800e752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e754:	bb02      	cbnz	r2, 800e798 <_dtoa_r+0xa40>
 800e756:	4601      	mov	r1, r0
 800e758:	9802      	ldr	r0, [sp, #8]
 800e75a:	f000 fb8f 	bl	800ee7c <__mcmp>
 800e75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e760:	4602      	mov	r2, r0
 800e762:	4631      	mov	r1, r6
 800e764:	4648      	mov	r0, r9
 800e766:	920c      	str	r2, [sp, #48]	@ 0x30
 800e768:	9309      	str	r3, [sp, #36]	@ 0x24
 800e76a:	f000 f951 	bl	800ea10 <_Bfree>
 800e76e:	9b07      	ldr	r3, [sp, #28]
 800e770:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e772:	9e00      	ldr	r6, [sp, #0]
 800e774:	ea42 0103 	orr.w	r1, r2, r3
 800e778:	9b06      	ldr	r3, [sp, #24]
 800e77a:	4319      	orrs	r1, r3
 800e77c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e77e:	d10d      	bne.n	800e79c <_dtoa_r+0xa44>
 800e780:	2b39      	cmp	r3, #57	@ 0x39
 800e782:	d027      	beq.n	800e7d4 <_dtoa_r+0xa7c>
 800e784:	9a04      	ldr	r2, [sp, #16]
 800e786:	2a00      	cmp	r2, #0
 800e788:	dd01      	ble.n	800e78e <_dtoa_r+0xa36>
 800e78a:	9b03      	ldr	r3, [sp, #12]
 800e78c:	3331      	adds	r3, #49	@ 0x31
 800e78e:	f88b 3000 	strb.w	r3, [fp]
 800e792:	e52e      	b.n	800e1f2 <_dtoa_r+0x49a>
 800e794:	4628      	mov	r0, r5
 800e796:	e7b9      	b.n	800e70c <_dtoa_r+0x9b4>
 800e798:	2201      	movs	r2, #1
 800e79a:	e7e2      	b.n	800e762 <_dtoa_r+0xa0a>
 800e79c:	9904      	ldr	r1, [sp, #16]
 800e79e:	2900      	cmp	r1, #0
 800e7a0:	db04      	blt.n	800e7ac <_dtoa_r+0xa54>
 800e7a2:	9807      	ldr	r0, [sp, #28]
 800e7a4:	4301      	orrs	r1, r0
 800e7a6:	9806      	ldr	r0, [sp, #24]
 800e7a8:	4301      	orrs	r1, r0
 800e7aa:	d120      	bne.n	800e7ee <_dtoa_r+0xa96>
 800e7ac:	2a00      	cmp	r2, #0
 800e7ae:	ddee      	ble.n	800e78e <_dtoa_r+0xa36>
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	9902      	ldr	r1, [sp, #8]
 800e7b4:	4648      	mov	r0, r9
 800e7b6:	9300      	str	r3, [sp, #0]
 800e7b8:	f000 faf4 	bl	800eda4 <__lshift>
 800e7bc:	4621      	mov	r1, r4
 800e7be:	9002      	str	r0, [sp, #8]
 800e7c0:	f000 fb5c 	bl	800ee7c <__mcmp>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	9b00      	ldr	r3, [sp, #0]
 800e7c8:	dc02      	bgt.n	800e7d0 <_dtoa_r+0xa78>
 800e7ca:	d1e0      	bne.n	800e78e <_dtoa_r+0xa36>
 800e7cc:	07da      	lsls	r2, r3, #31
 800e7ce:	d5de      	bpl.n	800e78e <_dtoa_r+0xa36>
 800e7d0:	2b39      	cmp	r3, #57	@ 0x39
 800e7d2:	d1da      	bne.n	800e78a <_dtoa_r+0xa32>
 800e7d4:	2339      	movs	r3, #57	@ 0x39
 800e7d6:	f88b 3000 	strb.w	r3, [fp]
 800e7da:	4633      	mov	r3, r6
 800e7dc:	461e      	mov	r6, r3
 800e7de:	3b01      	subs	r3, #1
 800e7e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e7e4:	2a39      	cmp	r2, #57	@ 0x39
 800e7e6:	d04f      	beq.n	800e888 <_dtoa_r+0xb30>
 800e7e8:	3201      	adds	r2, #1
 800e7ea:	701a      	strb	r2, [r3, #0]
 800e7ec:	e501      	b.n	800e1f2 <_dtoa_r+0x49a>
 800e7ee:	2a00      	cmp	r2, #0
 800e7f0:	dd03      	ble.n	800e7fa <_dtoa_r+0xaa2>
 800e7f2:	2b39      	cmp	r3, #57	@ 0x39
 800e7f4:	d0ee      	beq.n	800e7d4 <_dtoa_r+0xa7c>
 800e7f6:	3301      	adds	r3, #1
 800e7f8:	e7c9      	b.n	800e78e <_dtoa_r+0xa36>
 800e7fa:	9a00      	ldr	r2, [sp, #0]
 800e7fc:	9908      	ldr	r1, [sp, #32]
 800e7fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e802:	428a      	cmp	r2, r1
 800e804:	d029      	beq.n	800e85a <_dtoa_r+0xb02>
 800e806:	2300      	movs	r3, #0
 800e808:	220a      	movs	r2, #10
 800e80a:	9902      	ldr	r1, [sp, #8]
 800e80c:	4648      	mov	r0, r9
 800e80e:	f000 f921 	bl	800ea54 <__multadd>
 800e812:	42af      	cmp	r7, r5
 800e814:	9002      	str	r0, [sp, #8]
 800e816:	f04f 0300 	mov.w	r3, #0
 800e81a:	f04f 020a 	mov.w	r2, #10
 800e81e:	4639      	mov	r1, r7
 800e820:	4648      	mov	r0, r9
 800e822:	d107      	bne.n	800e834 <_dtoa_r+0xadc>
 800e824:	f000 f916 	bl	800ea54 <__multadd>
 800e828:	4607      	mov	r7, r0
 800e82a:	4605      	mov	r5, r0
 800e82c:	9b00      	ldr	r3, [sp, #0]
 800e82e:	3301      	adds	r3, #1
 800e830:	9300      	str	r3, [sp, #0]
 800e832:	e777      	b.n	800e724 <_dtoa_r+0x9cc>
 800e834:	f000 f90e 	bl	800ea54 <__multadd>
 800e838:	4629      	mov	r1, r5
 800e83a:	4607      	mov	r7, r0
 800e83c:	2300      	movs	r3, #0
 800e83e:	220a      	movs	r2, #10
 800e840:	4648      	mov	r0, r9
 800e842:	f000 f907 	bl	800ea54 <__multadd>
 800e846:	4605      	mov	r5, r0
 800e848:	e7f0      	b.n	800e82c <_dtoa_r+0xad4>
 800e84a:	f1bb 0f00 	cmp.w	fp, #0
 800e84e:	f04f 0700 	mov.w	r7, #0
 800e852:	bfcc      	ite	gt
 800e854:	465e      	movgt	r6, fp
 800e856:	2601      	movle	r6, #1
 800e858:	4456      	add	r6, sl
 800e85a:	2201      	movs	r2, #1
 800e85c:	9902      	ldr	r1, [sp, #8]
 800e85e:	4648      	mov	r0, r9
 800e860:	9300      	str	r3, [sp, #0]
 800e862:	f000 fa9f 	bl	800eda4 <__lshift>
 800e866:	4621      	mov	r1, r4
 800e868:	9002      	str	r0, [sp, #8]
 800e86a:	f000 fb07 	bl	800ee7c <__mcmp>
 800e86e:	2800      	cmp	r0, #0
 800e870:	dcb3      	bgt.n	800e7da <_dtoa_r+0xa82>
 800e872:	d102      	bne.n	800e87a <_dtoa_r+0xb22>
 800e874:	9b00      	ldr	r3, [sp, #0]
 800e876:	07db      	lsls	r3, r3, #31
 800e878:	d4af      	bmi.n	800e7da <_dtoa_r+0xa82>
 800e87a:	4633      	mov	r3, r6
 800e87c:	461e      	mov	r6, r3
 800e87e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e882:	2a30      	cmp	r2, #48	@ 0x30
 800e884:	d0fa      	beq.n	800e87c <_dtoa_r+0xb24>
 800e886:	e4b4      	b.n	800e1f2 <_dtoa_r+0x49a>
 800e888:	459a      	cmp	sl, r3
 800e88a:	d1a7      	bne.n	800e7dc <_dtoa_r+0xa84>
 800e88c:	2331      	movs	r3, #49	@ 0x31
 800e88e:	f108 0801 	add.w	r8, r8, #1
 800e892:	f88a 3000 	strb.w	r3, [sl]
 800e896:	e4ac      	b.n	800e1f2 <_dtoa_r+0x49a>
 800e898:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e89a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e8f8 <_dtoa_r+0xba0>
 800e89e:	b11b      	cbz	r3, 800e8a8 <_dtoa_r+0xb50>
 800e8a0:	f10a 0308 	add.w	r3, sl, #8
 800e8a4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e8a6:	6013      	str	r3, [r2, #0]
 800e8a8:	4650      	mov	r0, sl
 800e8aa:	b017      	add	sp, #92	@ 0x5c
 800e8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b0:	9b07      	ldr	r3, [sp, #28]
 800e8b2:	2b01      	cmp	r3, #1
 800e8b4:	f77f ae2d 	ble.w	800e512 <_dtoa_r+0x7ba>
 800e8b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e8ba:	9308      	str	r3, [sp, #32]
 800e8bc:	2001      	movs	r0, #1
 800e8be:	e64c      	b.n	800e55a <_dtoa_r+0x802>
 800e8c0:	f1bb 0f00 	cmp.w	fp, #0
 800e8c4:	f77f aed8 	ble.w	800e678 <_dtoa_r+0x920>
 800e8c8:	4656      	mov	r6, sl
 800e8ca:	4621      	mov	r1, r4
 800e8cc:	9802      	ldr	r0, [sp, #8]
 800e8ce:	f7ff f9b5 	bl	800dc3c <quorem>
 800e8d2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e8d6:	f806 3b01 	strb.w	r3, [r6], #1
 800e8da:	eba6 020a 	sub.w	r2, r6, sl
 800e8de:	4593      	cmp	fp, r2
 800e8e0:	ddb3      	ble.n	800e84a <_dtoa_r+0xaf2>
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	220a      	movs	r2, #10
 800e8e6:	9902      	ldr	r1, [sp, #8]
 800e8e8:	4648      	mov	r0, r9
 800e8ea:	f000 f8b3 	bl	800ea54 <__multadd>
 800e8ee:	9002      	str	r0, [sp, #8]
 800e8f0:	e7eb      	b.n	800e8ca <_dtoa_r+0xb72>
 800e8f2:	bf00      	nop
 800e8f4:	0800f998 	.word	0x0800f998
 800e8f8:	0800f91c 	.word	0x0800f91c

0800e8fc <_free_r>:
 800e8fc:	b538      	push	{r3, r4, r5, lr}
 800e8fe:	4605      	mov	r5, r0
 800e900:	2900      	cmp	r1, #0
 800e902:	d041      	beq.n	800e988 <_free_r+0x8c>
 800e904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e908:	1f0c      	subs	r4, r1, #4
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	bfb8      	it	lt
 800e90e:	18e4      	addlt	r4, r4, r3
 800e910:	f7fe fa7c 	bl	800ce0c <__malloc_lock>
 800e914:	4a1d      	ldr	r2, [pc, #116]	@ (800e98c <_free_r+0x90>)
 800e916:	6813      	ldr	r3, [r2, #0]
 800e918:	b933      	cbnz	r3, 800e928 <_free_r+0x2c>
 800e91a:	6063      	str	r3, [r4, #4]
 800e91c:	6014      	str	r4, [r2, #0]
 800e91e:	4628      	mov	r0, r5
 800e920:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e924:	f7fe ba78 	b.w	800ce18 <__malloc_unlock>
 800e928:	42a3      	cmp	r3, r4
 800e92a:	d908      	bls.n	800e93e <_free_r+0x42>
 800e92c:	6820      	ldr	r0, [r4, #0]
 800e92e:	1821      	adds	r1, r4, r0
 800e930:	428b      	cmp	r3, r1
 800e932:	bf01      	itttt	eq
 800e934:	6819      	ldreq	r1, [r3, #0]
 800e936:	685b      	ldreq	r3, [r3, #4]
 800e938:	1809      	addeq	r1, r1, r0
 800e93a:	6021      	streq	r1, [r4, #0]
 800e93c:	e7ed      	b.n	800e91a <_free_r+0x1e>
 800e93e:	461a      	mov	r2, r3
 800e940:	685b      	ldr	r3, [r3, #4]
 800e942:	b10b      	cbz	r3, 800e948 <_free_r+0x4c>
 800e944:	42a3      	cmp	r3, r4
 800e946:	d9fa      	bls.n	800e93e <_free_r+0x42>
 800e948:	6811      	ldr	r1, [r2, #0]
 800e94a:	1850      	adds	r0, r2, r1
 800e94c:	42a0      	cmp	r0, r4
 800e94e:	d10b      	bne.n	800e968 <_free_r+0x6c>
 800e950:	6820      	ldr	r0, [r4, #0]
 800e952:	4401      	add	r1, r0
 800e954:	1850      	adds	r0, r2, r1
 800e956:	6011      	str	r1, [r2, #0]
 800e958:	4283      	cmp	r3, r0
 800e95a:	d1e0      	bne.n	800e91e <_free_r+0x22>
 800e95c:	6818      	ldr	r0, [r3, #0]
 800e95e:	685b      	ldr	r3, [r3, #4]
 800e960:	4408      	add	r0, r1
 800e962:	6053      	str	r3, [r2, #4]
 800e964:	6010      	str	r0, [r2, #0]
 800e966:	e7da      	b.n	800e91e <_free_r+0x22>
 800e968:	d902      	bls.n	800e970 <_free_r+0x74>
 800e96a:	230c      	movs	r3, #12
 800e96c:	602b      	str	r3, [r5, #0]
 800e96e:	e7d6      	b.n	800e91e <_free_r+0x22>
 800e970:	6820      	ldr	r0, [r4, #0]
 800e972:	1821      	adds	r1, r4, r0
 800e974:	428b      	cmp	r3, r1
 800e976:	bf02      	ittt	eq
 800e978:	6819      	ldreq	r1, [r3, #0]
 800e97a:	685b      	ldreq	r3, [r3, #4]
 800e97c:	1809      	addeq	r1, r1, r0
 800e97e:	6063      	str	r3, [r4, #4]
 800e980:	bf08      	it	eq
 800e982:	6021      	streq	r1, [r4, #0]
 800e984:	6054      	str	r4, [r2, #4]
 800e986:	e7ca      	b.n	800e91e <_free_r+0x22>
 800e988:	bd38      	pop	{r3, r4, r5, pc}
 800e98a:	bf00      	nop
 800e98c:	200006c4 	.word	0x200006c4

0800e990 <_Balloc>:
 800e990:	b570      	push	{r4, r5, r6, lr}
 800e992:	69c6      	ldr	r6, [r0, #28]
 800e994:	4604      	mov	r4, r0
 800e996:	460d      	mov	r5, r1
 800e998:	b976      	cbnz	r6, 800e9b8 <_Balloc+0x28>
 800e99a:	2010      	movs	r0, #16
 800e99c:	f7fe f98c 	bl	800ccb8 <malloc>
 800e9a0:	4602      	mov	r2, r0
 800e9a2:	61e0      	str	r0, [r4, #28]
 800e9a4:	b920      	cbnz	r0, 800e9b0 <_Balloc+0x20>
 800e9a6:	4b18      	ldr	r3, [pc, #96]	@ (800ea08 <_Balloc+0x78>)
 800e9a8:	216b      	movs	r1, #107	@ 0x6b
 800e9aa:	4818      	ldr	r0, [pc, #96]	@ (800ea0c <_Balloc+0x7c>)
 800e9ac:	f000 fde4 	bl	800f578 <__assert_func>
 800e9b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e9b4:	6006      	str	r6, [r0, #0]
 800e9b6:	60c6      	str	r6, [r0, #12]
 800e9b8:	69e6      	ldr	r6, [r4, #28]
 800e9ba:	68f3      	ldr	r3, [r6, #12]
 800e9bc:	b183      	cbz	r3, 800e9e0 <_Balloc+0x50>
 800e9be:	69e3      	ldr	r3, [r4, #28]
 800e9c0:	68db      	ldr	r3, [r3, #12]
 800e9c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e9c6:	b9b8      	cbnz	r0, 800e9f8 <_Balloc+0x68>
 800e9c8:	2101      	movs	r1, #1
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	fa01 f605 	lsl.w	r6, r1, r5
 800e9d0:	1d72      	adds	r2, r6, #5
 800e9d2:	0092      	lsls	r2, r2, #2
 800e9d4:	f000 fdee 	bl	800f5b4 <_calloc_r>
 800e9d8:	b160      	cbz	r0, 800e9f4 <_Balloc+0x64>
 800e9da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e9de:	e00e      	b.n	800e9fe <_Balloc+0x6e>
 800e9e0:	2221      	movs	r2, #33	@ 0x21
 800e9e2:	2104      	movs	r1, #4
 800e9e4:	4620      	mov	r0, r4
 800e9e6:	f000 fde5 	bl	800f5b4 <_calloc_r>
 800e9ea:	69e3      	ldr	r3, [r4, #28]
 800e9ec:	60f0      	str	r0, [r6, #12]
 800e9ee:	68db      	ldr	r3, [r3, #12]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d1e4      	bne.n	800e9be <_Balloc+0x2e>
 800e9f4:	2000      	movs	r0, #0
 800e9f6:	bd70      	pop	{r4, r5, r6, pc}
 800e9f8:	6802      	ldr	r2, [r0, #0]
 800e9fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e9fe:	2300      	movs	r3, #0
 800ea00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ea04:	e7f7      	b.n	800e9f6 <_Balloc+0x66>
 800ea06:	bf00      	nop
 800ea08:	0800f929 	.word	0x0800f929
 800ea0c:	0800f9a9 	.word	0x0800f9a9

0800ea10 <_Bfree>:
 800ea10:	b570      	push	{r4, r5, r6, lr}
 800ea12:	69c6      	ldr	r6, [r0, #28]
 800ea14:	4605      	mov	r5, r0
 800ea16:	460c      	mov	r4, r1
 800ea18:	b976      	cbnz	r6, 800ea38 <_Bfree+0x28>
 800ea1a:	2010      	movs	r0, #16
 800ea1c:	f7fe f94c 	bl	800ccb8 <malloc>
 800ea20:	4602      	mov	r2, r0
 800ea22:	61e8      	str	r0, [r5, #28]
 800ea24:	b920      	cbnz	r0, 800ea30 <_Bfree+0x20>
 800ea26:	4b09      	ldr	r3, [pc, #36]	@ (800ea4c <_Bfree+0x3c>)
 800ea28:	218f      	movs	r1, #143	@ 0x8f
 800ea2a:	4809      	ldr	r0, [pc, #36]	@ (800ea50 <_Bfree+0x40>)
 800ea2c:	f000 fda4 	bl	800f578 <__assert_func>
 800ea30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea34:	6006      	str	r6, [r0, #0]
 800ea36:	60c6      	str	r6, [r0, #12]
 800ea38:	b13c      	cbz	r4, 800ea4a <_Bfree+0x3a>
 800ea3a:	69eb      	ldr	r3, [r5, #28]
 800ea3c:	6862      	ldr	r2, [r4, #4]
 800ea3e:	68db      	ldr	r3, [r3, #12]
 800ea40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ea44:	6021      	str	r1, [r4, #0]
 800ea46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ea4a:	bd70      	pop	{r4, r5, r6, pc}
 800ea4c:	0800f929 	.word	0x0800f929
 800ea50:	0800f9a9 	.word	0x0800f9a9

0800ea54 <__multadd>:
 800ea54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea58:	f101 0c14 	add.w	ip, r1, #20
 800ea5c:	4607      	mov	r7, r0
 800ea5e:	460c      	mov	r4, r1
 800ea60:	461e      	mov	r6, r3
 800ea62:	690d      	ldr	r5, [r1, #16]
 800ea64:	2000      	movs	r0, #0
 800ea66:	f8dc 3000 	ldr.w	r3, [ip]
 800ea6a:	3001      	adds	r0, #1
 800ea6c:	b299      	uxth	r1, r3
 800ea6e:	4285      	cmp	r5, r0
 800ea70:	fb02 6101 	mla	r1, r2, r1, r6
 800ea74:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ea78:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800ea7c:	b289      	uxth	r1, r1
 800ea7e:	fb02 3306 	mla	r3, r2, r6, r3
 800ea82:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ea86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ea8a:	f84c 1b04 	str.w	r1, [ip], #4
 800ea8e:	dcea      	bgt.n	800ea66 <__multadd+0x12>
 800ea90:	b30e      	cbz	r6, 800ead6 <__multadd+0x82>
 800ea92:	68a3      	ldr	r3, [r4, #8]
 800ea94:	42ab      	cmp	r3, r5
 800ea96:	dc19      	bgt.n	800eacc <__multadd+0x78>
 800ea98:	6861      	ldr	r1, [r4, #4]
 800ea9a:	4638      	mov	r0, r7
 800ea9c:	3101      	adds	r1, #1
 800ea9e:	f7ff ff77 	bl	800e990 <_Balloc>
 800eaa2:	4680      	mov	r8, r0
 800eaa4:	b928      	cbnz	r0, 800eab2 <__multadd+0x5e>
 800eaa6:	4602      	mov	r2, r0
 800eaa8:	4b0c      	ldr	r3, [pc, #48]	@ (800eadc <__multadd+0x88>)
 800eaaa:	21ba      	movs	r1, #186	@ 0xba
 800eaac:	480c      	ldr	r0, [pc, #48]	@ (800eae0 <__multadd+0x8c>)
 800eaae:	f000 fd63 	bl	800f578 <__assert_func>
 800eab2:	6922      	ldr	r2, [r4, #16]
 800eab4:	f104 010c 	add.w	r1, r4, #12
 800eab8:	300c      	adds	r0, #12
 800eaba:	3202      	adds	r2, #2
 800eabc:	0092      	lsls	r2, r2, #2
 800eabe:	f7ff f8b0 	bl	800dc22 <memcpy>
 800eac2:	4621      	mov	r1, r4
 800eac4:	4644      	mov	r4, r8
 800eac6:	4638      	mov	r0, r7
 800eac8:	f7ff ffa2 	bl	800ea10 <_Bfree>
 800eacc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ead0:	3501      	adds	r5, #1
 800ead2:	615e      	str	r6, [r3, #20]
 800ead4:	6125      	str	r5, [r4, #16]
 800ead6:	4620      	mov	r0, r4
 800ead8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eadc:	0800f998 	.word	0x0800f998
 800eae0:	0800f9a9 	.word	0x0800f9a9

0800eae4 <__hi0bits>:
 800eae4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800eae8:	4603      	mov	r3, r0
 800eaea:	bf36      	itet	cc
 800eaec:	0403      	lslcc	r3, r0, #16
 800eaee:	2000      	movcs	r0, #0
 800eaf0:	2010      	movcc	r0, #16
 800eaf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eaf6:	bf3c      	itt	cc
 800eaf8:	021b      	lslcc	r3, r3, #8
 800eafa:	3008      	addcc	r0, #8
 800eafc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb00:	bf3c      	itt	cc
 800eb02:	011b      	lslcc	r3, r3, #4
 800eb04:	3004      	addcc	r0, #4
 800eb06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb0a:	bf3c      	itt	cc
 800eb0c:	009b      	lslcc	r3, r3, #2
 800eb0e:	3002      	addcc	r0, #2
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	db05      	blt.n	800eb20 <__hi0bits+0x3c>
 800eb14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eb18:	f100 0001 	add.w	r0, r0, #1
 800eb1c:	bf08      	it	eq
 800eb1e:	2020      	moveq	r0, #32
 800eb20:	4770      	bx	lr

0800eb22 <__lo0bits>:
 800eb22:	6803      	ldr	r3, [r0, #0]
 800eb24:	4602      	mov	r2, r0
 800eb26:	f013 0007 	ands.w	r0, r3, #7
 800eb2a:	d00b      	beq.n	800eb44 <__lo0bits+0x22>
 800eb2c:	07d9      	lsls	r1, r3, #31
 800eb2e:	d421      	bmi.n	800eb74 <__lo0bits+0x52>
 800eb30:	0798      	lsls	r0, r3, #30
 800eb32:	bf47      	ittee	mi
 800eb34:	085b      	lsrmi	r3, r3, #1
 800eb36:	2001      	movmi	r0, #1
 800eb38:	089b      	lsrpl	r3, r3, #2
 800eb3a:	2002      	movpl	r0, #2
 800eb3c:	bf4c      	ite	mi
 800eb3e:	6013      	strmi	r3, [r2, #0]
 800eb40:	6013      	strpl	r3, [r2, #0]
 800eb42:	4770      	bx	lr
 800eb44:	b299      	uxth	r1, r3
 800eb46:	b909      	cbnz	r1, 800eb4c <__lo0bits+0x2a>
 800eb48:	0c1b      	lsrs	r3, r3, #16
 800eb4a:	2010      	movs	r0, #16
 800eb4c:	b2d9      	uxtb	r1, r3
 800eb4e:	b909      	cbnz	r1, 800eb54 <__lo0bits+0x32>
 800eb50:	3008      	adds	r0, #8
 800eb52:	0a1b      	lsrs	r3, r3, #8
 800eb54:	0719      	lsls	r1, r3, #28
 800eb56:	bf04      	itt	eq
 800eb58:	091b      	lsreq	r3, r3, #4
 800eb5a:	3004      	addeq	r0, #4
 800eb5c:	0799      	lsls	r1, r3, #30
 800eb5e:	bf04      	itt	eq
 800eb60:	089b      	lsreq	r3, r3, #2
 800eb62:	3002      	addeq	r0, #2
 800eb64:	07d9      	lsls	r1, r3, #31
 800eb66:	d403      	bmi.n	800eb70 <__lo0bits+0x4e>
 800eb68:	085b      	lsrs	r3, r3, #1
 800eb6a:	f100 0001 	add.w	r0, r0, #1
 800eb6e:	d003      	beq.n	800eb78 <__lo0bits+0x56>
 800eb70:	6013      	str	r3, [r2, #0]
 800eb72:	4770      	bx	lr
 800eb74:	2000      	movs	r0, #0
 800eb76:	4770      	bx	lr
 800eb78:	2020      	movs	r0, #32
 800eb7a:	4770      	bx	lr

0800eb7c <__i2b>:
 800eb7c:	b510      	push	{r4, lr}
 800eb7e:	460c      	mov	r4, r1
 800eb80:	2101      	movs	r1, #1
 800eb82:	f7ff ff05 	bl	800e990 <_Balloc>
 800eb86:	4602      	mov	r2, r0
 800eb88:	b928      	cbnz	r0, 800eb96 <__i2b+0x1a>
 800eb8a:	4b05      	ldr	r3, [pc, #20]	@ (800eba0 <__i2b+0x24>)
 800eb8c:	f240 1145 	movw	r1, #325	@ 0x145
 800eb90:	4804      	ldr	r0, [pc, #16]	@ (800eba4 <__i2b+0x28>)
 800eb92:	f000 fcf1 	bl	800f578 <__assert_func>
 800eb96:	2301      	movs	r3, #1
 800eb98:	6144      	str	r4, [r0, #20]
 800eb9a:	6103      	str	r3, [r0, #16]
 800eb9c:	bd10      	pop	{r4, pc}
 800eb9e:	bf00      	nop
 800eba0:	0800f998 	.word	0x0800f998
 800eba4:	0800f9a9 	.word	0x0800f9a9

0800eba8 <__multiply>:
 800eba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebac:	4617      	mov	r7, r2
 800ebae:	690a      	ldr	r2, [r1, #16]
 800ebb0:	4689      	mov	r9, r1
 800ebb2:	b085      	sub	sp, #20
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	bfa2      	ittt	ge
 800ebba:	463b      	movge	r3, r7
 800ebbc:	460f      	movge	r7, r1
 800ebbe:	4699      	movge	r9, r3
 800ebc0:	693d      	ldr	r5, [r7, #16]
 800ebc2:	68bb      	ldr	r3, [r7, #8]
 800ebc4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ebc8:	6879      	ldr	r1, [r7, #4]
 800ebca:	eb05 060a 	add.w	r6, r5, sl
 800ebce:	42b3      	cmp	r3, r6
 800ebd0:	bfb8      	it	lt
 800ebd2:	3101      	addlt	r1, #1
 800ebd4:	f7ff fedc 	bl	800e990 <_Balloc>
 800ebd8:	b930      	cbnz	r0, 800ebe8 <__multiply+0x40>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	4b42      	ldr	r3, [pc, #264]	@ (800ece8 <__multiply+0x140>)
 800ebde:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ebe2:	4842      	ldr	r0, [pc, #264]	@ (800ecec <__multiply+0x144>)
 800ebe4:	f000 fcc8 	bl	800f578 <__assert_func>
 800ebe8:	f100 0414 	add.w	r4, r0, #20
 800ebec:	2200      	movs	r2, #0
 800ebee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ebf2:	4623      	mov	r3, r4
 800ebf4:	4573      	cmp	r3, lr
 800ebf6:	d320      	bcc.n	800ec3a <__multiply+0x92>
 800ebf8:	f107 0814 	add.w	r8, r7, #20
 800ebfc:	f109 0114 	add.w	r1, r9, #20
 800ec00:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ec04:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ec08:	9302      	str	r3, [sp, #8]
 800ec0a:	1beb      	subs	r3, r5, r7
 800ec0c:	3715      	adds	r7, #21
 800ec0e:	3b15      	subs	r3, #21
 800ec10:	f023 0303 	bic.w	r3, r3, #3
 800ec14:	3304      	adds	r3, #4
 800ec16:	42bd      	cmp	r5, r7
 800ec18:	bf38      	it	cc
 800ec1a:	2304      	movcc	r3, #4
 800ec1c:	9301      	str	r3, [sp, #4]
 800ec1e:	9b02      	ldr	r3, [sp, #8]
 800ec20:	9103      	str	r1, [sp, #12]
 800ec22:	428b      	cmp	r3, r1
 800ec24:	d80c      	bhi.n	800ec40 <__multiply+0x98>
 800ec26:	2e00      	cmp	r6, #0
 800ec28:	dd03      	ble.n	800ec32 <__multiply+0x8a>
 800ec2a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d057      	beq.n	800ece2 <__multiply+0x13a>
 800ec32:	6106      	str	r6, [r0, #16]
 800ec34:	b005      	add	sp, #20
 800ec36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3a:	f843 2b04 	str.w	r2, [r3], #4
 800ec3e:	e7d9      	b.n	800ebf4 <__multiply+0x4c>
 800ec40:	f8b1 a000 	ldrh.w	sl, [r1]
 800ec44:	f1ba 0f00 	cmp.w	sl, #0
 800ec48:	d021      	beq.n	800ec8e <__multiply+0xe6>
 800ec4a:	46c4      	mov	ip, r8
 800ec4c:	46a1      	mov	r9, r4
 800ec4e:	2700      	movs	r7, #0
 800ec50:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec54:	f8d9 3000 	ldr.w	r3, [r9]
 800ec58:	fa1f fb82 	uxth.w	fp, r2
 800ec5c:	4565      	cmp	r5, ip
 800ec5e:	b29b      	uxth	r3, r3
 800ec60:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ec64:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec68:	443b      	add	r3, r7
 800ec6a:	f8d9 7000 	ldr.w	r7, [r9]
 800ec6e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800ec72:	fb0a 7202 	mla	r2, sl, r2, r7
 800ec76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ec80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec84:	f849 3b04 	str.w	r3, [r9], #4
 800ec88:	d8e2      	bhi.n	800ec50 <__multiply+0xa8>
 800ec8a:	9b01      	ldr	r3, [sp, #4]
 800ec8c:	50e7      	str	r7, [r4, r3]
 800ec8e:	9b03      	ldr	r3, [sp, #12]
 800ec90:	3104      	adds	r1, #4
 800ec92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ec96:	f1b9 0f00 	cmp.w	r9, #0
 800ec9a:	d020      	beq.n	800ecde <__multiply+0x136>
 800ec9c:	6823      	ldr	r3, [r4, #0]
 800ec9e:	4647      	mov	r7, r8
 800eca0:	46a4      	mov	ip, r4
 800eca2:	f04f 0a00 	mov.w	sl, #0
 800eca6:	f8b7 b000 	ldrh.w	fp, [r7]
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ecb0:	fb09 220b 	mla	r2, r9, fp, r2
 800ecb4:	4452      	add	r2, sl
 800ecb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ecba:	f84c 3b04 	str.w	r3, [ip], #4
 800ecbe:	f857 3b04 	ldr.w	r3, [r7], #4
 800ecc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecc6:	f8bc 3000 	ldrh.w	r3, [ip]
 800ecca:	42bd      	cmp	r5, r7
 800eccc:	fb09 330a 	mla	r3, r9, sl, r3
 800ecd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ecd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecd8:	d8e5      	bhi.n	800eca6 <__multiply+0xfe>
 800ecda:	9a01      	ldr	r2, [sp, #4]
 800ecdc:	50a3      	str	r3, [r4, r2]
 800ecde:	3404      	adds	r4, #4
 800ece0:	e79d      	b.n	800ec1e <__multiply+0x76>
 800ece2:	3e01      	subs	r6, #1
 800ece4:	e79f      	b.n	800ec26 <__multiply+0x7e>
 800ece6:	bf00      	nop
 800ece8:	0800f998 	.word	0x0800f998
 800ecec:	0800f9a9 	.word	0x0800f9a9

0800ecf0 <__pow5mult>:
 800ecf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecf4:	4615      	mov	r5, r2
 800ecf6:	f012 0203 	ands.w	r2, r2, #3
 800ecfa:	4607      	mov	r7, r0
 800ecfc:	460e      	mov	r6, r1
 800ecfe:	d007      	beq.n	800ed10 <__pow5mult+0x20>
 800ed00:	3a01      	subs	r2, #1
 800ed02:	4c25      	ldr	r4, [pc, #148]	@ (800ed98 <__pow5mult+0xa8>)
 800ed04:	2300      	movs	r3, #0
 800ed06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ed0a:	f7ff fea3 	bl	800ea54 <__multadd>
 800ed0e:	4606      	mov	r6, r0
 800ed10:	10ad      	asrs	r5, r5, #2
 800ed12:	d03d      	beq.n	800ed90 <__pow5mult+0xa0>
 800ed14:	69fc      	ldr	r4, [r7, #28]
 800ed16:	b97c      	cbnz	r4, 800ed38 <__pow5mult+0x48>
 800ed18:	2010      	movs	r0, #16
 800ed1a:	f7fd ffcd 	bl	800ccb8 <malloc>
 800ed1e:	4602      	mov	r2, r0
 800ed20:	61f8      	str	r0, [r7, #28]
 800ed22:	b928      	cbnz	r0, 800ed30 <__pow5mult+0x40>
 800ed24:	4b1d      	ldr	r3, [pc, #116]	@ (800ed9c <__pow5mult+0xac>)
 800ed26:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ed2a:	481d      	ldr	r0, [pc, #116]	@ (800eda0 <__pow5mult+0xb0>)
 800ed2c:	f000 fc24 	bl	800f578 <__assert_func>
 800ed30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed34:	6004      	str	r4, [r0, #0]
 800ed36:	60c4      	str	r4, [r0, #12]
 800ed38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ed3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed40:	b94c      	cbnz	r4, 800ed56 <__pow5mult+0x66>
 800ed42:	f240 2171 	movw	r1, #625	@ 0x271
 800ed46:	4638      	mov	r0, r7
 800ed48:	f7ff ff18 	bl	800eb7c <__i2b>
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	4604      	mov	r4, r0
 800ed50:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed54:	6003      	str	r3, [r0, #0]
 800ed56:	f04f 0900 	mov.w	r9, #0
 800ed5a:	07eb      	lsls	r3, r5, #31
 800ed5c:	d50a      	bpl.n	800ed74 <__pow5mult+0x84>
 800ed5e:	4631      	mov	r1, r6
 800ed60:	4622      	mov	r2, r4
 800ed62:	4638      	mov	r0, r7
 800ed64:	f7ff ff20 	bl	800eba8 <__multiply>
 800ed68:	4680      	mov	r8, r0
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	4638      	mov	r0, r7
 800ed6e:	4646      	mov	r6, r8
 800ed70:	f7ff fe4e 	bl	800ea10 <_Bfree>
 800ed74:	106d      	asrs	r5, r5, #1
 800ed76:	d00b      	beq.n	800ed90 <__pow5mult+0xa0>
 800ed78:	6820      	ldr	r0, [r4, #0]
 800ed7a:	b938      	cbnz	r0, 800ed8c <__pow5mult+0x9c>
 800ed7c:	4622      	mov	r2, r4
 800ed7e:	4621      	mov	r1, r4
 800ed80:	4638      	mov	r0, r7
 800ed82:	f7ff ff11 	bl	800eba8 <__multiply>
 800ed86:	6020      	str	r0, [r4, #0]
 800ed88:	f8c0 9000 	str.w	r9, [r0]
 800ed8c:	4604      	mov	r4, r0
 800ed8e:	e7e4      	b.n	800ed5a <__pow5mult+0x6a>
 800ed90:	4630      	mov	r0, r6
 800ed92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed96:	bf00      	nop
 800ed98:	0800fa5c 	.word	0x0800fa5c
 800ed9c:	0800f929 	.word	0x0800f929
 800eda0:	0800f9a9 	.word	0x0800f9a9

0800eda4 <__lshift>:
 800eda4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eda8:	460c      	mov	r4, r1
 800edaa:	4607      	mov	r7, r0
 800edac:	4691      	mov	r9, r2
 800edae:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800edb2:	6923      	ldr	r3, [r4, #16]
 800edb4:	6849      	ldr	r1, [r1, #4]
 800edb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800edba:	68a3      	ldr	r3, [r4, #8]
 800edbc:	f108 0601 	add.w	r6, r8, #1
 800edc0:	42b3      	cmp	r3, r6
 800edc2:	db0b      	blt.n	800eddc <__lshift+0x38>
 800edc4:	4638      	mov	r0, r7
 800edc6:	f7ff fde3 	bl	800e990 <_Balloc>
 800edca:	4605      	mov	r5, r0
 800edcc:	b948      	cbnz	r0, 800ede2 <__lshift+0x3e>
 800edce:	4602      	mov	r2, r0
 800edd0:	4b28      	ldr	r3, [pc, #160]	@ (800ee74 <__lshift+0xd0>)
 800edd2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800edd6:	4828      	ldr	r0, [pc, #160]	@ (800ee78 <__lshift+0xd4>)
 800edd8:	f000 fbce 	bl	800f578 <__assert_func>
 800eddc:	3101      	adds	r1, #1
 800edde:	005b      	lsls	r3, r3, #1
 800ede0:	e7ee      	b.n	800edc0 <__lshift+0x1c>
 800ede2:	2300      	movs	r3, #0
 800ede4:	f100 0114 	add.w	r1, r0, #20
 800ede8:	f100 0210 	add.w	r2, r0, #16
 800edec:	4618      	mov	r0, r3
 800edee:	4553      	cmp	r3, sl
 800edf0:	db33      	blt.n	800ee5a <__lshift+0xb6>
 800edf2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800edf6:	f104 0314 	add.w	r3, r4, #20
 800edfa:	6920      	ldr	r0, [r4, #16]
 800edfc:	f019 091f 	ands.w	r9, r9, #31
 800ee00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ee08:	d02b      	beq.n	800ee62 <__lshift+0xbe>
 800ee0a:	f1c9 0e20 	rsb	lr, r9, #32
 800ee0e:	468a      	mov	sl, r1
 800ee10:	2200      	movs	r2, #0
 800ee12:	6818      	ldr	r0, [r3, #0]
 800ee14:	fa00 f009 	lsl.w	r0, r0, r9
 800ee18:	4310      	orrs	r0, r2
 800ee1a:	f84a 0b04 	str.w	r0, [sl], #4
 800ee1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee22:	459c      	cmp	ip, r3
 800ee24:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee28:	d8f3      	bhi.n	800ee12 <__lshift+0x6e>
 800ee2a:	ebac 0304 	sub.w	r3, ip, r4
 800ee2e:	f104 0015 	add.w	r0, r4, #21
 800ee32:	3b15      	subs	r3, #21
 800ee34:	f023 0303 	bic.w	r3, r3, #3
 800ee38:	3304      	adds	r3, #4
 800ee3a:	4560      	cmp	r0, ip
 800ee3c:	bf88      	it	hi
 800ee3e:	2304      	movhi	r3, #4
 800ee40:	50ca      	str	r2, [r1, r3]
 800ee42:	b10a      	cbz	r2, 800ee48 <__lshift+0xa4>
 800ee44:	f108 0602 	add.w	r6, r8, #2
 800ee48:	3e01      	subs	r6, #1
 800ee4a:	4638      	mov	r0, r7
 800ee4c:	4621      	mov	r1, r4
 800ee4e:	612e      	str	r6, [r5, #16]
 800ee50:	f7ff fdde 	bl	800ea10 <_Bfree>
 800ee54:	4628      	mov	r0, r5
 800ee56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee60:	e7c5      	b.n	800edee <__lshift+0x4a>
 800ee62:	3904      	subs	r1, #4
 800ee64:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee68:	459c      	cmp	ip, r3
 800ee6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee6e:	d8f9      	bhi.n	800ee64 <__lshift+0xc0>
 800ee70:	e7ea      	b.n	800ee48 <__lshift+0xa4>
 800ee72:	bf00      	nop
 800ee74:	0800f998 	.word	0x0800f998
 800ee78:	0800f9a9 	.word	0x0800f9a9

0800ee7c <__mcmp>:
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	690a      	ldr	r2, [r1, #16]
 800ee80:	6900      	ldr	r0, [r0, #16]
 800ee82:	1a80      	subs	r0, r0, r2
 800ee84:	b530      	push	{r4, r5, lr}
 800ee86:	d10e      	bne.n	800eea6 <__mcmp+0x2a>
 800ee88:	3314      	adds	r3, #20
 800ee8a:	3114      	adds	r1, #20
 800ee8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ee98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ee9c:	4295      	cmp	r5, r2
 800ee9e:	d003      	beq.n	800eea8 <__mcmp+0x2c>
 800eea0:	d205      	bcs.n	800eeae <__mcmp+0x32>
 800eea2:	f04f 30ff 	mov.w	r0, #4294967295
 800eea6:	bd30      	pop	{r4, r5, pc}
 800eea8:	42a3      	cmp	r3, r4
 800eeaa:	d3f3      	bcc.n	800ee94 <__mcmp+0x18>
 800eeac:	e7fb      	b.n	800eea6 <__mcmp+0x2a>
 800eeae:	2001      	movs	r0, #1
 800eeb0:	e7f9      	b.n	800eea6 <__mcmp+0x2a>
	...

0800eeb4 <__mdiff>:
 800eeb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeb8:	4689      	mov	r9, r1
 800eeba:	4606      	mov	r6, r0
 800eebc:	4611      	mov	r1, r2
 800eebe:	4614      	mov	r4, r2
 800eec0:	4648      	mov	r0, r9
 800eec2:	f7ff ffdb 	bl	800ee7c <__mcmp>
 800eec6:	1e05      	subs	r5, r0, #0
 800eec8:	d112      	bne.n	800eef0 <__mdiff+0x3c>
 800eeca:	4629      	mov	r1, r5
 800eecc:	4630      	mov	r0, r6
 800eece:	f7ff fd5f 	bl	800e990 <_Balloc>
 800eed2:	4602      	mov	r2, r0
 800eed4:	b928      	cbnz	r0, 800eee2 <__mdiff+0x2e>
 800eed6:	4b41      	ldr	r3, [pc, #260]	@ (800efdc <__mdiff+0x128>)
 800eed8:	f240 2137 	movw	r1, #567	@ 0x237
 800eedc:	4840      	ldr	r0, [pc, #256]	@ (800efe0 <__mdiff+0x12c>)
 800eede:	f000 fb4b 	bl	800f578 <__assert_func>
 800eee2:	2301      	movs	r3, #1
 800eee4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eee8:	4610      	mov	r0, r2
 800eeea:	b003      	add	sp, #12
 800eeec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef0:	bfbc      	itt	lt
 800eef2:	464b      	movlt	r3, r9
 800eef4:	46a1      	movlt	r9, r4
 800eef6:	4630      	mov	r0, r6
 800eef8:	bfb8      	it	lt
 800eefa:	2501      	movlt	r5, #1
 800eefc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ef00:	bfb4      	ite	lt
 800ef02:	461c      	movlt	r4, r3
 800ef04:	2500      	movge	r5, #0
 800ef06:	f7ff fd43 	bl	800e990 <_Balloc>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	b918      	cbnz	r0, 800ef16 <__mdiff+0x62>
 800ef0e:	4b33      	ldr	r3, [pc, #204]	@ (800efdc <__mdiff+0x128>)
 800ef10:	f240 2145 	movw	r1, #581	@ 0x245
 800ef14:	e7e2      	b.n	800eedc <__mdiff+0x28>
 800ef16:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ef1a:	f104 0e14 	add.w	lr, r4, #20
 800ef1e:	6926      	ldr	r6, [r4, #16]
 800ef20:	f100 0b14 	add.w	fp, r0, #20
 800ef24:	60c5      	str	r5, [r0, #12]
 800ef26:	f109 0514 	add.w	r5, r9, #20
 800ef2a:	f109 0310 	add.w	r3, r9, #16
 800ef2e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ef32:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ef36:	46d9      	mov	r9, fp
 800ef38:	f04f 0c00 	mov.w	ip, #0
 800ef3c:	9301      	str	r3, [sp, #4]
 800ef3e:	9b01      	ldr	r3, [sp, #4]
 800ef40:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef44:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef48:	4576      	cmp	r6, lr
 800ef4a:	9301      	str	r3, [sp, #4]
 800ef4c:	fa1f f38a 	uxth.w	r3, sl
 800ef50:	4619      	mov	r1, r3
 800ef52:	b283      	uxth	r3, r0
 800ef54:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ef58:	eba1 0303 	sub.w	r3, r1, r3
 800ef5c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef60:	4463      	add	r3, ip
 800ef62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef66:	b29b      	uxth	r3, r3
 800ef68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef70:	f849 3b04 	str.w	r3, [r9], #4
 800ef74:	d8e3      	bhi.n	800ef3e <__mdiff+0x8a>
 800ef76:	1b33      	subs	r3, r6, r4
 800ef78:	3415      	adds	r4, #21
 800ef7a:	3b15      	subs	r3, #21
 800ef7c:	f023 0303 	bic.w	r3, r3, #3
 800ef80:	3304      	adds	r3, #4
 800ef82:	42a6      	cmp	r6, r4
 800ef84:	bf38      	it	cc
 800ef86:	2304      	movcc	r3, #4
 800ef88:	441d      	add	r5, r3
 800ef8a:	445b      	add	r3, fp
 800ef8c:	462c      	mov	r4, r5
 800ef8e:	461e      	mov	r6, r3
 800ef90:	4544      	cmp	r4, r8
 800ef92:	d30e      	bcc.n	800efb2 <__mdiff+0xfe>
 800ef94:	f108 0103 	add.w	r1, r8, #3
 800ef98:	1b49      	subs	r1, r1, r5
 800ef9a:	3d03      	subs	r5, #3
 800ef9c:	f021 0103 	bic.w	r1, r1, #3
 800efa0:	45a8      	cmp	r8, r5
 800efa2:	bf38      	it	cc
 800efa4:	2100      	movcc	r1, #0
 800efa6:	440b      	add	r3, r1
 800efa8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800efac:	b199      	cbz	r1, 800efd6 <__mdiff+0x122>
 800efae:	6117      	str	r7, [r2, #16]
 800efb0:	e79a      	b.n	800eee8 <__mdiff+0x34>
 800efb2:	f854 1b04 	ldr.w	r1, [r4], #4
 800efb6:	46e6      	mov	lr, ip
 800efb8:	fa1f fc81 	uxth.w	ip, r1
 800efbc:	0c08      	lsrs	r0, r1, #16
 800efbe:	4471      	add	r1, lr
 800efc0:	44f4      	add	ip, lr
 800efc2:	b289      	uxth	r1, r1
 800efc4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800efc8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800efcc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800efd0:	f846 1b04 	str.w	r1, [r6], #4
 800efd4:	e7dc      	b.n	800ef90 <__mdiff+0xdc>
 800efd6:	3f01      	subs	r7, #1
 800efd8:	e7e6      	b.n	800efa8 <__mdiff+0xf4>
 800efda:	bf00      	nop
 800efdc:	0800f998 	.word	0x0800f998
 800efe0:	0800f9a9 	.word	0x0800f9a9

0800efe4 <__d2b>:
 800efe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800efe8:	460f      	mov	r7, r1
 800efea:	2101      	movs	r1, #1
 800efec:	4616      	mov	r6, r2
 800efee:	ec59 8b10 	vmov	r8, r9, d0
 800eff2:	f7ff fccd 	bl	800e990 <_Balloc>
 800eff6:	4604      	mov	r4, r0
 800eff8:	b930      	cbnz	r0, 800f008 <__d2b+0x24>
 800effa:	4602      	mov	r2, r0
 800effc:	4b23      	ldr	r3, [pc, #140]	@ (800f08c <__d2b+0xa8>)
 800effe:	f240 310f 	movw	r1, #783	@ 0x30f
 800f002:	4823      	ldr	r0, [pc, #140]	@ (800f090 <__d2b+0xac>)
 800f004:	f000 fab8 	bl	800f578 <__assert_func>
 800f008:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f00c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f010:	b10d      	cbz	r5, 800f016 <__d2b+0x32>
 800f012:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f016:	9301      	str	r3, [sp, #4]
 800f018:	f1b8 0300 	subs.w	r3, r8, #0
 800f01c:	d023      	beq.n	800f066 <__d2b+0x82>
 800f01e:	4668      	mov	r0, sp
 800f020:	9300      	str	r3, [sp, #0]
 800f022:	f7ff fd7e 	bl	800eb22 <__lo0bits>
 800f026:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f02a:	b1d0      	cbz	r0, 800f062 <__d2b+0x7e>
 800f02c:	f1c0 0320 	rsb	r3, r0, #32
 800f030:	fa02 f303 	lsl.w	r3, r2, r3
 800f034:	40c2      	lsrs	r2, r0
 800f036:	430b      	orrs	r3, r1
 800f038:	9201      	str	r2, [sp, #4]
 800f03a:	6163      	str	r3, [r4, #20]
 800f03c:	9b01      	ldr	r3, [sp, #4]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	61a3      	str	r3, [r4, #24]
 800f042:	bf0c      	ite	eq
 800f044:	2201      	moveq	r2, #1
 800f046:	2202      	movne	r2, #2
 800f048:	6122      	str	r2, [r4, #16]
 800f04a:	b1a5      	cbz	r5, 800f076 <__d2b+0x92>
 800f04c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f050:	4405      	add	r5, r0
 800f052:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f056:	603d      	str	r5, [r7, #0]
 800f058:	6030      	str	r0, [r6, #0]
 800f05a:	4620      	mov	r0, r4
 800f05c:	b003      	add	sp, #12
 800f05e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f062:	6161      	str	r1, [r4, #20]
 800f064:	e7ea      	b.n	800f03c <__d2b+0x58>
 800f066:	a801      	add	r0, sp, #4
 800f068:	f7ff fd5b 	bl	800eb22 <__lo0bits>
 800f06c:	9b01      	ldr	r3, [sp, #4]
 800f06e:	3020      	adds	r0, #32
 800f070:	2201      	movs	r2, #1
 800f072:	6163      	str	r3, [r4, #20]
 800f074:	e7e8      	b.n	800f048 <__d2b+0x64>
 800f076:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f07a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f07e:	6038      	str	r0, [r7, #0]
 800f080:	6918      	ldr	r0, [r3, #16]
 800f082:	f7ff fd2f 	bl	800eae4 <__hi0bits>
 800f086:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f08a:	e7e5      	b.n	800f058 <__d2b+0x74>
 800f08c:	0800f998 	.word	0x0800f998
 800f090:	0800f9a9 	.word	0x0800f9a9

0800f094 <__sfputc_r>:
 800f094:	6893      	ldr	r3, [r2, #8]
 800f096:	3b01      	subs	r3, #1
 800f098:	2b00      	cmp	r3, #0
 800f09a:	b410      	push	{r4}
 800f09c:	6093      	str	r3, [r2, #8]
 800f09e:	da08      	bge.n	800f0b2 <__sfputc_r+0x1e>
 800f0a0:	6994      	ldr	r4, [r2, #24]
 800f0a2:	42a3      	cmp	r3, r4
 800f0a4:	db01      	blt.n	800f0aa <__sfputc_r+0x16>
 800f0a6:	290a      	cmp	r1, #10
 800f0a8:	d103      	bne.n	800f0b2 <__sfputc_r+0x1e>
 800f0aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0ae:	f7fe bc86 	b.w	800d9be <__swbuf_r>
 800f0b2:	6813      	ldr	r3, [r2, #0]
 800f0b4:	1c58      	adds	r0, r3, #1
 800f0b6:	6010      	str	r0, [r2, #0]
 800f0b8:	4608      	mov	r0, r1
 800f0ba:	7019      	strb	r1, [r3, #0]
 800f0bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0c0:	4770      	bx	lr

0800f0c2 <__sfputs_r>:
 800f0c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0c4:	4606      	mov	r6, r0
 800f0c6:	460f      	mov	r7, r1
 800f0c8:	4614      	mov	r4, r2
 800f0ca:	18d5      	adds	r5, r2, r3
 800f0cc:	42ac      	cmp	r4, r5
 800f0ce:	d101      	bne.n	800f0d4 <__sfputs_r+0x12>
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	e007      	b.n	800f0e4 <__sfputs_r+0x22>
 800f0d4:	463a      	mov	r2, r7
 800f0d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0da:	4630      	mov	r0, r6
 800f0dc:	f7ff ffda 	bl	800f094 <__sfputc_r>
 800f0e0:	1c43      	adds	r3, r0, #1
 800f0e2:	d1f3      	bne.n	800f0cc <__sfputs_r+0xa>
 800f0e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f0e8 <_vfiprintf_r>:
 800f0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0ec:	460d      	mov	r5, r1
 800f0ee:	b09d      	sub	sp, #116	@ 0x74
 800f0f0:	4614      	mov	r4, r2
 800f0f2:	4698      	mov	r8, r3
 800f0f4:	4606      	mov	r6, r0
 800f0f6:	b118      	cbz	r0, 800f100 <_vfiprintf_r+0x18>
 800f0f8:	6a03      	ldr	r3, [r0, #32]
 800f0fa:	b90b      	cbnz	r3, 800f100 <_vfiprintf_r+0x18>
 800f0fc:	f7fe fb76 	bl	800d7ec <__sinit>
 800f100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f102:	07d9      	lsls	r1, r3, #31
 800f104:	d405      	bmi.n	800f112 <_vfiprintf_r+0x2a>
 800f106:	89ab      	ldrh	r3, [r5, #12]
 800f108:	059a      	lsls	r2, r3, #22
 800f10a:	d402      	bmi.n	800f112 <_vfiprintf_r+0x2a>
 800f10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f10e:	f7fe fd78 	bl	800dc02 <__retarget_lock_acquire_recursive>
 800f112:	89ab      	ldrh	r3, [r5, #12]
 800f114:	071b      	lsls	r3, r3, #28
 800f116:	d501      	bpl.n	800f11c <_vfiprintf_r+0x34>
 800f118:	692b      	ldr	r3, [r5, #16]
 800f11a:	b99b      	cbnz	r3, 800f144 <_vfiprintf_r+0x5c>
 800f11c:	4629      	mov	r1, r5
 800f11e:	4630      	mov	r0, r6
 800f120:	f7fe fc8c 	bl	800da3c <__swsetup_r>
 800f124:	b170      	cbz	r0, 800f144 <_vfiprintf_r+0x5c>
 800f126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f128:	07dc      	lsls	r4, r3, #31
 800f12a:	d504      	bpl.n	800f136 <_vfiprintf_r+0x4e>
 800f12c:	f04f 30ff 	mov.w	r0, #4294967295
 800f130:	b01d      	add	sp, #116	@ 0x74
 800f132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f136:	89ab      	ldrh	r3, [r5, #12]
 800f138:	0598      	lsls	r0, r3, #22
 800f13a:	d4f7      	bmi.n	800f12c <_vfiprintf_r+0x44>
 800f13c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f13e:	f7fe fd61 	bl	800dc04 <__retarget_lock_release_recursive>
 800f142:	e7f3      	b.n	800f12c <_vfiprintf_r+0x44>
 800f144:	2300      	movs	r3, #0
 800f146:	f8cd 800c 	str.w	r8, [sp, #12]
 800f14a:	f04f 0901 	mov.w	r9, #1
 800f14e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f304 <_vfiprintf_r+0x21c>
 800f152:	9309      	str	r3, [sp, #36]	@ 0x24
 800f154:	2320      	movs	r3, #32
 800f156:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f15a:	2330      	movs	r3, #48	@ 0x30
 800f15c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f160:	4623      	mov	r3, r4
 800f162:	469a      	mov	sl, r3
 800f164:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f168:	b10a      	cbz	r2, 800f16e <_vfiprintf_r+0x86>
 800f16a:	2a25      	cmp	r2, #37	@ 0x25
 800f16c:	d1f9      	bne.n	800f162 <_vfiprintf_r+0x7a>
 800f16e:	ebba 0b04 	subs.w	fp, sl, r4
 800f172:	d00b      	beq.n	800f18c <_vfiprintf_r+0xa4>
 800f174:	465b      	mov	r3, fp
 800f176:	4622      	mov	r2, r4
 800f178:	4629      	mov	r1, r5
 800f17a:	4630      	mov	r0, r6
 800f17c:	f7ff ffa1 	bl	800f0c2 <__sfputs_r>
 800f180:	3001      	adds	r0, #1
 800f182:	f000 80a7 	beq.w	800f2d4 <_vfiprintf_r+0x1ec>
 800f186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f188:	445a      	add	r2, fp
 800f18a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f18c:	f89a 3000 	ldrb.w	r3, [sl]
 800f190:	2b00      	cmp	r3, #0
 800f192:	f000 809f 	beq.w	800f2d4 <_vfiprintf_r+0x1ec>
 800f196:	2300      	movs	r3, #0
 800f198:	f04f 32ff 	mov.w	r2, #4294967295
 800f19c:	f10a 0a01 	add.w	sl, sl, #1
 800f1a0:	9304      	str	r3, [sp, #16]
 800f1a2:	9307      	str	r3, [sp, #28]
 800f1a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f1a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800f1aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1ae:	4654      	mov	r4, sl
 800f1b0:	2205      	movs	r2, #5
 800f1b2:	4854      	ldr	r0, [pc, #336]	@ (800f304 <_vfiprintf_r+0x21c>)
 800f1b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1b8:	f7fe fd25 	bl	800dc06 <memchr>
 800f1bc:	9a04      	ldr	r2, [sp, #16]
 800f1be:	b9d8      	cbnz	r0, 800f1f8 <_vfiprintf_r+0x110>
 800f1c0:	06d1      	lsls	r1, r2, #27
 800f1c2:	bf44      	itt	mi
 800f1c4:	2320      	movmi	r3, #32
 800f1c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1ca:	0713      	lsls	r3, r2, #28
 800f1cc:	bf44      	itt	mi
 800f1ce:	232b      	movmi	r3, #43	@ 0x2b
 800f1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800f1d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1da:	d015      	beq.n	800f208 <_vfiprintf_r+0x120>
 800f1dc:	9a07      	ldr	r2, [sp, #28]
 800f1de:	4654      	mov	r4, sl
 800f1e0:	2000      	movs	r0, #0
 800f1e2:	f04f 0c0a 	mov.w	ip, #10
 800f1e6:	4621      	mov	r1, r4
 800f1e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1ec:	3b30      	subs	r3, #48	@ 0x30
 800f1ee:	2b09      	cmp	r3, #9
 800f1f0:	d94b      	bls.n	800f28a <_vfiprintf_r+0x1a2>
 800f1f2:	b1b0      	cbz	r0, 800f222 <_vfiprintf_r+0x13a>
 800f1f4:	9207      	str	r2, [sp, #28]
 800f1f6:	e014      	b.n	800f222 <_vfiprintf_r+0x13a>
 800f1f8:	eba0 0308 	sub.w	r3, r0, r8
 800f1fc:	46a2      	mov	sl, r4
 800f1fe:	fa09 f303 	lsl.w	r3, r9, r3
 800f202:	4313      	orrs	r3, r2
 800f204:	9304      	str	r3, [sp, #16]
 800f206:	e7d2      	b.n	800f1ae <_vfiprintf_r+0xc6>
 800f208:	9b03      	ldr	r3, [sp, #12]
 800f20a:	1d19      	adds	r1, r3, #4
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	9103      	str	r1, [sp, #12]
 800f212:	bfbb      	ittet	lt
 800f214:	425b      	neglt	r3, r3
 800f216:	f042 0202 	orrlt.w	r2, r2, #2
 800f21a:	9307      	strge	r3, [sp, #28]
 800f21c:	9307      	strlt	r3, [sp, #28]
 800f21e:	bfb8      	it	lt
 800f220:	9204      	strlt	r2, [sp, #16]
 800f222:	7823      	ldrb	r3, [r4, #0]
 800f224:	2b2e      	cmp	r3, #46	@ 0x2e
 800f226:	d10a      	bne.n	800f23e <_vfiprintf_r+0x156>
 800f228:	7863      	ldrb	r3, [r4, #1]
 800f22a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f22c:	d132      	bne.n	800f294 <_vfiprintf_r+0x1ac>
 800f22e:	9b03      	ldr	r3, [sp, #12]
 800f230:	3402      	adds	r4, #2
 800f232:	1d1a      	adds	r2, r3, #4
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f23a:	9203      	str	r2, [sp, #12]
 800f23c:	9305      	str	r3, [sp, #20]
 800f23e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f314 <_vfiprintf_r+0x22c>
 800f242:	2203      	movs	r2, #3
 800f244:	7821      	ldrb	r1, [r4, #0]
 800f246:	4650      	mov	r0, sl
 800f248:	f7fe fcdd 	bl	800dc06 <memchr>
 800f24c:	b138      	cbz	r0, 800f25e <_vfiprintf_r+0x176>
 800f24e:	eba0 000a 	sub.w	r0, r0, sl
 800f252:	2240      	movs	r2, #64	@ 0x40
 800f254:	9b04      	ldr	r3, [sp, #16]
 800f256:	3401      	adds	r4, #1
 800f258:	4082      	lsls	r2, r0
 800f25a:	4313      	orrs	r3, r2
 800f25c:	9304      	str	r3, [sp, #16]
 800f25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f262:	2206      	movs	r2, #6
 800f264:	4828      	ldr	r0, [pc, #160]	@ (800f308 <_vfiprintf_r+0x220>)
 800f266:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f26a:	f7fe fccc 	bl	800dc06 <memchr>
 800f26e:	2800      	cmp	r0, #0
 800f270:	d03f      	beq.n	800f2f2 <_vfiprintf_r+0x20a>
 800f272:	4b26      	ldr	r3, [pc, #152]	@ (800f30c <_vfiprintf_r+0x224>)
 800f274:	bb1b      	cbnz	r3, 800f2be <_vfiprintf_r+0x1d6>
 800f276:	9b03      	ldr	r3, [sp, #12]
 800f278:	3307      	adds	r3, #7
 800f27a:	f023 0307 	bic.w	r3, r3, #7
 800f27e:	3308      	adds	r3, #8
 800f280:	9303      	str	r3, [sp, #12]
 800f282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f284:	443b      	add	r3, r7
 800f286:	9309      	str	r3, [sp, #36]	@ 0x24
 800f288:	e76a      	b.n	800f160 <_vfiprintf_r+0x78>
 800f28a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f28e:	460c      	mov	r4, r1
 800f290:	2001      	movs	r0, #1
 800f292:	e7a8      	b.n	800f1e6 <_vfiprintf_r+0xfe>
 800f294:	2300      	movs	r3, #0
 800f296:	3401      	adds	r4, #1
 800f298:	f04f 0c0a 	mov.w	ip, #10
 800f29c:	4619      	mov	r1, r3
 800f29e:	9305      	str	r3, [sp, #20]
 800f2a0:	4620      	mov	r0, r4
 800f2a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2a6:	3a30      	subs	r2, #48	@ 0x30
 800f2a8:	2a09      	cmp	r2, #9
 800f2aa:	d903      	bls.n	800f2b4 <_vfiprintf_r+0x1cc>
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d0c6      	beq.n	800f23e <_vfiprintf_r+0x156>
 800f2b0:	9105      	str	r1, [sp, #20]
 800f2b2:	e7c4      	b.n	800f23e <_vfiprintf_r+0x156>
 800f2b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2b8:	4604      	mov	r4, r0
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	e7f0      	b.n	800f2a0 <_vfiprintf_r+0x1b8>
 800f2be:	ab03      	add	r3, sp, #12
 800f2c0:	462a      	mov	r2, r5
 800f2c2:	a904      	add	r1, sp, #16
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	9300      	str	r3, [sp, #0]
 800f2c8:	4b11      	ldr	r3, [pc, #68]	@ (800f310 <_vfiprintf_r+0x228>)
 800f2ca:	f7fd fe49 	bl	800cf60 <_printf_float>
 800f2ce:	4607      	mov	r7, r0
 800f2d0:	1c78      	adds	r0, r7, #1
 800f2d2:	d1d6      	bne.n	800f282 <_vfiprintf_r+0x19a>
 800f2d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2d6:	07d9      	lsls	r1, r3, #31
 800f2d8:	d405      	bmi.n	800f2e6 <_vfiprintf_r+0x1fe>
 800f2da:	89ab      	ldrh	r3, [r5, #12]
 800f2dc:	059a      	lsls	r2, r3, #22
 800f2de:	d402      	bmi.n	800f2e6 <_vfiprintf_r+0x1fe>
 800f2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f2e2:	f7fe fc8f 	bl	800dc04 <__retarget_lock_release_recursive>
 800f2e6:	89ab      	ldrh	r3, [r5, #12]
 800f2e8:	065b      	lsls	r3, r3, #25
 800f2ea:	f53f af1f 	bmi.w	800f12c <_vfiprintf_r+0x44>
 800f2ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2f0:	e71e      	b.n	800f130 <_vfiprintf_r+0x48>
 800f2f2:	ab03      	add	r3, sp, #12
 800f2f4:	462a      	mov	r2, r5
 800f2f6:	a904      	add	r1, sp, #16
 800f2f8:	4630      	mov	r0, r6
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	4b04      	ldr	r3, [pc, #16]	@ (800f310 <_vfiprintf_r+0x228>)
 800f2fe:	f7fe f8cb 	bl	800d498 <_printf_i>
 800f302:	e7e4      	b.n	800f2ce <_vfiprintf_r+0x1e6>
 800f304:	0800fa02 	.word	0x0800fa02
 800f308:	0800fa0c 	.word	0x0800fa0c
 800f30c:	0800cf61 	.word	0x0800cf61
 800f310:	0800f0c3 	.word	0x0800f0c3
 800f314:	0800fa08 	.word	0x0800fa08

0800f318 <__sflush_r>:
 800f318:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f320:	0716      	lsls	r6, r2, #28
 800f322:	4605      	mov	r5, r0
 800f324:	460c      	mov	r4, r1
 800f326:	d454      	bmi.n	800f3d2 <__sflush_r+0xba>
 800f328:	684b      	ldr	r3, [r1, #4]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	dc02      	bgt.n	800f334 <__sflush_r+0x1c>
 800f32e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f330:	2b00      	cmp	r3, #0
 800f332:	dd48      	ble.n	800f3c6 <__sflush_r+0xae>
 800f334:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f336:	2e00      	cmp	r6, #0
 800f338:	d045      	beq.n	800f3c6 <__sflush_r+0xae>
 800f33a:	2300      	movs	r3, #0
 800f33c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f340:	682f      	ldr	r7, [r5, #0]
 800f342:	6a21      	ldr	r1, [r4, #32]
 800f344:	602b      	str	r3, [r5, #0]
 800f346:	d030      	beq.n	800f3aa <__sflush_r+0x92>
 800f348:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f34a:	89a3      	ldrh	r3, [r4, #12]
 800f34c:	0759      	lsls	r1, r3, #29
 800f34e:	d505      	bpl.n	800f35c <__sflush_r+0x44>
 800f350:	6863      	ldr	r3, [r4, #4]
 800f352:	1ad2      	subs	r2, r2, r3
 800f354:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f356:	b10b      	cbz	r3, 800f35c <__sflush_r+0x44>
 800f358:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f35a:	1ad2      	subs	r2, r2, r3
 800f35c:	2300      	movs	r3, #0
 800f35e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f360:	6a21      	ldr	r1, [r4, #32]
 800f362:	4628      	mov	r0, r5
 800f364:	47b0      	blx	r6
 800f366:	1c43      	adds	r3, r0, #1
 800f368:	89a3      	ldrh	r3, [r4, #12]
 800f36a:	d106      	bne.n	800f37a <__sflush_r+0x62>
 800f36c:	6829      	ldr	r1, [r5, #0]
 800f36e:	291d      	cmp	r1, #29
 800f370:	d82b      	bhi.n	800f3ca <__sflush_r+0xb2>
 800f372:	4a2a      	ldr	r2, [pc, #168]	@ (800f41c <__sflush_r+0x104>)
 800f374:	40ca      	lsrs	r2, r1
 800f376:	07d6      	lsls	r6, r2, #31
 800f378:	d527      	bpl.n	800f3ca <__sflush_r+0xb2>
 800f37a:	2200      	movs	r2, #0
 800f37c:	04d9      	lsls	r1, r3, #19
 800f37e:	6062      	str	r2, [r4, #4]
 800f380:	6922      	ldr	r2, [r4, #16]
 800f382:	6022      	str	r2, [r4, #0]
 800f384:	d504      	bpl.n	800f390 <__sflush_r+0x78>
 800f386:	1c42      	adds	r2, r0, #1
 800f388:	d101      	bne.n	800f38e <__sflush_r+0x76>
 800f38a:	682b      	ldr	r3, [r5, #0]
 800f38c:	b903      	cbnz	r3, 800f390 <__sflush_r+0x78>
 800f38e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f390:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f392:	602f      	str	r7, [r5, #0]
 800f394:	b1b9      	cbz	r1, 800f3c6 <__sflush_r+0xae>
 800f396:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f39a:	4299      	cmp	r1, r3
 800f39c:	d002      	beq.n	800f3a4 <__sflush_r+0x8c>
 800f39e:	4628      	mov	r0, r5
 800f3a0:	f7ff faac 	bl	800e8fc <_free_r>
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f3a8:	e00d      	b.n	800f3c6 <__sflush_r+0xae>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	4628      	mov	r0, r5
 800f3ae:	47b0      	blx	r6
 800f3b0:	4602      	mov	r2, r0
 800f3b2:	1c50      	adds	r0, r2, #1
 800f3b4:	d1c9      	bne.n	800f34a <__sflush_r+0x32>
 800f3b6:	682b      	ldr	r3, [r5, #0]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d0c6      	beq.n	800f34a <__sflush_r+0x32>
 800f3bc:	2b1d      	cmp	r3, #29
 800f3be:	d001      	beq.n	800f3c4 <__sflush_r+0xac>
 800f3c0:	2b16      	cmp	r3, #22
 800f3c2:	d11d      	bne.n	800f400 <__sflush_r+0xe8>
 800f3c4:	602f      	str	r7, [r5, #0]
 800f3c6:	2000      	movs	r0, #0
 800f3c8:	e021      	b.n	800f40e <__sflush_r+0xf6>
 800f3ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3ce:	b21b      	sxth	r3, r3
 800f3d0:	e01a      	b.n	800f408 <__sflush_r+0xf0>
 800f3d2:	690f      	ldr	r7, [r1, #16]
 800f3d4:	2f00      	cmp	r7, #0
 800f3d6:	d0f6      	beq.n	800f3c6 <__sflush_r+0xae>
 800f3d8:	0793      	lsls	r3, r2, #30
 800f3da:	680e      	ldr	r6, [r1, #0]
 800f3dc:	600f      	str	r7, [r1, #0]
 800f3de:	bf0c      	ite	eq
 800f3e0:	694b      	ldreq	r3, [r1, #20]
 800f3e2:	2300      	movne	r3, #0
 800f3e4:	eba6 0807 	sub.w	r8, r6, r7
 800f3e8:	608b      	str	r3, [r1, #8]
 800f3ea:	f1b8 0f00 	cmp.w	r8, #0
 800f3ee:	ddea      	ble.n	800f3c6 <__sflush_r+0xae>
 800f3f0:	4643      	mov	r3, r8
 800f3f2:	463a      	mov	r2, r7
 800f3f4:	6a21      	ldr	r1, [r4, #32]
 800f3f6:	4628      	mov	r0, r5
 800f3f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f3fa:	47b0      	blx	r6
 800f3fc:	2800      	cmp	r0, #0
 800f3fe:	dc08      	bgt.n	800f412 <__sflush_r+0xfa>
 800f400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f408:	f04f 30ff 	mov.w	r0, #4294967295
 800f40c:	81a3      	strh	r3, [r4, #12]
 800f40e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f412:	4407      	add	r7, r0
 800f414:	eba8 0800 	sub.w	r8, r8, r0
 800f418:	e7e7      	b.n	800f3ea <__sflush_r+0xd2>
 800f41a:	bf00      	nop
 800f41c:	20400001 	.word	0x20400001

0800f420 <_fflush_r>:
 800f420:	b538      	push	{r3, r4, r5, lr}
 800f422:	690b      	ldr	r3, [r1, #16]
 800f424:	4605      	mov	r5, r0
 800f426:	460c      	mov	r4, r1
 800f428:	b913      	cbnz	r3, 800f430 <_fflush_r+0x10>
 800f42a:	2500      	movs	r5, #0
 800f42c:	4628      	mov	r0, r5
 800f42e:	bd38      	pop	{r3, r4, r5, pc}
 800f430:	b118      	cbz	r0, 800f43a <_fflush_r+0x1a>
 800f432:	6a03      	ldr	r3, [r0, #32]
 800f434:	b90b      	cbnz	r3, 800f43a <_fflush_r+0x1a>
 800f436:	f7fe f9d9 	bl	800d7ec <__sinit>
 800f43a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d0f3      	beq.n	800f42a <_fflush_r+0xa>
 800f442:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f444:	07d0      	lsls	r0, r2, #31
 800f446:	d404      	bmi.n	800f452 <_fflush_r+0x32>
 800f448:	0599      	lsls	r1, r3, #22
 800f44a:	d402      	bmi.n	800f452 <_fflush_r+0x32>
 800f44c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f44e:	f7fe fbd8 	bl	800dc02 <__retarget_lock_acquire_recursive>
 800f452:	4628      	mov	r0, r5
 800f454:	4621      	mov	r1, r4
 800f456:	f7ff ff5f 	bl	800f318 <__sflush_r>
 800f45a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f45c:	4605      	mov	r5, r0
 800f45e:	07da      	lsls	r2, r3, #31
 800f460:	d4e4      	bmi.n	800f42c <_fflush_r+0xc>
 800f462:	89a3      	ldrh	r3, [r4, #12]
 800f464:	059b      	lsls	r3, r3, #22
 800f466:	d4e1      	bmi.n	800f42c <_fflush_r+0xc>
 800f468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f46a:	f7fe fbcb 	bl	800dc04 <__retarget_lock_release_recursive>
 800f46e:	e7dd      	b.n	800f42c <_fflush_r+0xc>

0800f470 <__swhatbuf_r>:
 800f470:	b570      	push	{r4, r5, r6, lr}
 800f472:	460c      	mov	r4, r1
 800f474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f478:	b096      	sub	sp, #88	@ 0x58
 800f47a:	4615      	mov	r5, r2
 800f47c:	2900      	cmp	r1, #0
 800f47e:	461e      	mov	r6, r3
 800f480:	da0c      	bge.n	800f49c <__swhatbuf_r+0x2c>
 800f482:	89a3      	ldrh	r3, [r4, #12]
 800f484:	2100      	movs	r1, #0
 800f486:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f48a:	bf14      	ite	ne
 800f48c:	2340      	movne	r3, #64	@ 0x40
 800f48e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f492:	2000      	movs	r0, #0
 800f494:	6031      	str	r1, [r6, #0]
 800f496:	602b      	str	r3, [r5, #0]
 800f498:	b016      	add	sp, #88	@ 0x58
 800f49a:	bd70      	pop	{r4, r5, r6, pc}
 800f49c:	466a      	mov	r2, sp
 800f49e:	f000 f849 	bl	800f534 <_fstat_r>
 800f4a2:	2800      	cmp	r0, #0
 800f4a4:	dbed      	blt.n	800f482 <__swhatbuf_r+0x12>
 800f4a6:	9901      	ldr	r1, [sp, #4]
 800f4a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f4ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f4b0:	4259      	negs	r1, r3
 800f4b2:	4159      	adcs	r1, r3
 800f4b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4b8:	e7eb      	b.n	800f492 <__swhatbuf_r+0x22>

0800f4ba <__smakebuf_r>:
 800f4ba:	898b      	ldrh	r3, [r1, #12]
 800f4bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4be:	079d      	lsls	r5, r3, #30
 800f4c0:	4606      	mov	r6, r0
 800f4c2:	460c      	mov	r4, r1
 800f4c4:	d507      	bpl.n	800f4d6 <__smakebuf_r+0x1c>
 800f4c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f4ca:	6023      	str	r3, [r4, #0]
 800f4cc:	6123      	str	r3, [r4, #16]
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	6163      	str	r3, [r4, #20]
 800f4d2:	b003      	add	sp, #12
 800f4d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4d6:	ab01      	add	r3, sp, #4
 800f4d8:	466a      	mov	r2, sp
 800f4da:	f7ff ffc9 	bl	800f470 <__swhatbuf_r>
 800f4de:	9f00      	ldr	r7, [sp, #0]
 800f4e0:	4605      	mov	r5, r0
 800f4e2:	4630      	mov	r0, r6
 800f4e4:	4639      	mov	r1, r7
 800f4e6:	f7fd fc11 	bl	800cd0c <_malloc_r>
 800f4ea:	b948      	cbnz	r0, 800f500 <__smakebuf_r+0x46>
 800f4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4f0:	059a      	lsls	r2, r3, #22
 800f4f2:	d4ee      	bmi.n	800f4d2 <__smakebuf_r+0x18>
 800f4f4:	f023 0303 	bic.w	r3, r3, #3
 800f4f8:	f043 0302 	orr.w	r3, r3, #2
 800f4fc:	81a3      	strh	r3, [r4, #12]
 800f4fe:	e7e2      	b.n	800f4c6 <__smakebuf_r+0xc>
 800f500:	89a3      	ldrh	r3, [r4, #12]
 800f502:	6020      	str	r0, [r4, #0]
 800f504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f508:	81a3      	strh	r3, [r4, #12]
 800f50a:	9b01      	ldr	r3, [sp, #4]
 800f50c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f510:	b15b      	cbz	r3, 800f52a <__smakebuf_r+0x70>
 800f512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f516:	4630      	mov	r0, r6
 800f518:	f000 f81e 	bl	800f558 <_isatty_r>
 800f51c:	b128      	cbz	r0, 800f52a <__smakebuf_r+0x70>
 800f51e:	89a3      	ldrh	r3, [r4, #12]
 800f520:	f023 0303 	bic.w	r3, r3, #3
 800f524:	f043 0301 	orr.w	r3, r3, #1
 800f528:	81a3      	strh	r3, [r4, #12]
 800f52a:	89a3      	ldrh	r3, [r4, #12]
 800f52c:	431d      	orrs	r5, r3
 800f52e:	81a5      	strh	r5, [r4, #12]
 800f530:	e7cf      	b.n	800f4d2 <__smakebuf_r+0x18>
	...

0800f534 <_fstat_r>:
 800f534:	b538      	push	{r3, r4, r5, lr}
 800f536:	2300      	movs	r3, #0
 800f538:	4d06      	ldr	r5, [pc, #24]	@ (800f554 <_fstat_r+0x20>)
 800f53a:	4604      	mov	r4, r0
 800f53c:	4608      	mov	r0, r1
 800f53e:	4611      	mov	r1, r2
 800f540:	602b      	str	r3, [r5, #0]
 800f542:	f7f3 f8ca 	bl	80026da <_fstat>
 800f546:	1c43      	adds	r3, r0, #1
 800f548:	d102      	bne.n	800f550 <_fstat_r+0x1c>
 800f54a:	682b      	ldr	r3, [r5, #0]
 800f54c:	b103      	cbz	r3, 800f550 <_fstat_r+0x1c>
 800f54e:	6023      	str	r3, [r4, #0]
 800f550:	bd38      	pop	{r3, r4, r5, pc}
 800f552:	bf00      	nop
 800f554:	20000804 	.word	0x20000804

0800f558 <_isatty_r>:
 800f558:	b538      	push	{r3, r4, r5, lr}
 800f55a:	2300      	movs	r3, #0
 800f55c:	4d05      	ldr	r5, [pc, #20]	@ (800f574 <_isatty_r+0x1c>)
 800f55e:	4604      	mov	r4, r0
 800f560:	4608      	mov	r0, r1
 800f562:	602b      	str	r3, [r5, #0]
 800f564:	f7f3 f8c9 	bl	80026fa <_isatty>
 800f568:	1c43      	adds	r3, r0, #1
 800f56a:	d102      	bne.n	800f572 <_isatty_r+0x1a>
 800f56c:	682b      	ldr	r3, [r5, #0]
 800f56e:	b103      	cbz	r3, 800f572 <_isatty_r+0x1a>
 800f570:	6023      	str	r3, [r4, #0]
 800f572:	bd38      	pop	{r3, r4, r5, pc}
 800f574:	20000804 	.word	0x20000804

0800f578 <__assert_func>:
 800f578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f57a:	4614      	mov	r4, r2
 800f57c:	461a      	mov	r2, r3
 800f57e:	4b09      	ldr	r3, [pc, #36]	@ (800f5a4 <__assert_func+0x2c>)
 800f580:	4605      	mov	r5, r0
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	68d8      	ldr	r0, [r3, #12]
 800f586:	b14c      	cbz	r4, 800f59c <__assert_func+0x24>
 800f588:	4b07      	ldr	r3, [pc, #28]	@ (800f5a8 <__assert_func+0x30>)
 800f58a:	9100      	str	r1, [sp, #0]
 800f58c:	4907      	ldr	r1, [pc, #28]	@ (800f5ac <__assert_func+0x34>)
 800f58e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f592:	462b      	mov	r3, r5
 800f594:	f000 f842 	bl	800f61c <fiprintf>
 800f598:	f000 f852 	bl	800f640 <abort>
 800f59c:	4b04      	ldr	r3, [pc, #16]	@ (800f5b0 <__assert_func+0x38>)
 800f59e:	461c      	mov	r4, r3
 800f5a0:	e7f3      	b.n	800f58a <__assert_func+0x12>
 800f5a2:	bf00      	nop
 800f5a4:	20000020 	.word	0x20000020
 800f5a8:	0800fa1d 	.word	0x0800fa1d
 800f5ac:	0800fa2a 	.word	0x0800fa2a
 800f5b0:	0800fa58 	.word	0x0800fa58

0800f5b4 <_calloc_r>:
 800f5b4:	b570      	push	{r4, r5, r6, lr}
 800f5b6:	fba1 5402 	umull	r5, r4, r1, r2
 800f5ba:	b934      	cbnz	r4, 800f5ca <_calloc_r+0x16>
 800f5bc:	4629      	mov	r1, r5
 800f5be:	f7fd fba5 	bl	800cd0c <_malloc_r>
 800f5c2:	4606      	mov	r6, r0
 800f5c4:	b928      	cbnz	r0, 800f5d2 <_calloc_r+0x1e>
 800f5c6:	4630      	mov	r0, r6
 800f5c8:	bd70      	pop	{r4, r5, r6, pc}
 800f5ca:	220c      	movs	r2, #12
 800f5cc:	2600      	movs	r6, #0
 800f5ce:	6002      	str	r2, [r0, #0]
 800f5d0:	e7f9      	b.n	800f5c6 <_calloc_r+0x12>
 800f5d2:	462a      	mov	r2, r5
 800f5d4:	4621      	mov	r1, r4
 800f5d6:	f7fe fa87 	bl	800dae8 <memset>
 800f5da:	e7f4      	b.n	800f5c6 <_calloc_r+0x12>

0800f5dc <__ascii_mbtowc>:
 800f5dc:	b082      	sub	sp, #8
 800f5de:	b901      	cbnz	r1, 800f5e2 <__ascii_mbtowc+0x6>
 800f5e0:	a901      	add	r1, sp, #4
 800f5e2:	b142      	cbz	r2, 800f5f6 <__ascii_mbtowc+0x1a>
 800f5e4:	b14b      	cbz	r3, 800f5fa <__ascii_mbtowc+0x1e>
 800f5e6:	7813      	ldrb	r3, [r2, #0]
 800f5e8:	600b      	str	r3, [r1, #0]
 800f5ea:	7812      	ldrb	r2, [r2, #0]
 800f5ec:	1e10      	subs	r0, r2, #0
 800f5ee:	bf18      	it	ne
 800f5f0:	2001      	movne	r0, #1
 800f5f2:	b002      	add	sp, #8
 800f5f4:	4770      	bx	lr
 800f5f6:	4610      	mov	r0, r2
 800f5f8:	e7fb      	b.n	800f5f2 <__ascii_mbtowc+0x16>
 800f5fa:	f06f 0001 	mvn.w	r0, #1
 800f5fe:	e7f8      	b.n	800f5f2 <__ascii_mbtowc+0x16>

0800f600 <__ascii_wctomb>:
 800f600:	4603      	mov	r3, r0
 800f602:	4608      	mov	r0, r1
 800f604:	b141      	cbz	r1, 800f618 <__ascii_wctomb+0x18>
 800f606:	2aff      	cmp	r2, #255	@ 0xff
 800f608:	d904      	bls.n	800f614 <__ascii_wctomb+0x14>
 800f60a:	228a      	movs	r2, #138	@ 0x8a
 800f60c:	f04f 30ff 	mov.w	r0, #4294967295
 800f610:	601a      	str	r2, [r3, #0]
 800f612:	4770      	bx	lr
 800f614:	2001      	movs	r0, #1
 800f616:	700a      	strb	r2, [r1, #0]
 800f618:	4770      	bx	lr
	...

0800f61c <fiprintf>:
 800f61c:	b40e      	push	{r1, r2, r3}
 800f61e:	b503      	push	{r0, r1, lr}
 800f620:	ab03      	add	r3, sp, #12
 800f622:	4601      	mov	r1, r0
 800f624:	4805      	ldr	r0, [pc, #20]	@ (800f63c <fiprintf+0x20>)
 800f626:	f853 2b04 	ldr.w	r2, [r3], #4
 800f62a:	6800      	ldr	r0, [r0, #0]
 800f62c:	9301      	str	r3, [sp, #4]
 800f62e:	f7ff fd5b 	bl	800f0e8 <_vfiprintf_r>
 800f632:	b002      	add	sp, #8
 800f634:	f85d eb04 	ldr.w	lr, [sp], #4
 800f638:	b003      	add	sp, #12
 800f63a:	4770      	bx	lr
 800f63c:	20000020 	.word	0x20000020

0800f640 <abort>:
 800f640:	2006      	movs	r0, #6
 800f642:	b508      	push	{r3, lr}
 800f644:	f000 f82c 	bl	800f6a0 <raise>
 800f648:	2001      	movs	r0, #1
 800f64a:	f7f2 fff6 	bl	800263a <_exit>

0800f64e <_raise_r>:
 800f64e:	291f      	cmp	r1, #31
 800f650:	b538      	push	{r3, r4, r5, lr}
 800f652:	4605      	mov	r5, r0
 800f654:	460c      	mov	r4, r1
 800f656:	d904      	bls.n	800f662 <_raise_r+0x14>
 800f658:	2316      	movs	r3, #22
 800f65a:	6003      	str	r3, [r0, #0]
 800f65c:	f04f 30ff 	mov.w	r0, #4294967295
 800f660:	bd38      	pop	{r3, r4, r5, pc}
 800f662:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f664:	b112      	cbz	r2, 800f66c <_raise_r+0x1e>
 800f666:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f66a:	b94b      	cbnz	r3, 800f680 <_raise_r+0x32>
 800f66c:	4628      	mov	r0, r5
 800f66e:	f000 f831 	bl	800f6d4 <_getpid_r>
 800f672:	4622      	mov	r2, r4
 800f674:	4601      	mov	r1, r0
 800f676:	4628      	mov	r0, r5
 800f678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f67c:	f000 b818 	b.w	800f6b0 <_kill_r>
 800f680:	2b01      	cmp	r3, #1
 800f682:	d00a      	beq.n	800f69a <_raise_r+0x4c>
 800f684:	1c59      	adds	r1, r3, #1
 800f686:	d103      	bne.n	800f690 <_raise_r+0x42>
 800f688:	2316      	movs	r3, #22
 800f68a:	6003      	str	r3, [r0, #0]
 800f68c:	2001      	movs	r0, #1
 800f68e:	e7e7      	b.n	800f660 <_raise_r+0x12>
 800f690:	2100      	movs	r1, #0
 800f692:	4620      	mov	r0, r4
 800f694:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f698:	4798      	blx	r3
 800f69a:	2000      	movs	r0, #0
 800f69c:	e7e0      	b.n	800f660 <_raise_r+0x12>
	...

0800f6a0 <raise>:
 800f6a0:	4b02      	ldr	r3, [pc, #8]	@ (800f6ac <raise+0xc>)
 800f6a2:	4601      	mov	r1, r0
 800f6a4:	6818      	ldr	r0, [r3, #0]
 800f6a6:	f7ff bfd2 	b.w	800f64e <_raise_r>
 800f6aa:	bf00      	nop
 800f6ac:	20000020 	.word	0x20000020

0800f6b0 <_kill_r>:
 800f6b0:	b538      	push	{r3, r4, r5, lr}
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	4d06      	ldr	r5, [pc, #24]	@ (800f6d0 <_kill_r+0x20>)
 800f6b6:	4604      	mov	r4, r0
 800f6b8:	4608      	mov	r0, r1
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	602b      	str	r3, [r5, #0]
 800f6be:	f7f2 ffac 	bl	800261a <_kill>
 800f6c2:	1c43      	adds	r3, r0, #1
 800f6c4:	d102      	bne.n	800f6cc <_kill_r+0x1c>
 800f6c6:	682b      	ldr	r3, [r5, #0]
 800f6c8:	b103      	cbz	r3, 800f6cc <_kill_r+0x1c>
 800f6ca:	6023      	str	r3, [r4, #0]
 800f6cc:	bd38      	pop	{r3, r4, r5, pc}
 800f6ce:	bf00      	nop
 800f6d0:	20000804 	.word	0x20000804

0800f6d4 <_getpid_r>:
 800f6d4:	f7f2 bf99 	b.w	800260a <_getpid>

0800f6d8 <_init>:
 800f6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6da:	bf00      	nop
 800f6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6de:	bc08      	pop	{r3}
 800f6e0:	469e      	mov	lr, r3
 800f6e2:	4770      	bx	lr

0800f6e4 <_fini>:
 800f6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6e6:	bf00      	nop
 800f6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6ea:	bc08      	pop	{r3}
 800f6ec:	469e      	mov	lr, r3
 800f6ee:	4770      	bx	lr
