set ::env(PROJECT_NAME) ha1588
set ::env(DESIGN_TOP) ha1588
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ha1588/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ha1588/rtl/ha1588.v
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) Communication
