/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 360 176)
	(text "wb_audioCFG_CFGctrlRegisterBank" (rect 5 0 184 12)(font "Arial" ))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "async_reset" (rect 0 0 61 12)(font "Arial" ))
		(text "async_reset" (rect 21 27 82 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rClk" (rect 0 0 20 12)(font "Arial" ))
		(text "rClk" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "dataIn[register_width-1..0]" (rect 0 0 127 12)(font "Arial" ))
		(text "dataIn[register_width-1..0]" (rect 21 59 148 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "addrIn[addr_bus_width-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "addrIn[addr_bus_width-1..0]" (rect 21 75 156 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "writeEnable" (rect 0 0 55 12)(font "Arial" ))
		(text "writeEnable" (rect 21 91 76 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "addrOutA[addr_bus_width-1..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "addrOutA[addr_bus_width-1..0]" (rect 21 107 172 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "addrOutB[addr_bus_width-1..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "addrOutB[addr_bus_width-1..0]" (rect 21 123 172 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 344 32)
		(output)
		(text "dataOutA[register_width-1..0]" (rect 0 0 142 12)(font "Arial" ))
		(text "dataOutA[register_width-1..0]" (rect 181 27 323 39)(font "Arial" ))
		(line (pt 344 32)(pt 328 32)(line_width 3))
	)
	(port
		(pt 344 48)
		(output)
		(text "dataOutB[register_width-1..0]" (rect 0 0 142 12)(font "Arial" ))
		(text "dataOutB[register_width-1..0]" (rect 181 43 323 55)(font "Arial" ))
		(line (pt 344 48)(pt 328 48)(line_width 3))
	)
	(parameter
		"register_width"
		"8"
		""
	)
	(parameter
		"register_depth"
		"4"
		""
	)
	(parameter
		"addr_bus_width"
		"2"
		""
	)
	(parameter
		"write_enable_active_low"
		"E\"false\""
		""
	)
	(parameter
		"clock_on_rising_flank"
		"E\"true\""
		""
	)
	(parameter
		"reset_active_low"
		"E\"true\""
		""
	)
	(parameter
		"load_file_on_reset"
		"S\"\""
		""
	)
	(drawing
		(rectangle (rect 16 16 328 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 360 -64 460 16))
)
