{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529485199189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529485199197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 16:59:59 2018 " "Processing started: Wed Jun 20 16:59:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529485199197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485199197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timename -c timename " "Command: quartus_map --read_settings_files=on --write_settings_files=off timename -c timename" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485199197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529485199580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529485199580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp " "Found entity 1: fp" {  } { { "fp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485210988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485210988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/cnt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485210993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485210993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7s.v 1 1 " "Found 1 design units, including 1 entities, in source file dec7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7s " "Found entity 1: Dec7s" {  } { { "Dec7s.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Dec7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485210997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485210997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.v 1 1 " "Found 1 design units, including 1 entities, in source file hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tfp.v 1 1 " "Found 1 design units, including 1 entities, in source file tfp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tfp " "Found entity 1: Tfp" {  } { { "Tfp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Tfp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timename.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timename.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timename " "Found entity 1: timename" {  } { { "timename.bdf" "" { Schematic "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/timename.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index.v 1 1 " "Found 1 design units, including 1 entities, in source file index.v" { { "Info" "ISGN_ENTITY_NAME" "1 index " "Found entity 1: index" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529485211024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211024 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex0 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex0\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex0 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex0\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex1 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex1\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex1 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex2 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex2\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex2 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex2\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex3 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex3\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex3 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex3\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex4 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex4\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex4 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex4\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex5 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex5\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex5 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529485211026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "index " "Elaborating entity \"index\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529485211069 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "index.v(11) " "Verilog HDL Event Control error at index.v(11): mixed single- and double-edge expressions are not supported" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 index.v(14) " "Verilog HDL Always Construct warning at index.v(14): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(16) " "Verilog HDL Always Construct warning at index.v(16): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(16) " "Verilog HDL assignment warning at index.v(16): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 index.v(19) " "Verilog HDL Always Construct warning at index.v(19): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(21) " "Verilog HDL Always Construct warning at index.v(21): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(25) " "Verilog HDL Always Construct warning at index.v(25): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(25) " "Verilog HDL assignment warning at index.v(25): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211152 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(30) " "Verilog HDL Always Construct warning at index.v(30): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(30) " "Verilog HDL assignment warning at index.v(30): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 index.v(33) " "Verilog HDL Always Construct warning at index.v(33): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(35) " "Verilog HDL Always Construct warning at index.v(35): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(35) " "Verilog HDL assignment warning at index.v(35): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(43) " "Verilog HDL Always Construct warning at index.v(43): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(43) " "Verilog HDL assignment warning at index.v(43): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(48) " "Verilog HDL Always Construct warning at index.v(48): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(48) " "Verilog HDL assignment warning at index.v(48): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 index.v(51) " "Verilog HDL Always Construct warning at index.v(51): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(53) " "Verilog HDL Always Construct warning at index.v(53): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211153 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(53) " "Verilog HDL assignment warning at index.v(53): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(59) " "Verilog HDL Always Construct warning at index.v(59): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(62) " "Verilog HDL Always Construct warning at index.v(62): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(62) " "Verilog HDL assignment warning at index.v(62): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(65) " "Verilog HDL Always Construct warning at index.v(65): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(68) " "Verilog HDL Always Construct warning at index.v(68): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(68) " "Verilog HDL assignment warning at index.v(68): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(71) " "Verilog HDL Always Construct warning at index.v(71): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211154 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(74) " "Verilog HDL Always Construct warning at index.v(74): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(74) " "Verilog HDL assignment warning at index.v(74): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(78) " "Verilog HDL Always Construct warning at index.v(78): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(80) " "Verilog HDL Always Construct warning at index.v(80): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(82) " "Verilog HDL Always Construct warning at index.v(82): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(90) " "Verilog HDL Always Construct warning at index.v(90): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(99) " "Verilog HDL Always Construct warning at index.v(99): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211155 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(101) " "Verilog HDL Always Construct warning at index.v(101): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211156 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(103) " "Verilog HDL Always Construct warning at index.v(103): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211156 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(103) " "Verilog HDL assignment warning at index.v(103): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211156 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(108) " "Verilog HDL Always Construct warning at index.v(108): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(110) " "Verilog HDL Always Construct warning at index.v(110): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(112) " "Verilog HDL Always Construct warning at index.v(112): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(112) " "Verilog HDL assignment warning at index.v(112): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(117) " "Verilog HDL Always Construct warning at index.v(117): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(120) " "Verilog HDL Always Construct warning at index.v(120): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(120) " "Verilog HDL assignment warning at index.v(120): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211157 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(124) " "Verilog HDL Always Construct warning at index.v(124): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(127) " "Verilog HDL Always Construct warning at index.v(127): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(127) " "Verilog HDL assignment warning at index.v(127): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "day index.v(128) " "Verilog HDL Always Construct warning at index.v(128): variable \"day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(128) " "Verilog HDL assignment warning at index.v(128): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(129) " "Verilog HDL Always Construct warning at index.v(129): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(129) " "Verilog HDL assignment warning at index.v(129): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "month index.v(130) " "Verilog HDL Always Construct warning at index.v(130): variable \"month\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(130) " "Verilog HDL assignment warning at index.v(130): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211158 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(131) " "Verilog HDL Always Construct warning at index.v(131): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(131) " "Verilog HDL assignment warning at index.v(131): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "year index.v(132) " "Verilog HDL Always Construct warning at index.v(132): variable \"year\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(132) " "Verilog HDL assignment warning at index.v(132): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 index.v(135) " "Verilog HDL Always Construct warning at index.v(135): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(137) " "Verilog HDL Always Construct warning at index.v(137): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(137) " "Verilog HDL assignment warning at index.v(137): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(138) " "Verilog HDL Always Construct warning at index.v(138): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(138) " "Verilog HDL assignment warning at index.v(138): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(139) " "Verilog HDL Always Construct warning at index.v(139): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211159 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(139) " "Verilog HDL assignment warning at index.v(139): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes index.v(140) " "Verilog HDL Always Construct warning at index.v(140): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(140) " "Verilog HDL assignment warning at index.v(140): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(141) " "Verilog HDL Always Construct warning at index.v(141): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(141) " "Verilog HDL assignment warning at index.v(141): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour index.v(142) " "Verilog HDL Always Construct warning at index.v(142): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(142) " "Verilog HDL assignment warning at index.v(142): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second index.v(145) " "Verilog HDL Always Construct warning at index.v(145): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529485211160 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211163 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minutes index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"minutes\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211163 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211163 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"day\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "month index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"month\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"year\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"clock\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q1 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q1\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q2 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q2\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211164 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q4 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q4\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211165 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q5 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q5\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211165 "|index"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q6 index.v(11) " "Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable \"q6\", which holds its previous value in one or more paths through the always construct" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529485211165 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q6\[0\] index.v(19) " "Inferred latch for \"q6\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q6\[1\] index.v(19) " "Inferred latch for \"q6\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q6\[2\] index.v(19) " "Inferred latch for \"q6\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q6\[3\] index.v(19) " "Inferred latch for \"q6\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q5\[0\] index.v(19) " "Inferred latch for \"q5\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q5\[1\] index.v(19) " "Inferred latch for \"q5\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q5\[2\] index.v(19) " "Inferred latch for \"q5\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q5\[3\] index.v(19) " "Inferred latch for \"q5\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[0\] index.v(19) " "Inferred latch for \"q4\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[1\] index.v(19) " "Inferred latch for \"q4\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[2\] index.v(19) " "Inferred latch for \"q4\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[3\] index.v(19) " "Inferred latch for \"q4\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] index.v(19) " "Inferred latch for \"q3\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211184 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] index.v(19) " "Inferred latch for \"q3\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211185 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] index.v(19) " "Inferred latch for \"q3\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211185 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] index.v(19) " "Inferred latch for \"q3\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211185 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] index.v(19) " "Inferred latch for \"q2\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211186 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] index.v(19) " "Inferred latch for \"q2\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211186 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] index.v(19) " "Inferred latch for \"q2\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211186 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[3\] index.v(19) " "Inferred latch for \"q2\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] index.v(19) " "Inferred latch for \"q1\[0\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] index.v(19) " "Inferred latch for \"q1\[1\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] index.v(19) " "Inferred latch for \"q1\[2\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[3\] index.v(19) " "Inferred latch for \"q1\[3\]\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock index.v(19) " "Inferred latch for \"clock\" at index.v(19)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211187 "|index"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529485211193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 90 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529485211339 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 20 17:00:11 2018 " "Processing ended: Wed Jun 20 17:00:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529485211339 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529485211339 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529485211339 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529485211339 ""}
