#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 10 20:11:54 2025
# Process ID: 14864
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2808 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
assign_bd_address [get_bd_addr_segs {redpitaya_mem_interf_0/s_axi/reg0 }]
save_bd_design
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_redpitaya_mem_interf_0_reg0}]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DIN_TO {14} CONFIG.DIN_FROM {27} CONFIG.DOUT_WIDTH {14}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins FrequencyCounter/frequency_counter_0/vp_output] [get_bd_pins redpitaya_mem_interf_0/vp]
connect_bd_net [get_bd_pins FrequencyCounter/frequency_counter_0/vpp_output] [get_bd_pins redpitaya_mem_interf_0/vpp]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference system_frequency_counter_0_0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_module_reference system_redpitaya_mem_interf_0_0
delete_bd_objs [get_bd_nets FrequencyCounter/xlconstant_1_dout]
delete_bd_objs [get_bd_cells FrequencyCounter/xlconstant_1]
delete_bd_objs [get_bd_nets FrequencyCounter/xlconstant_0_dout] [get_bd_cells FrequencyCounter/xlconstant_0]
connect_bd_net [get_bd_pins FrequencyCounter/freq_mapper_0/f_min] [get_bd_pins redpitaya_mem_interf_0/f_min]
connect_bd_net [get_bd_pins redpitaya_mem_interf_0/f_max] [get_bd_pins FrequencyCounter/freq_mapper_0/f_max]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
