
*** Running vivado
    with args -log MULTU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source MULTU.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MULTU.tcl -notrace
Command: synth_design -top MULTU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 305.035 ; gain = 97.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MULTU' [D:/MULTU/MULTU.srcs/sources_1/new/MULTU.v:23]
INFO: [Synth 8-256] done synthesizing module 'MULTU' (1#1) [D:/MULTU/MULTU.srcs/sources_1/new/MULTU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 342.492 ; gain = 135.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 342.492 ; gain = 135.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 342.492 ; gain = 135.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 348.750 ; gain = 141.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 31    
+---Registers : 
	               64 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MULTU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 31    
+---Registers : 
	               64 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 473.590 ; gain = 266.316
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 473.590 ; gain = 266.316
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 473.590 ; gain = 266.316

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored0_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stored3_reg[49] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[63]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[30]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[29]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[28]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[27]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[26]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[25]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[24]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[23]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[22]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[21]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[20]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[19]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[18]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[17]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[16]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[15]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[14]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[13]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[12]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[11]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[10]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[9]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[8]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[7]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[6]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[5]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[4]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[3]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[2]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[1]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored31_reg[0]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[63]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[62]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[29]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[28]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[27]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[26]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[25]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[24]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[23]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[22]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[21]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[20]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[19]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[18]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[17]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[16]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[15]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[14]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[13]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[12]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[11]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[10]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[9]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[8]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[7]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[6]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[5]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[4]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[3]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[2]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[1]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored30_reg[0]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[29]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[28]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[27]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[26]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[25]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[24]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[23]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[22]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[21]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[20]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[19]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[18]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[17]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[16]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[15]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[14]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[13]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[12]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[11]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[10]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[9]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[8]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[7]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[6]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[5]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[4]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[3]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[2]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (add30_31_reg[1]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[63]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[62]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[61]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[28]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[27]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[26]) is unused and will be removed from module MULTU.
WARNING: [Synth 8-3332] Sequential element (stored29_reg[25]) is unused and will be removed from module MULTU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 498.266 ; gain = 290.992
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 498.266 ; gain = 290.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 498.266 ; gain = 290.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MULTU       | add2425_2627_2829_3031_reg[24]                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MULTU       | add1617_1819_2021_2223_2425_2627_2829_3031_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MULTU       | add1617_1819_2021_2223_2425_2627_2829_3031_reg[16] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MULTU       | add89_1011_1213_1415_reg[8]                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MULTU       | temp_reg[3]                                        | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|MULTU       | temp_reg[1]                                        | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MULTU       | temp_reg[0]                                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   288|
|3     |LUT1   |    95|
|4     |LUT2   |  2050|
|5     |SRL16E |     8|
|6     |FDCE   |  2169|
|7     |FDRE   |     8|
|8     |IBUF   |    66|
|9     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4749|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 503.098 ; gain = 295.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1840 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 503.098 ; gain = 275.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 503.098 ; gain = 295.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MULTU' is not ideal for floorplanning, since the cellview 'MULTU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 577.539 ; gain = 353.918
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 577.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 18:26:22 2023...
