# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->REF_CLK(R)	10.500   */-0.272        */0.229         ALU_dut/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.479   */1.353         */0.250         ALU_dut/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.331   */2.163         */0.398         ALU_dut/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	10.332   */2.382         */0.397         ALU_dut/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	10.332   */2.782         */0.397         ALU_dut/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	10.332   */3.106         */0.398         ALU_dut/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	10.506   */3.114         */0.223         ALU_dut/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.331   */3.456         */0.398         ALU_dut/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	10.331   */3.597         */0.398         ALU_dut/\ALU_OUT_reg[10] /D    1
@(R)->REF_CLK(R)	10.315   */3.668         */0.380         Data_Sync_dut/\SYNC_bus_reg[0] /D    1
@(R)->REF_CLK(R)	10.315   */3.681         */0.380         Data_Sync_dut/\SYNC_bus_reg[7] /D    1
@(R)->REF_CLK(R)	10.314   */3.684         */0.380         Data_Sync_dut/\SYNC_bus_reg[5] /D    1
@(R)->REF_CLK(R)	10.314   */3.700         */0.379         Data_Sync_dut/\SYNC_bus_reg[4] /D    1
@(R)->REF_CLK(R)	10.317   */3.704         */0.378         Data_Sync_dut/\SYNC_bus_reg[1] /D    1
@(R)->REF_CLK(R)	10.314   */3.708         */0.379         Data_Sync_dut/\SYNC_bus_reg[3] /D    1
@(R)->REF_CLK(R)	10.316   */3.710         */0.378         Data_Sync_dut/\SYNC_bus_reg[6] /D    1
@(R)->REF_CLK(R)	10.316   */3.723         */0.378         Data_Sync_dut/\SYNC_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */3.907         */0.413         ALU_dut/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.289   */3.913         */0.392         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.290   */3.917         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.290   */3.917         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */3.923         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.292   */3.926         */0.390         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */3.933         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */3.934         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */3.935         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */3.935         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.292   */3.940         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.292   */3.941         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.291   */3.941         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.942         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.944         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.944         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */3.944         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.944         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */3.945         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */3.947         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */3.949         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */3.950         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */3.951         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.294   */3.951         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */3.951         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */3.952         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.954         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.960         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */3.963         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.293   */3.964         */0.388         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.301   */3.964         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */3.970         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */3.971         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */3.975         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */3.976         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */3.977         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */3.980         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */3.983         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.984         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.294   */3.984         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.295   */3.984         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */3.985         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */3.986         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.986         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.295   */3.987         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */3.987         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.294   */3.987         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */3.988         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.990         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */3.991         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */3.991         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.991         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */3.992         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */3.993         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.301   */3.993         */0.386         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.995         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.995         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */3.996         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.997         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */3.998         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */3.998         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */3.998         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.000         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */4.001         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.001         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.002         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.003         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */4.004         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.005         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */4.005         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.005         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.006         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */4.006         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.007         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.007         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.007         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.008         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.008         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.008         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.332   */4.008         */0.397         ALU_dut/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.008         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.009         */0.387         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.010         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */4.013         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */4.013         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.013         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.013         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.013         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */4.014         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */4.015         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.018         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.019         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.019         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.020         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */4.020         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */4.020         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */4.021         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.302   */4.021         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.023         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.024         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.025         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.025         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */4.026         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.026         */0.385         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */4.027         */0.384         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.027         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */4.027         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */4.028         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.028         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */4.028         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.029         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */4.029         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.031         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */4.032         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.033         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */4.033         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.035         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.035         */0.383         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.036         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */4.037         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.037         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.038         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */4.038         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.039         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.324   */4.040         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */4.041         */0.382         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.324   */4.042         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.313   */4.043         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.324   */4.044         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.044         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.324   */4.044         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */4.044         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.046         */0.381         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.049         */0.380         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */4.052         */0.391         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.298   */4.053         */0.389         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.295   */4.053         */0.392         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.323   */4.069         */0.405         ALU_dut/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	10.314   */4.095         */0.379         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.313   */4.326         */0.416         ALU_dut/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */4.458         */0.414         ALU_dut/\ALU_OUT_reg[6] /D    1
@(R)->REF_CLK(R)	10.245   */4.569         */0.447         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D    1
@(R)->REF_CLK(R)	10.243   */4.586         */0.449         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D    1
@(R)->REF_CLK(R)	10.249   */4.586         */0.443         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D    1
@(R)->REF_CLK(R)	10.246   */4.592         */0.446         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D    1
@(R)->REF_CLK(R)	10.245   */4.600         */0.447         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D    1
@(R)->REF_CLK(R)	10.249   */4.624         */0.443         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D    1
@(R)->REF_CLK(R)	10.249   */4.626         */0.443         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D    1
@(R)->REF_CLK(R)	10.250   */4.631         */0.442         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.266   */4.670         */0.416         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /D    1
@(R)->REF_CLK(R)	10.407   4.692/*         0.277/*         Data_Sync_dut/\FF_Stage_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.276   */4.699         */0.410         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.302   */4.702         */0.384         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.295   */4.734         */0.386         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */4.744         */0.384         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */4.846         */0.380         Reg_file_dut/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */4.858         */0.379         Reg_file_dut/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */4.860         */0.379         Reg_file_dut/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */4.860         */0.380         Reg_file_dut/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.303   */4.862         */0.380         Reg_file_dut/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */4.870         */0.379         Reg_file_dut/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */4.873         */0.380         Reg_file_dut/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */4.874         */0.379         Reg_file_dut/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.039         */0.413         ALU_dut/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */5.067         */0.379         SYS_CTRL_dut/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */5.095         */0.414         ALU_dut/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.300   */5.102         */0.386         SYS_CTRL_dut/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */5.469         */0.386         Reg_file_dut/\reg_file_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */5.472         */0.384         Reg_file_dut/\reg_file_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.473         */0.385         Reg_file_dut/\reg_file_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.473         */0.384         Reg_file_dut/\reg_file_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.474         */0.383         Reg_file_dut/\reg_file_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.478         */0.385         Reg_file_dut/\reg_file_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.478         */0.383         Reg_file_dut/\reg_file_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.479         */0.384         Reg_file_dut/\reg_file_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.481         */0.384         Reg_file_dut/\reg_file_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.482         */0.382         Reg_file_dut/\reg_file_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.482         */0.382         Reg_file_dut/\reg_file_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.483         */0.383         Reg_file_dut/\reg_file_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.483         */0.382         Reg_file_dut/\reg_file_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.483         */0.383         Reg_file_dut/\reg_file_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */5.484         */0.384         Reg_file_dut/\reg_file_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.300   */5.487         */0.386         Reg_file_dut/\reg_file_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */5.489         */0.382         Reg_file_dut/\reg_file_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.490         */0.380         Reg_file_dut/\reg_file_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */5.493         */0.386         Reg_file_dut/\reg_file_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */5.493         */0.386         Reg_file_dut/\reg_file_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.497         */0.382         Reg_file_dut/\reg_file_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.501         */0.383         Reg_file_dut/\reg_file_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */5.502         */0.382         Reg_file_dut/\reg_file_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.503         */0.381         Reg_file_dut/\reg_file_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.304   */5.504         */0.382         Reg_file_dut/\reg_file_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.505         */0.384         Reg_file_dut/\reg_file_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.507         */0.381         Reg_file_dut/\reg_file_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.508         */0.380         Reg_file_dut/\reg_file_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.510         */0.380         Reg_file_dut/\reg_file_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.513         */0.379         Reg_file_dut/\reg_file_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */5.513         */0.382         Reg_file_dut/\reg_file_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */5.513         */0.382         Reg_file_dut/\reg_file_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.514         */0.381         Reg_file_dut/\reg_file_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.514         */0.380         Reg_file_dut/\reg_file_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.515         */0.380         Reg_file_dut/\reg_file_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.516         */0.379         Reg_file_dut/\reg_file_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.516         */0.379         Reg_file_dut/\reg_file_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.519         */0.378         Reg_file_dut/\reg_file_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.322   */5.520         */0.380         Reg_file_dut/\reg_file_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.520         */0.380         Reg_file_dut/\reg_file_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.520         */0.384         Reg_file_dut/\reg_file_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.386   */5.526         */0.300         Reg_file_dut/\reg_file_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */5.526         */0.382         Reg_file_dut/\reg_file_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */5.527         */0.383         Reg_file_dut/\reg_file_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.532         */0.380         Reg_file_dut/\reg_file_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.532         */0.381         Reg_file_dut/\reg_file_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.534         */0.380         Reg_file_dut/\reg_file_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */5.534         */0.381         Reg_file_dut/\reg_file_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.534         */0.380         Reg_file_dut/\reg_file_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.391   */5.544         */0.295         Reg_file_dut/\reg_file_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.453   */5.594         */0.233         Reg_file_dut/\reg_file_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.467   */5.595         */0.232         Reg_file_dut/\reg_file_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.467   */5.596         */0.231         Reg_file_dut/\reg_file_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.465   */5.597         */0.231         Reg_file_dut/\reg_file_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.468   */5.605         */0.228         Reg_file_dut/\reg_file_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.469   */5.611         */0.227         Reg_file_dut/\reg_file_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.812         */0.389         Reg_file_dut/\reg_file_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.314   */5.826         */0.387         Reg_file_dut/\reg_file_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */5.826         */0.386         Reg_file_dut/\reg_file_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.832         */0.386         Reg_file_dut/\reg_file_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.314   */5.832         */0.386         Reg_file_dut/\reg_file_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */5.836         */0.384         Reg_file_dut/\reg_file_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.317   */5.836         */0.384         Reg_file_dut/\reg_file_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */5.838         */0.387         Reg_file_dut/\reg_file_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.840         */0.382         Reg_file_dut/\reg_file_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.843         */0.382         Reg_file_dut/\reg_file_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.843         */0.382         Reg_file_dut/\reg_file_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */5.843         */0.384         Reg_file_dut/\reg_file_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */5.844         */0.385         Reg_file_dut/\reg_file_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.846         */0.385         Reg_file_dut/\reg_file_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.846         */0.385         Reg_file_dut/\reg_file_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.846         */0.382         Reg_file_dut/\reg_file_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.848         */0.380         Reg_file_dut/\reg_file_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.850         */0.381         Reg_file_dut/\reg_file_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.850         */0.380         Reg_file_dut/\reg_file_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */5.851         */0.384         Reg_file_dut/\reg_file_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */5.853         */0.380         Reg_file_dut/\reg_file_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.854         */0.383         Reg_file_dut/\reg_file_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.855         */0.383         Reg_file_dut/\reg_file_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */5.857         */0.385         Reg_file_dut/\reg_file_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */5.857         */0.385         Reg_file_dut/\reg_file_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.859         */0.382         Reg_file_dut/\reg_file_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.316   */5.860         */0.381         Reg_file_dut/\reg_file_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.860         */0.384         Reg_file_dut/\reg_file_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.861         */0.381         Reg_file_dut/\reg_file_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */5.861         */0.381         Reg_file_dut/\reg_file_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.864         */0.380         Reg_file_dut/\reg_file_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.864         */0.383         Reg_file_dut/\reg_file_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.865         */0.383         Reg_file_dut/\reg_file_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.866         */0.380         Reg_file_dut/\reg_file_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.867         */0.382         Reg_file_dut/\reg_file_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */5.868         */0.382         Reg_file_dut/\reg_file_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.868         */0.379         Reg_file_dut/\reg_file_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.868         */0.379         Reg_file_dut/\reg_file_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.869         */0.379         Reg_file_dut/\reg_file_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.873         */0.383         Reg_file_dut/\reg_file_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */5.880         */0.379         Reg_file_dut/\reg_file_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.318   */5.881         */0.381         Reg_file_dut/\reg_file_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.884         */0.380         Reg_file_dut/\reg_file_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.885         */0.379         Reg_file_dut/\reg_file_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.886         */0.379         Reg_file_dut/\reg_file_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.319   */5.887         */0.379         Reg_file_dut/\reg_file_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.320   */5.887         */0.382         Reg_file_dut/\reg_file_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.321   */5.888         */0.380         Reg_file_dut/\reg_file_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.312   */6.118         */0.384         Reg_file_dut/\reg_file_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.315   */6.123         */0.383         Reg_file_dut/\reg_file_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.305   */6.132         */0.381         Reg_file_dut/\reg_file_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.386   */6.190         */0.300         Reg_file_dut/\reg_file_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.399   */6.193         */0.300         Reg_file_dut/\reg_file_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.401   */6.206         */0.295         Reg_file_dut/\reg_file_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.404   */6.209         */0.295         Reg_file_dut/\reg_file_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.404   */6.213         */0.295         Reg_file_dut/\reg_file_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   6.486/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /E    1
REF_CLK(R)->REF_CLK(R)	10.115   6.486/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /E    1
REF_CLK(R)->REF_CLK(R)	10.115   6.486/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /E    1
REF_CLK(R)->REF_CLK(R)	10.115   6.487/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /E    1
REF_CLK(R)->REF_CLK(R)	10.116   6.488/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /E    1
REF_CLK(R)->REF_CLK(R)	10.116   6.489/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /E    1
REF_CLK(R)->REF_CLK(R)	10.119   6.489/*         0.573/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /E    1
REF_CLK(R)->REF_CLK(R)	10.116   6.490/*         0.576/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /E    1
REF_CLK(R)->REF_CLK(R)	10.349   6.591/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   6.592/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.594/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   6.595/*         0.343/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.609/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.610/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.611/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.613/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.613/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.613/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.613/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.613/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.614/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.615/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.617/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.620/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.623/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.623/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.623/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.624/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.628/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.630/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.634/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.639/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.334   6.639/*         0.352/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.644/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.339   6.645/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.339   6.645/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.339   6.646/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.339   6.646/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.345   6.649/*         0.340/*         SYS_CTRL_dut/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.345   6.650/*         0.341/*         SYS_CTRL_dut/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.345   6.650/*         0.341/*         SYS_CTRL_dut/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.650/*         0.342/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.651/*         0.340/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.653/*         0.341/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.654/*         0.340/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.655/*         0.340/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.656/*         0.340/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.342   6.657/*         0.340/*         Reg_file_dut/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.342   6.658/*         0.340/*         Reg_file_dut/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   6.659/*         0.340/*         Reg_file_dut/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   6.660/*         0.340/*         Reg_file_dut/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.345   6.660/*         0.341/*         Reg_file_dut/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.665/*         0.340/*         Reg_file_dut/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.665/*         0.340/*         Reg_file_dut/\reg_file_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.672/*         0.367/*         ALU_dut/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.673/*         0.367/*         ALU_dut/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.674/*         0.367/*         ALU_dut/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.675/*         0.367/*         ALU_dut/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.675/*         0.367/*         ALU_dut/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.678/*         0.367/*         ALU_dut/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.678/*         0.367/*         ALU_dut/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.679/*         0.337/*         Reg_file_dut/\reg_file_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.679/*         0.337/*         Reg_file_dut/\reg_file_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.680/*         0.337/*         Reg_file_dut/\reg_file_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.680/*         0.337/*         Reg_file_dut/\reg_file_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.681/*         0.337/*         Reg_file_dut/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.681/*         0.337/*         Reg_file_dut/\reg_file_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.681/*         0.337/*         Reg_file_dut/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.681/*         0.337/*         Reg_file_dut/\reg_file_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.682/*         0.337/*         Reg_file_dut/\reg_file_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.683/*         0.337/*         Reg_file_dut/\reg_file_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.683/*         0.337/*         Reg_file_dut/\reg_file_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   6.685/*         0.337/*         Reg_file_dut/\reg_file_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.336   6.714/*         0.345/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.724/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.724/*         0.335/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.725/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.726/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.726/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   6.727/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   6.727/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.727/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   6.727/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   6.728/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   6.728/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.728/*         0.334/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   6.728/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.729/*         0.334/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.729/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.729/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.729/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.354   6.730/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.354   6.730/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.354   6.730/*         0.333/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.730/*         0.334/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.733/*         0.334/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.736/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.736/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   6.736/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.736/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.736/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.361   6.737/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.737/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.737/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.737/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.362   6.738/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   6.739/*         0.334/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.740/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.740/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   6.741/*         0.332/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.345   6.742/*         0.334/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.743/*         0.360/*         ALU_dut/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.743/*         0.360/*         ALU_dut/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.743/*         0.360/*         ALU_dut/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.743/*         0.360/*         ALU_dut/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.744/*         0.360/*         ALU_dut/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.744/*         0.360/*         ALU_dut/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   6.744/*         0.360/*         ALU_dut/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.346   6.745/*         0.334/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.353   6.756/*         0.333/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.353   6.758/*         0.333/*         SYS_CTRL_dut/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.317   */6.882         */0.413         ALU_dut/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.643   6.967/*         0.044/*         Reg_file_dut/\reg_file_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.656   6.978/*         0.030/*         Reg_file_dut/\reg_file_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.657   6.981/*         0.040/*         Reg_file_dut/\reg_file_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.659   6.981/*         0.040/*         Reg_file_dut/\reg_file_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.658   6.981/*         0.040/*         Reg_file_dut/\reg_file_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.657   6.981/*         0.040/*         Reg_file_dut/\reg_file_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.657   6.981/*         0.040/*         Reg_file_dut/\reg_file_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.656   6.983/*         0.030/*         Reg_file_dut/\reg_file_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.673   6.991/*         0.026/*         Reg_file_dut/\reg_file_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.673   6.991/*         0.026/*         Reg_file_dut/\reg_file_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.673   6.991/*         0.026/*         Reg_file_dut/\reg_file_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.670   6.995/*         0.026/*         Reg_file_dut/\reg_file_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.687   7.001/*         0.042/*         ALU_dut/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.687   7.001/*         0.042/*         ALU_dut/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.688   7.003/*         0.042/*         ALU_dut/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.438   7.183/*         0.245/*         Data_Sync_dut/pulse_gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.336   7.322/*         0.347/*         Data_Sync_dut/\FF_Stage_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.336   7.322/*         0.347/*         Data_Sync_dut/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.340   7.326/*         0.345/*         SYS_CTRL_dut/flag_1_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.339   7.331/*         0.345/*         Reg_file_dut/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.340   7.332/*         0.345/*         Reg_file_dut/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.340   7.333/*         0.345/*         Reg_file_dut/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.333/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.333/*         0.345/*         Reg_file_dut/\reg_file_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.334/*         0.345/*         Reg_file_dut/\reg_file_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.334/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.334/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.334/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.335/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.335/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.350   7.335/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.350   7.335/*         0.345/*         SYS_CTRL_dut/\Counter_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.335/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.335/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.335/*         0.345/*         Reg_file_dut/\reg_file_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.336/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.336/*         0.345/*         Reg_file_dut/\reg_file_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.336/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   7.336/*         0.345/*         Reg_file_dut/\reg_file_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.337/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   7.337/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.337/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.338/*         0.345/*         Data_Sync_dut/\SYNC_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.350   7.341/*         0.345/*         SYS_CTRL_dut/\Addr_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.341/*         0.345/*         Reg_file_dut/\reg_file_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.344/*         0.345/*         Reg_file_dut/\reg_file_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.345/*         0.345/*         Reg_file_dut/\reg_file_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.354   7.346/*         0.342/*         Reg_file_dut/\reg_file_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.349/*         0.345/*         Reg_file_dut/\reg_file_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   7.350/*         0.345/*         Reg_file_dut/\reg_file_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.313   7.351/*         0.373/*         SYS_CTRL_dut/\Addr_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.348   7.357/*         0.345/*         Reg_file_dut/\reg_file_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.363/*         0.342/*         Reg_file_dut/\reg_file_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.370/*         0.343/*         Reg_file_dut/\reg_file_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.372/*         0.343/*         Reg_file_dut/\reg_file_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.372/*         0.343/*         Reg_file_dut/\reg_file_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.372/*         0.343/*         Reg_file_dut/\reg_file_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.375/*         0.343/*         Reg_file_dut/\reg_file_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.377/*         0.343/*         Reg_file_dut/\reg_file_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.377/*         0.343/*         Reg_file_dut/\reg_file_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.381/*         0.343/*         Reg_file_dut/\reg_file_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.381/*         0.343/*         Reg_file_dut/\reg_file_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.381/*         0.343/*         Reg_file_dut/\reg_file_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.383/*         0.339/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.341   7.383/*         0.339/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.384/*         0.343/*         Reg_file_dut/\reg_file_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.342   7.384/*         0.339/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.342   7.384/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.342   7.385/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.385/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.386/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.386/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.386/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.386/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.387/*         0.345/*         Reg_file_dut/\reg_file_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   7.387/*         0.345/*         Reg_file_dut/\reg_file_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.343   7.387/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   7.388/*         0.339/*         Data_Sync_dut/\FF_Stage_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   7.388/*         0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   7.388/*         0.339/*         Data_Sync_dut/Q_in_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.344   7.388/*         0.339/*         SYS_CTRL_dut/\Counter_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.389/*         0.343/*         Reg_file_dut/\reg_file_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.344   7.390/*         0.339/*         Data_Sync_dut/pulse_gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.392/*         0.343/*         Reg_file_dut/\reg_file_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   7.395/*         0.343/*         Reg_file_dut/\reg_file_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.355   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.355   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.355   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.396/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.397/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   7.398/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.399/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.400/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   7.402/*         0.343/*         Reg_file_dut/\reg_file_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.404/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.405/*         0.337/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   7.405/*         0.335/*         Reg_file_dut/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.405/*         0.335/*         Reg_file_dut/\reg_file_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.405/*         0.335/*         Reg_file_dut/\reg_file_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.405/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.405/*         0.335/*         Reg_file_dut/\reg_file_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.406/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.406/*         0.335/*         Reg_file_dut/\reg_file_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   7.406/*         0.335/*         Reg_file_dut/\reg_file_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.406/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.406/*         0.335/*         Reg_file_dut/\reg_file_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.406/*         0.335/*         Reg_file_dut/\reg_file_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.406/*         0.335/*         Reg_file_dut/\reg_file_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   7.407/*         0.335/*         Reg_file_dut/\reg_file_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.407/*         0.335/*         Reg_file_dut/\reg_file_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   7.407/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.366   7.407/*         0.335/*         Reg_file_dut/\reg_file_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.363   7.408/*         0.335/*         Reg_file_dut/\reg_file_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.355   7.408/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   7.408/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.409/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   7.410/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.410/*         0.335/*         Reg_file_dut/\reg_file_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.410/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   7.410/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.411/*         0.335/*         Reg_file_dut/\reg_file_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.412/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.412/*         0.335/*         Reg_file_dut/\reg_file_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.364   7.413/*         0.335/*         Reg_file_dut/\reg_file_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.369   7.414/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.416/*         0.336/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.366   7.417/*         0.335/*         Reg_file_dut/\reg_file_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.366   7.418/*         0.335/*         Reg_file_dut/\reg_file_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.359   7.419/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.360   7.422/*         0.335/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.301   */7.426         */0.384         Reg_file_dut/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.269   */7.479         */0.417         SYS_CTRL_dut/\Addr_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.259   */7.561         */0.427         SYS_CTRL_dut/\Addr_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.647   7.640/*         0.039/*         Reg_file_dut/\reg_file_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.294   */7.777         */0.392         SYS_CTRL_dut/\Addr_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.302   */7.787         */0.384         SYS_CTRL_dut/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.295   */7.812         */0.391         SYS_CTRL_dut/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.302   */7.839         */0.384         SYS_CTRL_dut/\Addr_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */7.841         */0.385         SYS_CTRL_dut/\Addr_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */7.847         */0.384         SYS_CTRL_dut/\Addr_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */7.848         */0.384         SYS_CTRL_dut/\Addr_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.163   7.906/*         0.120/*         CLK_GATE_dut/ICG_DUT/E    1
REF_CLK(R)->REF_CLK(R)	10.347   8.136/*         0.345/*         Reg_file_dut/\reg_file_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.136/*         0.345/*         Reg_file_dut/\reg_file_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.136/*         0.345/*         Reg_file_dut/\reg_file_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.136/*         0.345/*         Reg_file_dut/\reg_file_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.137/*         0.345/*         Reg_file_dut/\reg_file_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   8.137/*         0.345/*         Reg_file_dut/\reg_file_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.347   8.137/*         0.345/*         Reg_file_dut/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.137/*         0.345/*         Reg_file_dut/\reg_file_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.138/*         0.345/*         Reg_file_dut/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   8.140/*         0.345/*         Reg_file_dut/\reg_file_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   8.140/*         0.345/*         Reg_file_dut/\reg_file_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.140/*         0.345/*         Reg_file_dut/\reg_file_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.141/*         0.345/*         Reg_file_dut/\reg_file_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.142/*         0.345/*         Reg_file_dut/\reg_file_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.348   8.142/*         0.345/*         Reg_file_dut/\reg_file_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.349   8.142/*         0.345/*         Reg_file_dut/\reg_file_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.144/*         0.343/*         Reg_file_dut/\reg_file_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.144/*         0.343/*         Reg_file_dut/\reg_file_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.144/*         0.343/*         Reg_file_dut/\reg_file_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.144/*         0.343/*         Reg_file_dut/\reg_file_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.355   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.145/*         0.343/*         Reg_file_dut/\reg_file_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   8.146/*         0.343/*         Reg_file_dut/\reg_file_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.358   8.146/*         0.343/*         Reg_file_dut/\reg_file_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.356   8.147/*         0.343/*         Reg_file_dut/\reg_file_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.148/*         0.343/*         Reg_file_dut/\reg_file_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.150/*         0.343/*         Reg_file_dut/\reg_file_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.153/*         0.343/*         Reg_file_dut/\reg_file_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.156/*         0.343/*         Reg_file_dut/\reg_file_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.357   8.156/*         0.343/*         Reg_file_dut/\reg_file_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.434   8.302/*         0.249/*         SYS_CTRL_dut/\Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.311   */8.323         */0.375         SYS_CTRL_dut/flag_1_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.300   */8.402         */0.382         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.300   */8.424         */0.380         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.299   */8.500         */0.381         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.296   */8.500         */0.384         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.285   */8.823         */0.398         Data_Sync_dut/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.321   */8.826         */0.373         SYS_CTRL_dut/\Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.306   */8.934         */0.377         Data_Sync_dut/Q_in_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.307   */8.939         */0.376         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.308   */8.947         */0.375         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.307   */8.948         */0.375         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */8.949         */0.374         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.309   */8.954         */0.373         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.330   */8.955         */0.370         Rst_Sync_D1_dut/\FF_Stage_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.310   */8.957         */0.373         Data_Sync_dut/\FF_Stage_reg[1] /D    1
@(R)->REF_CLK(R)	10.407   10.147/*        0.293/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN    1
@(R)->REF_CLK(R)	10.412   10.153/*        0.288/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.507  */94.280        */0.397         UART_RX_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.506  */94.286        */0.398         UART_RX_dut/\out_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */94.291        */0.396         UART_RX_dut/\out_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.507  */94.292        */0.397         UART_RX_dut/\out_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */94.297        */0.396         UART_RX_dut/\out_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */94.300        */0.396         UART_RX_dut/\out_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */94.306        */0.396         UART_RX_dut/\out_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */94.310        */0.395         UART_RX_dut/\out_next_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.538  */95.459        */0.401         UART_TX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.540  */95.659        */0.396         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /D    1
@(R)->SCAN_CLK(R)	100.539  */95.665        */0.400         UART_TX_dut/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.529  */95.735        */0.408         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.531  */95.744        */0.406         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.531  */95.744        */0.406         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.548  */95.751        */0.391         UART_TX_dut/\Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.530  */95.757        */0.408         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  95.835/*        0.285/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  95.837/*        0.285/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  95.837/*        0.285/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  95.838/*        0.283/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  95.847/*        0.282/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  95.853/*        0.281/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  95.856/*        0.280/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  95.856/*        0.280/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */95.865        */0.395         UART_RX_dut/srt_dut/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	100.539  */95.867        */0.399         UART_TX_dut/\Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.532  */95.889        */0.406         UART_TX_dut/\Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.546  */95.946        */0.392         UART_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.500  */96.041        */0.405         UART_RX_dut/stp_dut/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.481  */96.463        */0.423         UART_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.600  */96.636        */0.381         CLK_DIV_TX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  */96.646        */0.380         CLK_DIV_TX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.603  */96.646        */0.380         CLK_DIV_TX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */96.647        */0.380         CLK_DIV_TX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.603  */96.649        */0.380         CLK_DIV_TX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.602  */96.649        */0.381         CLK_DIV_TX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  */96.650        */0.381         CLK_DIV_TX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.602  */96.650        */0.380         CLK_DIV_TX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  */96.652        */0.380         CLK_DIV_TX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */96.653        */0.379         CLK_DIV_TX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  */96.657        */0.380         CLK_DIV_TX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */96.657        */0.377         CLK_DIV_TX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */96.662        */0.376         CLK_DIV_TX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.606  */96.666        */0.378         CLK_DIV_TX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */96.672        */0.376         CLK_DIV_TX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.677        */0.375         CLK_DIV_TX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.683        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */96.696        */0.377         CLK_DIV_RX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  96.714/*        0.286/*         UART_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.485  */96.795        */0.420         UART_RX_dut/dut_sample/out_next_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.826        */0.377         CLK_DIV_RX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */96.828        */0.378         CLK_DIV_RX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */96.829        */0.376         CLK_DIV_RX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */96.831        */0.377         CLK_DIV_RX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */96.831        */0.377         CLK_DIV_RX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */96.831        */0.376         CLK_DIV_RX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.839        */0.375         CLK_DIV_RX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.840        */0.375         CLK_DIV_RX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.843        */0.374         CLK_DIV_RX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */96.844        */0.377         CLK_DIV_RX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.846        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */96.852        */0.380         CLK_DIV_RX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.611  */96.852        */0.381         CLK_DIV_RX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */96.852        */0.379         CLK_DIV_TX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.853        */0.375         CLK_DIV_RX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */96.854        */0.375         CLK_DIV_RX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.856        */0.375         CLK_DIV_RX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.856        */0.375         CLK_DIV_RX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.857        */0.375         CLK_DIV_RX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */96.859        */0.374         CLK_DIV_RX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */96.861        */0.374         CLK_DIV_RX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */96.862        */0.384         CLK_DIV_TX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */96.895        */0.376         CLK_DIV_TX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */96.931        */0.376         CLK_DIV_RX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */96.944        */0.388         CLK_DIV_TX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */96.985        */0.379         CLK_DIV_TX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.055        */0.376         CLK_DIV_TX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */97.063        */0.374         CLK_DIV_RX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.615  */97.064        */0.383         CLK_DIV_RX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */97.066        */0.380         CLK_DIV_TX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.606  */97.074        */0.379         CLK_DIV_TX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.607  */97.077        */0.378         CLK_DIV_TX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.079        */0.376         CLK_DIV_TX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */97.082        */0.379         CLK_DIV_RX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.505  */97.083        */0.402         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.504  */97.083        */0.403         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.089        */0.375         CLK_DIV_TX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.090        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.091        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */97.093        */0.374         CLK_DIV_TX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.477  */97.102        */0.428         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.505  */97.105        */0.400         UART_RX_dut/dut_sample/out_next_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.106        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.478  */97.107        */0.427         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */97.113        */0.375         CLK_DIV_RX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.480  */97.115        */0.426         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.476  */97.118        */0.429         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */97.136        */0.375         CLK_DIV_RX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.491  */97.139        */0.414         UART_RX_dut/dut_sample/out_next_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.174        */0.376         CLK_DIV_TX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.179        */0.376         CLK_DIV_TX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.184        */0.375         CLK_DIV_TX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.185        */0.375         CLK_DIV_TX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */97.190        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */97.191        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */97.191        */0.377         CLK_DIV_RX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */97.191        */0.377         CLK_DIV_RX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.192        */0.374         CLK_DIV_TX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */97.198        */0.376         CLK_DIV_RX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */97.199        */0.376         CLK_DIV_RX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */97.199        */0.375         CLK_DIV_RX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */97.200        */0.375         CLK_DIV_RX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */97.201        */0.375         CLK_DIV_RX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.606  97.203/*        0.300/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  97.209/*        0.298/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.616  */97.215        */0.377         CLK_DIV_RX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */97.220        */0.392         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */97.223        */0.376         CLK_DIV_RX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */97.226        */0.375         CLK_DIV_RX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */97.228        */0.375         CLK_DIV_RX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */97.228        */0.375         CLK_DIV_RX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */97.229        */0.375         CLK_DIV_RX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */97.234        */0.374         CLK_DIV_RX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  97.357/*        0.269/*         UART_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.594  */97.486        */0.398         CLK_DIV_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */97.505        */0.395         CLK_DIV_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  97.672/*        0.286/*         CLK_DIV_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  97.724/*        0.246/*         CLK_DIV_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  97.751/*        0.298/*         CLK_DIV_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  */97.759        */0.384         CLK_DIV_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.324  */98.278        */0.562         Reg_file_dut/\reg_file_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         UART_TX_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         UART_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         UART_TX_dut/\Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         UART_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         pulse_gen_dut/out_reg/RN    1
@(R)->SCAN_CLK(R)	100.574  98.375/*        0.365/*         UART_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.574  98.376/*        0.365/*         pulse_gen_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	100.574  98.380/*        0.365/*         UART_TX_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.382/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.383/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.383/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.385/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.386/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.571  98.391/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.391/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.572  98.392/*        0.365/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.400/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.400/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.401/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.401/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.401/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	100.573  98.406/*        0.365/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.549  */98.412        */0.390         pulse_gen_dut/out_reg/D    1
@(R)->SCAN_CLK(R)	100.658  98.460/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.658  98.461/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.659  98.461/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.659  98.461/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.658  98.461/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.658  98.461/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.658  98.462/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.657  98.463/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.657  98.464/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.655  98.481/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.655  98.482/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.656  98.482/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.656  98.482/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.656  98.483/*        0.337/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.661  98.488/*        0.336/*         CLK_DIV_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.661  98.488/*        0.336/*         CLK_DIV_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.661  98.489/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.662  98.489/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.662  98.490/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.490/*        0.336/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.491/*        0.336/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.499/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.500/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.655  98.504/*        0.337/*         CLK_DIV_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.655  98.504/*        0.337/*         CLK_DIV_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.505/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.506/*        0.335/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.506        */0.489         Reg_file_dut/\reg_file_reg[0][1] /SI    1
@(R)->SCAN_CLK(R)	100.655  98.509/*        0.337/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.664  98.514/*        0.335/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.664  98.514/*        0.335/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.664  98.515/*        0.335/*         CLK_DIV_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.663  98.517/*        0.335/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.549        */0.511         UART_RX_dut/deser_dut/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.528  */98.550        */0.410         pulse_gen_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.531  */98.572        */0.405         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.165  */98.573        */0.714         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.579        */0.401         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.353  */98.581        */0.531         Reg_file_dut/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.585        */0.403         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.536  */98.595        */0.401         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.426  */98.611        */0.512         UART_TX_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.654        */0.491         Data_Sync_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.168  */98.661        */0.710         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.674        */0.493         SYS_CTRL_dut/\Addr_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.389  */98.685        */0.516         UART_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.344  */98.690        */0.524         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.171  */98.709        */0.708         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.171  */98.710        */0.707         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.339  */98.711        */0.534         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.712        */0.487         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.168  */98.714        */0.711         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.367  */98.715        */0.504         Reg_file_dut/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.172  */98.715        */0.707         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.718        */0.510         UART_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.172  */98.718        */0.706         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.719        */0.506         UART_TX_dut/\Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.172  */98.720        */0.706         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.726        */0.506         UART_RX_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.410  */98.726        */0.526         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.729        */0.506         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.388  */98.732        */0.484         SYS_CTRL_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.369  */98.735        */0.501         Data_Sync_dut/pulse_gen_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.737        */0.506         UART_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.352  */98.741        */0.554         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.747        */0.509         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.417  */98.754        */0.520         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.417  */98.754        */0.520         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.384  */98.758        */0.489         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.760        */0.493         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.363  */98.763        */0.542         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.388  */98.764        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.767        */0.489         CLK_DIV_TX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.767        */0.506         pulse_gen_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.769        */0.493         SYS_CTRL_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.495  */98.769        */0.490         CLK_DIV_TX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.771        */0.506         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.358  */98.771        */0.548         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.381  */98.773        */0.493         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.378  */98.773        */0.492         SYS_CTRL_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.375  */98.773        */0.493         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.358  */98.773        */0.548         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.775        */0.488         CLK_DIV_RX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.776        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.777        */0.488         CLK_DIV_TX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.506  */98.777        */0.488         CLK_DIV_RX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.421  */98.778        */0.516         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.778        */0.515         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.778        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.778        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.778        */0.487         CLK_DIV_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.779        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.505  */98.779        */0.487         CLK_DIV_RX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.780        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.378  */98.780        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.781        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.781        */0.487         CLK_DIV_TX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.781        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.491  */98.781        */0.491         CLK_DIV_TX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.781        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.781        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.781        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.781        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.782        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.423  */98.782        */0.515         UART_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.782        */0.491         Reg_file_dut/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.782        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.507  */98.782        */0.488         CLK_DIV_RX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.782        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.783        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.783        */0.490         Data_Sync_dut/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.494  */98.783        */0.491         CLK_DIV_TX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.505  */98.784        */0.487         CLK_DIV_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.784        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.784        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.506  */98.784        */0.487         CLK_DIV_RX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.508  */98.784        */0.487         CLK_DIV_RX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.785        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.785        */0.490         Data_Sync_dut/\SYNC_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.785        */0.513         UART_RX_dut/stp_dut/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.785        */0.490         Data_Sync_dut/\SYNC_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.786        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.786        */0.490         Data_Sync_dut/\SYNC_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.786        */0.490         Data_Sync_dut/\SYNC_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.787        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.787        */0.485         CLK_DIV_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.424  */98.787        */0.514         UART_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.787        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.788        */0.485         CLK_DIV_RX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.788        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.788        */0.485         CLK_DIV_RX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.788        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.788        */0.490         Data_Sync_dut/\SYNC_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.505  */98.788        */0.487         CLK_DIV_RX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.788        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.788        */0.486         CLK_DIV_RX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.788        */0.485         CLK_DIV_TX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.788        */0.485         CLK_DIV_RX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.789        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.789        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.379  */98.789        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.789        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.789        */0.487         CLK_DIV_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.377  */98.789        */0.491         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.789        */0.489         Data_Sync_dut/\SYNC_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.789        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.789        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.377  */98.789        */0.490         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.789        */0.485         CLK_DIV_RX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.789        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */98.789        */0.486         CLK_DIV_RX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.790        */0.485         CLK_DIV_RX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.507  */98.790        */0.486         CLK_DIV_RX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.790        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.790        */0.486         CLK_DIV_RX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */98.790        */0.486         CLK_DIV_RX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.790        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.790        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.790        */0.485         CLK_DIV_RX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.790        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.790        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.790        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.790        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.790        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.791        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.791        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.791        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.791        */0.485         CLK_DIV_TX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.377  */98.791        */0.491         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.791        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.791        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.494  */98.791        */0.490         CLK_DIV_TX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.506  */98.791        */0.486         CLK_DIV_RX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.511  */98.791        */0.485         CLK_DIV_TX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.383  */98.791        */0.489         SYS_CTRL_dut/flag_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.494  */98.791        */0.489         CLK_DIV_TX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.791        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.493  */98.791        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.384  */98.791        */0.489         Reg_file_dut/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.791        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.791        */0.485         CLK_DIV_TX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.377  */98.791        */0.491         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.495  */98.792        */0.489         CLK_DIV_TX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.792        */0.484         CLK_DIV_TX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.493  */98.792        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.792        */0.486         CLK_DIV_RX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.792        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.792        */0.485         CLK_DIV_TX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.378  */98.792        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.792        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.793        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.793        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.507  */98.793        */0.486         CLK_DIV_RX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.793        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.793        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.793        */0.486         CLK_DIV_RX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.793        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.793        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.793        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.378  */98.793        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.793        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.793        */0.486         CLK_DIV_RX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.793        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.793        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.793        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.794        */0.484         CLK_DIV_TX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.794        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.514  */98.794        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.794        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.794        */0.512         UART_RX_dut/deser_dut/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.794        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.795        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.795        */0.486         Reg_file_dut/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.795        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.795        */0.485         CLK_DIV_RX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.494  */98.795        */0.488         CLK_DIV_TX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.795        */0.489         CLK_DIV_TX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.795        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.795        */0.511         UART_RX_dut/dut_sample/out_next_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.796        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.796        */0.484         CLK_DIV_TX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.796        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.378  */98.796        */0.490         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.796        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.420  */98.796        */0.518         UART_TX_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.796        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.796        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.796        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.384  */98.796        */0.488         SYS_CTRL_dut/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.796        */0.484         CLK_DIV_RX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.796        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.427  */98.797        */0.446         Reg_file_dut/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.407  */98.797        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.797        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.797        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.797        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.797        */0.485         Reg_file_dut/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.797        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.797        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.797        */0.488         CLK_DIV_TX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.797        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.797        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.513  */98.798        */0.484         CLK_DIV_TX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.798        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.798        */0.483         CLK_DIV_TX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.798        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.798        */0.483         CLK_DIV_RX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.798        */0.483         CLK_DIV_RX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.798        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.798        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.798        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.798        */0.483         CLK_DIV_TX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.799        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.799        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.799        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.799        */0.511         UART_RX_dut/deser_dut/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.799        */0.485         Rst_Sync_D1_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.799        */0.486         Reg_file_dut/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.799        */0.488         CLK_DIV_TX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.799        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.799        */0.484         Reg_file_dut/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.800        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.516  */98.800        */0.483         CLK_DIV_RX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.800        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.800        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.800        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.800        */0.485         Reg_file_dut/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.801        */0.485         Reg_file_dut/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.801        */0.488         Reg_file_dut/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.801        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.801        */0.484         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.801        */0.484         CLK_DIV_RX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.801        */0.484         Reg_file_dut/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.802        */0.485         Reg_file_dut/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.802        */0.485         Reg_file_dut/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.802        */0.510         UART_RX_dut/deser_dut/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.803        */0.485         Reg_file_dut/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.803        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.803        */0.489         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.803        */0.484         Reg_file_dut/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.803        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.804        */0.484         CLK_DIV_RX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.804        */0.485         Reg_file_dut/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */98.804        */0.483         CLK_DIV_RX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.804        */0.486         Reg_file_dut/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.804        */0.484         Reg_file_dut/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.804        */0.510         UART_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.805        */0.488         SYS_CTRL_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.805        */0.484         Reg_file_dut/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.805        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.380  */98.805        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.387  */98.806        */0.486         Reg_file_dut/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.806        */0.486         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.806        */0.484         Reg_file_dut/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.806        */0.485         Reg_file_dut/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.386  */98.807        */0.487         Reg_file_dut/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.807        */0.510         UART_RX_dut/deser_dut/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.807        */0.484         Reg_file_dut/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.807        */0.483         Reg_file_dut/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.807        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.517  */98.807        */0.482         CLK_DIV_TX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.807        */0.509         UART_RX_dut/deser_dut/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.808        */0.484         Reg_file_dut/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.808        */0.484         Reg_file_dut/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.808        */0.486         Reg_file_dut/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.808        */0.488         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.809        */0.509         UART_RX_dut/deser_dut/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.809        */0.484         Reg_file_dut/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.809        */0.483         Reg_file_dut/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.809        */0.483         Reg_file_dut/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.392  */98.809        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.809        */0.483         Reg_file_dut/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.809        */0.486         Reg_file_dut/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.381  */98.809        */0.488         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.809        */0.486         Reg_file_dut/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.809        */0.509         UART_RX_dut/srt_dut/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.810        */0.483         Reg_file_dut/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.497  */98.810        */0.486         CLK_DIV_TX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.810        */0.483         Reg_file_dut/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.810        */0.486         Reg_file_dut/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.810        */0.483         Reg_file_dut/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.811        */0.486         Reg_file_dut/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.811        */0.509         UART_RX_dut/deser_dut/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.811        */0.483         Reg_file_dut/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.811        */0.486         Reg_file_dut/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.811        */0.483         Reg_file_dut/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.811        */0.483         Reg_file_dut/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.811        */0.481         CLK_DIV_TX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.811        */0.512         ALU_dut/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.811        */0.486         Reg_file_dut/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.811        */0.483         Reg_file_dut/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.811        */0.509         UART_RX_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.812        */0.483         Reg_file_dut/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.812        */0.484         Reg_file_dut/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.812        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.812        */0.483         Reg_file_dut/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.812        */0.483         Reg_file_dut/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.386  */98.812        */0.486         Reg_file_dut/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.812        */0.484         CLK_DIV_TX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.496  */98.812        */0.486         CLK_DIV_TX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.812        */0.485         Reg_file_dut/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.813        */0.485         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.813        */0.483         Reg_file_dut/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.393  */98.813        */0.486         Reg_file_dut/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.813        */0.481         CLK_DIV_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.813        */0.483         Reg_file_dut/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.813        */0.485         Reg_file_dut/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.813        */0.482         Reg_file_dut/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.813        */0.484         Reg_file_dut/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.814        */0.483         Reg_file_dut/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.814        */0.483         Reg_file_dut/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.814        */0.485         Reg_file_dut/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.814        */0.483         Reg_file_dut/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.814        */0.482         Reg_file_dut/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.814        */0.483         Reg_file_dut/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.402  */98.814        */0.482         Reg_file_dut/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.814        */0.509         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.814        */0.485         Reg_file_dut/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.814        */0.483         Reg_file_dut/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.814        */0.483         Reg_file_dut/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.814        */0.485         Reg_file_dut/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.814        */0.485         Reg_file_dut/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.815        */0.483         Reg_file_dut/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.815        */0.482         Reg_file_dut/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.388  */98.815        */0.485         Reg_file_dut/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.518  */98.815        */0.481         CLK_DIV_RX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.815        */0.482         Reg_file_dut/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.515  */98.815        */0.484         CLK_DIV_TX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.815        */0.485         Reg_file_dut/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.394  */98.815        */0.485         Reg_file_dut/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.381  */98.815        */0.487         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.815        */0.508         UART_RX_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.510  */98.815        */0.482         CLK_DIV_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.815        */0.487         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.815        */0.485         Reg_file_dut/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.816        */0.485         Reg_file_dut/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.816        */0.483         Reg_file_dut/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.816        */0.482         Reg_file_dut/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.816        */0.483         Reg_file_dut/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.816        */0.483         Reg_file_dut/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.512  */98.816        */0.482         CLK_DIV_RX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.816        */0.483         Reg_file_dut/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.817        */0.483         Reg_file_dut/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.403  */98.817        */0.483         Reg_file_dut/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.817        */0.485         Data_Sync_dut/\SYNC_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.817        */0.482         Reg_file_dut/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.817        */0.485         Reg_file_dut/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.817        */0.485         Reg_file_dut/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.817        */0.482         Reg_file_dut/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.519  */98.817        */0.480         CLK_DIV_TX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.818        */0.485         Reg_file_dut/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.818        */0.508         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.428  */98.818        */0.509         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.818        */0.483         Reg_file_dut/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.818        */0.482         Reg_file_dut/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.818        */0.482         Reg_file_dut/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.818        */0.483         Reg_file_dut/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.818        */0.485         Reg_file_dut/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.819        */0.482         Reg_file_dut/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.819        */0.508         UART_RX_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.388  */98.819        */0.485         SYS_CTRL_dut/\Addr_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */98.819        */0.507         UART_RX_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.819        */0.482         Reg_file_dut/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.518  */98.820        */0.480         CLK_DIV_RX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.820        */0.507         UART_RX_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.820        */0.484         Reg_file_dut/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.820        */0.484         Reg_file_dut/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.387  */98.820        */0.485         Reg_file_dut/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.821        */0.507         UART_RX_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.397  */98.822        */0.484         SYS_CTRL_dut/\Addr_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.382  */98.822        */0.485         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.387  */98.822        */0.485         Reg_file_dut/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.822        */0.483         Reg_file_dut/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.822        */0.484         Reg_file_dut/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.823        */0.485         Data_Sync_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.824        */0.507         UART_RX_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.448  */98.824        */0.435         Reg_file_dut/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.825        */0.483         SYS_CTRL_dut/\Addr_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.404  */98.826        */0.483         Reg_file_dut/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.429  */98.827        */0.508         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.384  */98.827        */0.485         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.406  */98.827        */0.510         ALU_dut/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.382  */98.827        */0.485         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.384  */98.827        */0.485         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.405  */98.828        */0.482         Reg_file_dut/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.828        */0.485         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.830        */0.483         SYS_CTRL_dut/\Addr_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.407  */98.831        */0.509         ALU_dut/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.831        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.832        */0.483         SYS_CTRL_dut/\Addr_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.832        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.832        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.407  */98.832        */0.509         ALU_dut/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.833        */0.484         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.399  */98.833        */0.482         SYS_CTRL_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.407  */98.833        */0.509         ALU_dut/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.833        */0.482         SYS_CTRL_dut/\Addr_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.834        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.834        */0.507         pulse_gen_dut/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.391  */98.834        */0.482         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.390  */98.834        */0.483         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.835        */0.484         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.385  */98.835        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.836        */0.506         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.836        */0.506         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.386  */98.836        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.395  */98.837        */0.488         Reg_file_dut/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.386  */98.837        */0.483         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */98.838        */0.483         SYS_CTRL_dut/\Addr_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.838        */0.508         ALU_dut/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.839        */0.508         ALU_dut/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.839        */0.508         ALU_dut/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.839        */0.508         ALU_dut/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.839        */0.508         ALU_dut/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.408  */98.839        */0.508         ALU_dut/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.431  */98.840        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.409  */98.841        */0.508         ALU_dut/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.504  */98.842        */0.478         Rst_Sync_D2_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.842        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.386  */98.842        */0.482         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.843        */0.504         UART_RX_dut/dut_sample/out_next_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.401  */98.843        */0.504         UART_RX_dut/dut_sample/out_next_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.409  */98.844        */0.507         ALU_dut/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.844        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.845        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.388  */98.845        */0.482         Data_Sync_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.412  */98.848        */0.475         Rst_Sync_D1_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.850        */0.504         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.433  */98.851        */0.504         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.434  */98.853        */0.504         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.487  */98.862        */0.382         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.426  */98.868        */0.447         Reg_file_dut/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.432  */98.880        */0.505         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.490  */98.880        */0.379         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.423  */98.888        */0.450         Reg_file_dut/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.491  */98.889        */0.378         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.492  */98.897        */0.376         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.904        */0.442         Reg_file_dut/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.444  */98.904        */0.442         Reg_file_dut/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.455  */98.905        */0.428         Reg_file_dut/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.534  */98.915        */0.402         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.497  */98.920        */0.485         Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.520  */98.929        */0.479         CLK_DIV_RX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.436  */98.936        */0.447         Reg_file_dut/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.438  */98.941        */0.447         Reg_file_dut/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.439  */98.941        */0.447         Reg_file_dut/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  */98.947        */0.373         Rst_Sync_D2_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.400  */98.947        */0.516         ALU_dut/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.428  */98.948        */0.446         Reg_file_dut/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.541  */98.951        */0.396         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.440  */98.957        */0.443         Reg_file_dut/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.542  */98.959        */0.395         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.542  */98.960        */0.395         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.543  */98.962        */0.395         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.537  */98.965        */0.401         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.538  */98.972        */0.400         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.539  */98.979        */0.398         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.434  */98.984        */0.504         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.540  */98.985        */0.397         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.383  */99.005        */0.485         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.504  */99.021        */0.412         ALU_dut/\ALU_OUT_reg[1] /SI    1
@(R)->SCAN_CLK(R)	100.530  99.027/*        0.339/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.509  */99.048        */0.407         ALU_dut/\ALU_OUT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	100.542  99.126/*        0.364/*         UART_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.540  99.132/*        0.364/*         UART_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.540  99.135/*        0.364/*         UART_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.540  99.137/*        0.364/*         UART_RX_dut/srt_dut/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.540  99.137/*        0.364/*         UART_RX_dut/stp_dut/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.540  99.141/*        0.364/*         UART_RX_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.541  99.141/*        0.364/*         UART_RX_dut/\out_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.540  99.144/*        0.364/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.540  99.146/*        0.364/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.570  99.198/*        0.336/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.570  99.198/*        0.336/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.570  99.198/*        0.336/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.658  99.199/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.199/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.199/*        0.337/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.199/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.199/*        0.337/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.202/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.203/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.204/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.204/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.205/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.205/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.205/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.205/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.206/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.206/*        0.341/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.578  99.207/*        0.328/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.578  99.207/*        0.328/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.578  99.207/*        0.328/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.578  99.207/*        0.328/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.578  99.207/*        0.328/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.207/*        0.336/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.208/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.209/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.209/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.210/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.210/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.661  99.211/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.643  99.211/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.212/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.643  99.212/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.214/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.214/*        0.336/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.643  99.215/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.215/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.215/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.643  99.216/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.217/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.662  99.218/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.218/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.644  99.218/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.218/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.219/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.219/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.663  99.219/*        0.336/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.642  99.219/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.641  99.224/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.642  99.224/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.642  99.226/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.641  99.226/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.641  99.226/*        0.341/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.641  99.228/*        0.341/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.249/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.659  99.259/*        0.336/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.259/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.259/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.259/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.260/*        0.336/*         CLK_DIV_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.260/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.660  99.261/*        0.336/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.534  99.854/*        0.371/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.544  99.860/*        0.361/*         UART_RX_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.543  99.861/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.544  99.861/*        0.361/*         UART_RX_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.544  99.861/*        0.361/*         UART_RX_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.543  99.861/*        0.361/*         UART_RX_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.542  99.861/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.545  99.861/*        0.361/*         UART_RX_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.545  99.862/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.545  99.862/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.545  99.862/*        0.361/*         UART_RX_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.543  99.862/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.544  99.863/*        0.361/*         UART_RX_dut/dut_sample/out_next_3_reg/RN    1
@(R)->SCAN_CLK(R)	100.543  99.863/*        0.361/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.544  99.864/*        0.361/*         UART_RX_dut/dut_sample/out_next_2_reg/RN    1
@(R)->SCAN_CLK(R)	100.543  99.864/*        0.361/*         UART_RX_dut/dut_sample/out_next_1_reg/RN    1
@(R)->SCAN_CLK(R)	100.685  100.387/*       0.297/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.691  100.393/*       0.291/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.415  */100.415       */0.466         Data_Sync_dut/\SYNC_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.415  */100.415       */0.465         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI    1
@(R)->SCAN_CLK(R)	100.423  */100.423       */0.464         Reg_file_dut/\reg_file_reg[11][5] /SI    1
@(R)->SCAN_CLK(R)	100.449  */100.448       */0.489         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	100.537  */100.537       */0.379         ALU_dut/\ALU_OUT_reg[0] /SI    1
