/**
 * AES-128-ECB Hardware encoder project
 *
 *  Copyright 2020 by Vyacheslav Gulyaev <v.gulyaev181@gmail.com>
 *
 *  Licensed under GNU General Public License 3.0 or later. 
 *  Some rights reserved. See COPYING, AUTHORS.
 *
 * @license GPL-3.0+ <http://spdx.org/licenses/GPL-3.0+>
 */

Lattency: 10 cycles
Status: FPGA proven on Xilinx KC-705 board

Folder description
docs - data sheets using at prototyping on FPGA
fpga - FPGA project
sim  - simulation scripts
src  - source of aes-128-ecb encoder and sorces for fpga prototyping
tb   - testbenches for standalone and fpga project simulation


