EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# 4N25
#
DEF 4N25 U 0 40 Y N 1 L N
F0 "U" -500 400 50 H V L BNN
F1 "4N25" -501 -501 50 H V L BNN
F2 "DIP762W50P254L712H400Q6N" 0 0 50 H I L BNN
F3 "None" 0 0 50 H I L BNN
F4 "Vishay Semiconductor" 0 0 50 H I L BNN
F5 "DIP-6 Lite-On" 0 0 50 H I L BNN
F6 "Optocoupler DC-IN 1-CH Transistor With Base DC-OUT 6-Pin PDIP" 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN
F8 "4N25" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -200 200 -150 200 N
P 2 0 0 10 -150 200 -100 200 N
P 2 0 0 10 -100 200 -150 100 N
P 2 0 0 10 -150 100 -200 200 N
P 2 0 0 10 -500 300 -150 300 N
P 2 0 0 10 -150 300 -150 200 N
P 2 0 0 10 -200 100 -150 100 N
P 2 0 0 10 -150 100 -100 100 N
P 2 0 0 10 -150 100 -150 0 N
P 2 0 0 10 -150 0 -500 0 N
P 2 0 0 10 -75 150 -25 100 N
P 2 0 0 10 -50 200 0 150 N
P 2 0 0 10 -25 100 -25 125 N
P 2 0 0 10 -25 100 -50 100 N
P 2 0 0 10 0 150 -25 150 N
P 2 0 0 10 0 150 0 175 N
P 2 0 0 10 400 0 400 -50 N
P 2 0 0 10 400 -50 300 -100 N
P 2 0 0 10 400 -300 400 -250 N
P 2 0 0 10 400 -250 300 -200 N
P 2 0 0 10 300 -50 300 -150 N
P 2 0 0 10 300 -150 300 -250 N
P 2 0 0 10 400 -250 390 -230 N
P 2 0 0 10 390 -230 380 -250 N
P 2 0 0 10 380 -250 400 -250 N
P 2 0 0 10 500 300 200 300 N
P 2 0 0 10 200 300 200 -150 N
P 2 0 0 10 200 -150 300 -150 N
P 2 0 0 10 -500 400 500 400 N
P 2 0 0 10 500 400 500 300 N
P 2 0 0 10 500 300 500 0 N
P 2 0 0 10 500 0 500 -300 N
P 2 0 0 10 500 -300 500 -400 N
P 2 0 0 10 500 -400 -500 -400 N
P 2 0 0 10 -500 -400 -500 0 N
P 2 0 0 10 -500 0 -500 300 N
P 2 0 0 10 -500 300 -500 400 N
P 2 0 0 10 400 0 500 0 N
P 2 0 0 10 400 -300 500 -300 N
X A 1 -700 300 200 R 40 40 0 0 P 
X K 2 -700 0 200 R 40 40 0 0 P 
X C 5 700 0 200 L 40 40 0 0 P 
X E 4 700 -300 200 L 40 40 0 0 P 
X B 6 700 300 200 L 40 40 0 0 P 
ENDDRAW
ENDDEF
#
# End Library