module demux1to4(
  input wire[1:0] S
  , input wire d
  , output wire[3:0] y
);

assign y[0] = (~s[1] & ~s[0]) & d,
       y[1] = (~s[1] &  s[0]) & d,
       y[2] = ( s[1] & ~s[0]) & d,
       y[3] = ( s[1] &  s[0]) & d;

endmodule