// Seed: 4161584912
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = id_2 < &id_2;
  logic id_3;
  assign id_2 = (1'b0);
  assign id_3 = 1;
  type_6(
      id_4, id_2, id_4, id_4
  );
endmodule
