<stg><name>fire2_expand3x3</name>


<trans_list>

<trans id="1182" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="2" to="3">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="3" to="91">
<condition id="140">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="3" to="4">
<condition id="228">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="4" to="5">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="5" to="6">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="6" to="7">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="7" to="8">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="8" to="9">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="9" to="10">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="10" to="11">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="11" to="12">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="12" to="13">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="13" to="14">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="14" to="15">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="15" to="16">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="16" to="17">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="17" to="18">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="18" to="19">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="19" to="20">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="20" to="21">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="21" to="22">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="22" to="23">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="23" to="24">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="24" to="25">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="25" to="26">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="26" to="27">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="27" to="28">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="28" to="29">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="29" to="30">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="30" to="31">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="31" to="32">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="32" to="33">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="33" to="34">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="34" to="35">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="35" to="36">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="36" to="37">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="37" to="38">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="38" to="39">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="39" to="40">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="40" to="41">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="41" to="42">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="42" to="43">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="43" to="44">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="44" to="45">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="45" to="46">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="46" to="47">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="47" to="48">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="48" to="49">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="49" to="50">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="50" to="51">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="51" to="52">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="52" to="53">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="53" to="54">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="54" to="55">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="55" to="56">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="56" to="57">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="57" to="58">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="58" to="59">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="59" to="60">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="60" to="61">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="61" to="62">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="62" to="63">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="63" to="64">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="64" to="65">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="65" to="66">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="66" to="67">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="67" to="68">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="68" to="69">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="69" to="70">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="70" to="71">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="71" to="72">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="72" to="73">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="73" to="74">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="74" to="75">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="75" to="76">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="76" to="77">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="77" to="78">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="78" to="79">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="79" to="80">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="80" to="81">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="81" to="82">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="82" to="83">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="83" to="84">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="84" to="85">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="85" to="86">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="86" to="87">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="87" to="88">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="88" to="89">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="89" to="90">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="90" to="3">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="64">
<![CDATA[
:16  %line_buffer_0_0 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_0_0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="16" op_0_bw="64">
<![CDATA[
:17  %line_buffer_0_54 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_0_54"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="64">
<![CDATA[
:18  %line_buffer_1_0 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_1_0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="64">
<![CDATA[
:19  %line_buffer_1_54 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_1_54"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="16" op_0_bw="64">
<![CDATA[
:20  %line_buffer_2_0 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_2_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="64">
<![CDATA[
:21  %line_buffer_2_54 = alloca [16 x i16], align 16

]]></node>
<StgValue><ssdm name="line_buffer_2_54"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="64">
<![CDATA[
:22  %window_buffer = alloca [144 x i16], align 2

]]></node>
<StgValue><ssdm name="window_buffer"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16">
<![CDATA[
:167  call fastcc void @fire2_fill_buffer(i16* %matrix_e3x3_i_0_V, i16* %matrix_e3x3_i_1_V, i16* %matrix_e3x3_i_2_V, i16* %matrix_e3x3_i_3_V, i16* %matrix_e3x3_i_4_V, i16* %matrix_e3x3_i_5_V, i16* %matrix_e3x3_i_6_V, i16* %matrix_e3x3_i_7_V, i16* %matrix_e3x3_i_8_V, i16* %matrix_e3x3_i_9_V, i16* %matrix_e3x3_i_10_V, i16* %matrix_e3x3_i_11_V, i16* %matrix_e3x3_i_12_V, i16* %matrix_e3x3_i_13_V, i16* %matrix_e3x3_i_14_V, i16* %matrix_e3x3_i_15_V, [16 x i16]* %line_buffer_0_0, [16 x i16]* %line_buffer_0_54, [16 x i16]* %line_buffer_1_0, [16 x i16]* %line_buffer_1_54, [16 x i16]* %line_buffer_2_0, [16 x i16]* %line_buffer_2_54, [144 x i16]* %window_buffer)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, [1 x i8]* @p_str274)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  %empty_581 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269)

]]></node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:2  %empty_582 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, [1 x i8]* @p_str264)

]]></node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:3  %empty_583 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str256, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259)

]]></node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:4  %empty_584 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254)

]]></node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  %empty_585 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249)

]]></node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:6  %empty_586 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, [1 x i8]* @p_str244)

]]></node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  %empty_587 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, [1 x i8]* @p_str239)

]]></node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:8  %empty_588 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234)

]]></node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:9  %empty_589 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229)

]]></node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  %empty_590 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str221, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224)

]]></node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  %empty_591 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219)

]]></node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  %empty_592 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  %empty_593 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str206, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  %empty_594 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204)

]]></node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  %empty_595 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str196, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199)

]]></node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %window_buffer_addr = getelementptr [144 x i16]* %window_buffer, i64 0, i64 0

]]></node>
<StgValue><ssdm name="window_buffer_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %window_buffer_addr_11 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 16

]]></node>
<StgValue><ssdm name="window_buffer_addr_11"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %window_buffer_addr_12 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 32

]]></node>
<StgValue><ssdm name="window_buffer_addr_12"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %window_buffer_addr_13 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 48

]]></node>
<StgValue><ssdm name="window_buffer_addr_13"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %window_buffer_addr_14 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 64

]]></node>
<StgValue><ssdm name="window_buffer_addr_14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %window_buffer_addr_15 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 80

]]></node>
<StgValue><ssdm name="window_buffer_addr_15"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %window_buffer_addr_16 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 96

]]></node>
<StgValue><ssdm name="window_buffer_addr_16"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %window_buffer_addr_17 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 112

]]></node>
<StgValue><ssdm name="window_buffer_addr_17"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %window_buffer_addr_18 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 128

]]></node>
<StgValue><ssdm name="window_buffer_addr_18"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %window_buffer_addr_19 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 1

]]></node>
<StgValue><ssdm name="window_buffer_addr_19"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %window_buffer_addr_20 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 17

]]></node>
<StgValue><ssdm name="window_buffer_addr_20"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %window_buffer_addr_21 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 33

]]></node>
<StgValue><ssdm name="window_buffer_addr_21"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %window_buffer_addr_22 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 49

]]></node>
<StgValue><ssdm name="window_buffer_addr_22"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %window_buffer_addr_23 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 65

]]></node>
<StgValue><ssdm name="window_buffer_addr_23"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %window_buffer_addr_24 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 81

]]></node>
<StgValue><ssdm name="window_buffer_addr_24"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %window_buffer_addr_25 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 97

]]></node>
<StgValue><ssdm name="window_buffer_addr_25"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %window_buffer_addr_26 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 113

]]></node>
<StgValue><ssdm name="window_buffer_addr_26"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %window_buffer_addr_27 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 129

]]></node>
<StgValue><ssdm name="window_buffer_addr_27"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %window_buffer_addr_28 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 2

]]></node>
<StgValue><ssdm name="window_buffer_addr_28"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %window_buffer_addr_29 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 18

]]></node>
<StgValue><ssdm name="window_buffer_addr_29"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %window_buffer_addr_30 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 34

]]></node>
<StgValue><ssdm name="window_buffer_addr_30"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %window_buffer_addr_31 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 50

]]></node>
<StgValue><ssdm name="window_buffer_addr_31"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %window_buffer_addr_32 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 66

]]></node>
<StgValue><ssdm name="window_buffer_addr_32"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %window_buffer_addr_33 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 82

]]></node>
<StgValue><ssdm name="window_buffer_addr_33"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %window_buffer_addr_34 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 98

]]></node>
<StgValue><ssdm name="window_buffer_addr_34"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %window_buffer_addr_35 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 114

]]></node>
<StgValue><ssdm name="window_buffer_addr_35"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %window_buffer_addr_36 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 130

]]></node>
<StgValue><ssdm name="window_buffer_addr_36"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %window_buffer_addr_37 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 3

]]></node>
<StgValue><ssdm name="window_buffer_addr_37"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %window_buffer_addr_38 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 19

]]></node>
<StgValue><ssdm name="window_buffer_addr_38"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %window_buffer_addr_39 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 35

]]></node>
<StgValue><ssdm name="window_buffer_addr_39"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %window_buffer_addr_40 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 51

]]></node>
<StgValue><ssdm name="window_buffer_addr_40"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %window_buffer_addr_41 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 67

]]></node>
<StgValue><ssdm name="window_buffer_addr_41"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %window_buffer_addr_42 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 83

]]></node>
<StgValue><ssdm name="window_buffer_addr_42"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %window_buffer_addr_43 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 99

]]></node>
<StgValue><ssdm name="window_buffer_addr_43"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %window_buffer_addr_44 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 115

]]></node>
<StgValue><ssdm name="window_buffer_addr_44"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %window_buffer_addr_45 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 131

]]></node>
<StgValue><ssdm name="window_buffer_addr_45"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %window_buffer_addr_46 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 4

]]></node>
<StgValue><ssdm name="window_buffer_addr_46"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %window_buffer_addr_47 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 20

]]></node>
<StgValue><ssdm name="window_buffer_addr_47"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %window_buffer_addr_48 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 36

]]></node>
<StgValue><ssdm name="window_buffer_addr_48"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %window_buffer_addr_49 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 52

]]></node>
<StgValue><ssdm name="window_buffer_addr_49"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %window_buffer_addr_50 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 68

]]></node>
<StgValue><ssdm name="window_buffer_addr_50"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %window_buffer_addr_51 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 84

]]></node>
<StgValue><ssdm name="window_buffer_addr_51"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %window_buffer_addr_52 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 100

]]></node>
<StgValue><ssdm name="window_buffer_addr_52"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %window_buffer_addr_53 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 116

]]></node>
<StgValue><ssdm name="window_buffer_addr_53"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %window_buffer_addr_54 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 132

]]></node>
<StgValue><ssdm name="window_buffer_addr_54"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %window_buffer_addr_55 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 5

]]></node>
<StgValue><ssdm name="window_buffer_addr_55"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %window_buffer_addr_56 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 21

]]></node>
<StgValue><ssdm name="window_buffer_addr_56"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %window_buffer_addr_57 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 37

]]></node>
<StgValue><ssdm name="window_buffer_addr_57"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %window_buffer_addr_58 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 53

]]></node>
<StgValue><ssdm name="window_buffer_addr_58"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %window_buffer_addr_59 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 69

]]></node>
<StgValue><ssdm name="window_buffer_addr_59"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %window_buffer_addr_60 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 85

]]></node>
<StgValue><ssdm name="window_buffer_addr_60"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %window_buffer_addr_61 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 101

]]></node>
<StgValue><ssdm name="window_buffer_addr_61"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %window_buffer_addr_62 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 117

]]></node>
<StgValue><ssdm name="window_buffer_addr_62"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %window_buffer_addr_63 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 133

]]></node>
<StgValue><ssdm name="window_buffer_addr_63"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %window_buffer_addr_64 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 6

]]></node>
<StgValue><ssdm name="window_buffer_addr_64"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %window_buffer_addr_65 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 22

]]></node>
<StgValue><ssdm name="window_buffer_addr_65"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %window_buffer_addr_66 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 38

]]></node>
<StgValue><ssdm name="window_buffer_addr_66"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %window_buffer_addr_67 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 54

]]></node>
<StgValue><ssdm name="window_buffer_addr_67"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %window_buffer_addr_68 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 70

]]></node>
<StgValue><ssdm name="window_buffer_addr_68"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %window_buffer_addr_69 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 86

]]></node>
<StgValue><ssdm name="window_buffer_addr_69"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %window_buffer_addr_70 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 102

]]></node>
<StgValue><ssdm name="window_buffer_addr_70"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %window_buffer_addr_71 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 118

]]></node>
<StgValue><ssdm name="window_buffer_addr_71"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %window_buffer_addr_72 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 134

]]></node>
<StgValue><ssdm name="window_buffer_addr_72"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %window_buffer_addr_73 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 7

]]></node>
<StgValue><ssdm name="window_buffer_addr_73"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %window_buffer_addr_74 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 23

]]></node>
<StgValue><ssdm name="window_buffer_addr_74"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %window_buffer_addr_75 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 39

]]></node>
<StgValue><ssdm name="window_buffer_addr_75"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %window_buffer_addr_76 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 55

]]></node>
<StgValue><ssdm name="window_buffer_addr_76"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %window_buffer_addr_77 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 71

]]></node>
<StgValue><ssdm name="window_buffer_addr_77"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %window_buffer_addr_78 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 87

]]></node>
<StgValue><ssdm name="window_buffer_addr_78"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %window_buffer_addr_79 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 103

]]></node>
<StgValue><ssdm name="window_buffer_addr_79"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %window_buffer_addr_80 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 119

]]></node>
<StgValue><ssdm name="window_buffer_addr_80"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %window_buffer_addr_81 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 135

]]></node>
<StgValue><ssdm name="window_buffer_addr_81"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %window_buffer_addr_82 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 8

]]></node>
<StgValue><ssdm name="window_buffer_addr_82"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %window_buffer_addr_83 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 24

]]></node>
<StgValue><ssdm name="window_buffer_addr_83"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %window_buffer_addr_84 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 40

]]></node>
<StgValue><ssdm name="window_buffer_addr_84"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %window_buffer_addr_85 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 56

]]></node>
<StgValue><ssdm name="window_buffer_addr_85"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %window_buffer_addr_86 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 72

]]></node>
<StgValue><ssdm name="window_buffer_addr_86"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %window_buffer_addr_87 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 88

]]></node>
<StgValue><ssdm name="window_buffer_addr_87"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %window_buffer_addr_88 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 104

]]></node>
<StgValue><ssdm name="window_buffer_addr_88"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %window_buffer_addr_89 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 120

]]></node>
<StgValue><ssdm name="window_buffer_addr_89"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %window_buffer_addr_90 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 136

]]></node>
<StgValue><ssdm name="window_buffer_addr_90"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %window_buffer_addr_91 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 9

]]></node>
<StgValue><ssdm name="window_buffer_addr_91"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %window_buffer_addr_92 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 25

]]></node>
<StgValue><ssdm name="window_buffer_addr_92"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %window_buffer_addr_93 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 41

]]></node>
<StgValue><ssdm name="window_buffer_addr_93"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %window_buffer_addr_94 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 57

]]></node>
<StgValue><ssdm name="window_buffer_addr_94"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %window_buffer_addr_95 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 73

]]></node>
<StgValue><ssdm name="window_buffer_addr_95"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %window_buffer_addr_96 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 89

]]></node>
<StgValue><ssdm name="window_buffer_addr_96"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %window_buffer_addr_97 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 105

]]></node>
<StgValue><ssdm name="window_buffer_addr_97"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %window_buffer_addr_98 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 121

]]></node>
<StgValue><ssdm name="window_buffer_addr_98"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %window_buffer_addr_99 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 137

]]></node>
<StgValue><ssdm name="window_buffer_addr_99"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %window_buffer_addr_100 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 10

]]></node>
<StgValue><ssdm name="window_buffer_addr_100"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %window_buffer_addr_101 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 26

]]></node>
<StgValue><ssdm name="window_buffer_addr_101"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %window_buffer_addr_102 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 42

]]></node>
<StgValue><ssdm name="window_buffer_addr_102"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %window_buffer_addr_103 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 58

]]></node>
<StgValue><ssdm name="window_buffer_addr_103"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %window_buffer_addr_104 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 74

]]></node>
<StgValue><ssdm name="window_buffer_addr_104"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %window_buffer_addr_105 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 90

]]></node>
<StgValue><ssdm name="window_buffer_addr_105"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %window_buffer_addr_106 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 106

]]></node>
<StgValue><ssdm name="window_buffer_addr_106"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %window_buffer_addr_107 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 122

]]></node>
<StgValue><ssdm name="window_buffer_addr_107"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %window_buffer_addr_108 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 138

]]></node>
<StgValue><ssdm name="window_buffer_addr_108"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %window_buffer_addr_109 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 11

]]></node>
<StgValue><ssdm name="window_buffer_addr_109"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %window_buffer_addr_110 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 27

]]></node>
<StgValue><ssdm name="window_buffer_addr_110"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %window_buffer_addr_111 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 43

]]></node>
<StgValue><ssdm name="window_buffer_addr_111"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %window_buffer_addr_112 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 59

]]></node>
<StgValue><ssdm name="window_buffer_addr_112"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %window_buffer_addr_113 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 75

]]></node>
<StgValue><ssdm name="window_buffer_addr_113"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %window_buffer_addr_114 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 91

]]></node>
<StgValue><ssdm name="window_buffer_addr_114"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %window_buffer_addr_115 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 107

]]></node>
<StgValue><ssdm name="window_buffer_addr_115"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %window_buffer_addr_116 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 123

]]></node>
<StgValue><ssdm name="window_buffer_addr_116"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %window_buffer_addr_117 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 139

]]></node>
<StgValue><ssdm name="window_buffer_addr_117"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %window_buffer_addr_118 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 12

]]></node>
<StgValue><ssdm name="window_buffer_addr_118"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %window_buffer_addr_119 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 28

]]></node>
<StgValue><ssdm name="window_buffer_addr_119"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %window_buffer_addr_120 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 44

]]></node>
<StgValue><ssdm name="window_buffer_addr_120"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %window_buffer_addr_121 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 60

]]></node>
<StgValue><ssdm name="window_buffer_addr_121"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %window_buffer_addr_122 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 76

]]></node>
<StgValue><ssdm name="window_buffer_addr_122"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %window_buffer_addr_123 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 92

]]></node>
<StgValue><ssdm name="window_buffer_addr_123"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %window_buffer_addr_124 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 108

]]></node>
<StgValue><ssdm name="window_buffer_addr_124"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %window_buffer_addr_125 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 124

]]></node>
<StgValue><ssdm name="window_buffer_addr_125"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %window_buffer_addr_126 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 140

]]></node>
<StgValue><ssdm name="window_buffer_addr_126"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %window_buffer_addr_127 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 13

]]></node>
<StgValue><ssdm name="window_buffer_addr_127"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %window_buffer_addr_128 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 29

]]></node>
<StgValue><ssdm name="window_buffer_addr_128"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %window_buffer_addr_129 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 45

]]></node>
<StgValue><ssdm name="window_buffer_addr_129"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %window_buffer_addr_130 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 61

]]></node>
<StgValue><ssdm name="window_buffer_addr_130"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %window_buffer_addr_131 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 77

]]></node>
<StgValue><ssdm name="window_buffer_addr_131"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %window_buffer_addr_132 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 93

]]></node>
<StgValue><ssdm name="window_buffer_addr_132"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %window_buffer_addr_133 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 109

]]></node>
<StgValue><ssdm name="window_buffer_addr_133"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %window_buffer_addr_134 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 125

]]></node>
<StgValue><ssdm name="window_buffer_addr_134"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %window_buffer_addr_135 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 141

]]></node>
<StgValue><ssdm name="window_buffer_addr_135"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %window_buffer_addr_136 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 14

]]></node>
<StgValue><ssdm name="window_buffer_addr_136"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %window_buffer_addr_137 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 30

]]></node>
<StgValue><ssdm name="window_buffer_addr_137"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %window_buffer_addr_138 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 46

]]></node>
<StgValue><ssdm name="window_buffer_addr_138"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %window_buffer_addr_139 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 62

]]></node>
<StgValue><ssdm name="window_buffer_addr_139"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %window_buffer_addr_140 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 78

]]></node>
<StgValue><ssdm name="window_buffer_addr_140"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %window_buffer_addr_141 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 94

]]></node>
<StgValue><ssdm name="window_buffer_addr_141"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %window_buffer_addr_142 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 110

]]></node>
<StgValue><ssdm name="window_buffer_addr_142"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %window_buffer_addr_143 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 126

]]></node>
<StgValue><ssdm name="window_buffer_addr_143"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %window_buffer_addr_144 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 142

]]></node>
<StgValue><ssdm name="window_buffer_addr_144"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %window_buffer_addr_145 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 15

]]></node>
<StgValue><ssdm name="window_buffer_addr_145"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %window_buffer_addr_146 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 31

]]></node>
<StgValue><ssdm name="window_buffer_addr_146"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %window_buffer_addr_147 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 47

]]></node>
<StgValue><ssdm name="window_buffer_addr_147"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %window_buffer_addr_148 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 63

]]></node>
<StgValue><ssdm name="window_buffer_addr_148"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %window_buffer_addr_149 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 79

]]></node>
<StgValue><ssdm name="window_buffer_addr_149"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %window_buffer_addr_150 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 95

]]></node>
<StgValue><ssdm name="window_buffer_addr_150"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %window_buffer_addr_151 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 111

]]></node>
<StgValue><ssdm name="window_buffer_addr_151"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %window_buffer_addr_152 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 127

]]></node>
<StgValue><ssdm name="window_buffer_addr_152"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %window_buffer_addr_153 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 143

]]></node>
<StgValue><ssdm name="window_buffer_addr_153"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16">
<![CDATA[
:167  call fastcc void @fire2_fill_buffer(i16* %matrix_e3x3_i_0_V, i16* %matrix_e3x3_i_1_V, i16* %matrix_e3x3_i_2_V, i16* %matrix_e3x3_i_3_V, i16* %matrix_e3x3_i_4_V, i16* %matrix_e3x3_i_5_V, i16* %matrix_e3x3_i_6_V, i16* %matrix_e3x3_i_7_V, i16* %matrix_e3x3_i_8_V, i16* %matrix_e3x3_i_9_V, i16* %matrix_e3x3_i_10_V, i16* %matrix_e3x3_i_11_V, i16* %matrix_e3x3_i_12_V, i16* %matrix_e3x3_i_13_V, i16* %matrix_e3x3_i_14_V, i16* %matrix_e3x3_i_15_V, [16 x i16]* %line_buffer_0_0, [16 x i16]* %line_buffer_0_54, [16 x i16]* %line_buffer_1_0, [16 x i16]* %line_buffer_1_54, [16 x i16]* %line_buffer_2_0, [16 x i16]* %line_buffer_2_54, [144 x i16]* %window_buffer)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
:168  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond2 = icmp eq i7 %i, -64

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp = zext i7 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernel_e3x3_addr = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:19  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 3, i7 %i)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %kernel_e3x3_addr_6 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_79

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="16" op_0_bw="10">
<![CDATA[
:26  %kernel_e3x3_load = load i16* %kernel_e3x3_addr, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="10">
<![CDATA[
:32  %kernel_e3x3_load_6 = load i16* %kernel_e3x3_addr_6, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_6"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="16" op_0_bw="8">
<![CDATA[
:155  %window_buffer_load_66 = load i16* %window_buffer_addr_70, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_66"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="16" op_0_bw="8">
<![CDATA[
:161  %window_buffer_load_69 = load i16* %window_buffer_addr_73, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_69"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:470  %matrix_e3x3_o_V_addr = getelementptr [64 x i16]* %matrix_e3x3_o_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="matrix_e3x3_o_V_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="275" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_75 = xor i7 %i, -64

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="7">
<![CDATA[
:7  %tmp_77_cast = zext i7 %tmp_75 to i64

]]></node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_e3x3_addr_1 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_77_cast

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:24  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 4, i7 %i)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %kernel_e3x3_addr_8 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="16" op_0_bw="10">
<![CDATA[
:26  %kernel_e3x3_load = load i16* %kernel_e3x3_addr, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="16" op_0_bw="10">
<![CDATA[
:27  %kernel_e3x3_load_1 = load i16* %kernel_e3x3_addr_1, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="10">
<![CDATA[
:32  %kernel_e3x3_load_6 = load i16* %kernel_e3x3_addr_6, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_6"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="16" op_0_bw="10">
<![CDATA[
:34  %kernel_e3x3_load_8 = load i16* %kernel_e3x3_addr_8, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_8"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="16" op_0_bw="8">
<![CDATA[
:155  %window_buffer_load_66 = load i16* %window_buffer_addr_70, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_66"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %tmp_13_6 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_66

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="16" op_0_bw="8">
<![CDATA[
:161  %window_buffer_load_69 = load i16* %window_buffer_addr_73, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_69"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_7 = mul i16 %kernel_e3x3_load, %window_buffer_load_69

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="16" op_0_bw="8">
<![CDATA[
:173  %window_buffer_load_75 = load i16* %window_buffer_addr_79, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_75"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="16" op_0_bw="8">
<![CDATA[
:321  %window_buffer_load_143 = load i16* %window_buffer_addr_153, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_143"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:9  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 1, i7 %i)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %kernel_e3x3_addr_2 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="7">
<![CDATA[
:11  %tmp_79_cast1 = sext i7 %tmp_75 to i8

]]></node>
<StgValue><ssdm name="tmp_79_cast1"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="8">
<![CDATA[
:12  %tmp_79_cast = zext i8 %tmp_79_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %kernel_e3x3_addr_3 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_79_cast

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_3"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="16" op_0_bw="10">
<![CDATA[
:27  %kernel_e3x3_load_1 = load i16* %kernel_e3x3_addr_1, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="10">
<![CDATA[
:28  %kernel_e3x3_load_2 = load i16* %kernel_e3x3_addr_2, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="16" op_0_bw="10">
<![CDATA[
:29  %kernel_e3x3_load_3 = load i16* %kernel_e3x3_addr_3, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="16" op_0_bw="10">
<![CDATA[
:34  %kernel_e3x3_load_8 = load i16* %kernel_e3x3_addr_8, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_8"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="16" op_0_bw="8">
<![CDATA[
:47  %window_buffer_load_7 = load i16* %window_buffer_addr_16, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_7"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="16" op_0_bw="8">
<![CDATA[
:53  %window_buffer_load_1 = load i16* %window_buffer_addr_19, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_1"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %tmp_13_6 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_66

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_7 = mul i16 %kernel_e3x3_load, %window_buffer_load_69

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="16" op_0_bw="8">
<![CDATA[
:173  %window_buffer_load_75 = load i16* %window_buffer_addr_79, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_75"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp_13_7 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_75

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="16" op_0_bw="8">
<![CDATA[
:321  %window_buffer_load_143 = load i16* %window_buffer_addr_153, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_143"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:322  %tmp_15_14 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_143

]]></node>
<StgValue><ssdm name="tmp_15_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="9" op_0_bw="7">
<![CDATA[
:4  %tmp_cast = zext i7 %i to i9

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:14  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 2, i7 %i)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %kernel_e3x3_addr_4 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_4"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %tmp_78 = add i9 -192, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="9" op_0_bw="7">
<![CDATA[
:21  %tmp_83_cast1 = sext i7 %tmp_75 to i9

]]></node>
<StgValue><ssdm name="tmp_83_cast1"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="9">
<![CDATA[
:22  %tmp_83_cast = zext i9 %tmp_83_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %kernel_e3x3_addr_7 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_83_cast

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="10">
<![CDATA[
:28  %kernel_e3x3_load_2 = load i16* %kernel_e3x3_addr_2, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_2"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="16" op_0_bw="10">
<![CDATA[
:29  %kernel_e3x3_load_3 = load i16* %kernel_e3x3_addr_3, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_3"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="16" op_0_bw="10">
<![CDATA[
:30  %kernel_e3x3_load_4 = load i16* %kernel_e3x3_addr_4, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_4"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="16" op_0_bw="10">
<![CDATA[
:33  %kernel_e3x3_load_7 = load i16* %kernel_e3x3_addr_7, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_7"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="16" op_0_bw="8">
<![CDATA[
:47  %window_buffer_load_7 = load i16* %window_buffer_addr_16, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_7"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_7

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="16" op_0_bw="8">
<![CDATA[
:53  %window_buffer_load_1 = load i16* %window_buffer_addr_19, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_1"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp_7_1 = mul i16 %kernel_e3x3_load, %window_buffer_load_1

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="8">
<![CDATA[
:65  %window_buffer_load_21 = load i16* %window_buffer_addr_25, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_21"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="16" op_0_bw="8">
<![CDATA[
:71  %window_buffer_load_24 = load i16* %window_buffer_addr_28, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_24"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %tmp_13_6 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_66

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_7_7 = mul i16 %kernel_e3x3_load, %window_buffer_load_69

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp_13_7 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_75

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:322  %tmp_15_14 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_143

]]></node>
<StgValue><ssdm name="tmp_15_14"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:450  %tmp195 = add i16 %tmp_13_6, %tmp_7_7

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="9">
<![CDATA[
:17  %tmp_81_cast = zext i9 %tmp_78 to i64

]]></node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %kernel_e3x3_addr_5 = getelementptr [576 x i16]* %kernel_e3x3, i64 0, i64 %tmp_81_cast

]]></node>
<StgValue><ssdm name="kernel_e3x3_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="16" op_0_bw="10">
<![CDATA[
:30  %kernel_e3x3_load_4 = load i16* %kernel_e3x3_addr_4, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_4"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="10">
<![CDATA[
:31  %kernel_e3x3_load_5 = load i16* %kernel_e3x3_addr_5, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_5"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="16" op_0_bw="10">
<![CDATA[
:33  %kernel_e3x3_load_7 = load i16* %kernel_e3x3_addr_7, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_7"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_7

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp_7_1 = mul i16 %kernel_e3x3_load, %window_buffer_load_1

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="8">
<![CDATA[
:65  %window_buffer_load_21 = load i16* %window_buffer_addr_25, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_21"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp_13_1 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_21

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="16" op_0_bw="8">
<![CDATA[
:71  %window_buffer_load_24 = load i16* %window_buffer_addr_28, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_24"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp_7_2 = mul i16 %kernel_e3x3_load, %window_buffer_load_24

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="16" op_0_bw="8">
<![CDATA[
:83  %window_buffer_load_30 = load i16* %window_buffer_addr_34, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_30"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="16" op_0_bw="8">
<![CDATA[
:89  %window_buffer_load_33 = load i16* %window_buffer_addr_37, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_33"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp_13_7 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_75

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:322  %tmp_15_14 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_143

]]></node>
<StgValue><ssdm name="tmp_15_14"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:458  %tmp203 = add i16 %tmp_13_7, %tmp_15_14

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="345" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="10">
<![CDATA[
:31  %kernel_e3x3_load_5 = load i16* %kernel_e3x3_addr_5, align 2

]]></node>
<StgValue><ssdm name="kernel_e3x3_load_5"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_7

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp_7_1 = mul i16 %kernel_e3x3_load, %window_buffer_load_1

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp_13_1 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_21

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp_7_2 = mul i16 %kernel_e3x3_load, %window_buffer_load_24

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="16" op_0_bw="8">
<![CDATA[
:83  %window_buffer_load_30 = load i16* %window_buffer_addr_34, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_30"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_13_2 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_30

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="16" op_0_bw="8">
<![CDATA[
:89  %window_buffer_load_33 = load i16* %window_buffer_addr_37, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_33"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp_7_3 = mul i16 %kernel_e3x3_load, %window_buffer_load_33

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="16" op_0_bw="8">
<![CDATA[
:101  %window_buffer_load_39 = load i16* %window_buffer_addr_43, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_39"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="16" op_0_bw="8">
<![CDATA[
:107  %window_buffer_load_42 = load i16* %window_buffer_addr_46, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_42"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:398  %tmp143 = add i16 %tmp_4, %tmp_7_1

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="357" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp_13_1 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_21

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp_7_2 = mul i16 %kernel_e3x3_load, %window_buffer_load_24

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_13_2 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_30

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp_7_3 = mul i16 %kernel_e3x3_load, %window_buffer_load_33

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="16" op_0_bw="8">
<![CDATA[
:101  %window_buffer_load_39 = load i16* %window_buffer_addr_43, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_39"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_13_3 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_39

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="16" op_0_bw="8">
<![CDATA[
:107  %window_buffer_load_42 = load i16* %window_buffer_addr_46, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_42"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="16" op_0_bw="8">
<![CDATA[
:119  %window_buffer_load_48 = load i16* %window_buffer_addr_52, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_48"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="16" op_0_bw="8">
<![CDATA[
:125  %window_buffer_load_51 = load i16* %window_buffer_addr_55, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_51"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:406  %tmp151 = add i16 %tmp_13_1, %tmp_7_2

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="367" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_13_2 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_30

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp_7_3 = mul i16 %kernel_e3x3_load, %window_buffer_load_33

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_13_3 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_39

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp_7_4 = mul i16 %kernel_e3x3_load, %window_buffer_load_42

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="16" op_0_bw="8">
<![CDATA[
:119  %window_buffer_load_48 = load i16* %window_buffer_addr_52, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_48"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %tmp_13_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_48

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="16" op_0_bw="8">
<![CDATA[
:125  %window_buffer_load_51 = load i16* %window_buffer_addr_55, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_51"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="16" op_0_bw="8">
<![CDATA[
:137  %window_buffer_load_57 = load i16* %window_buffer_addr_61, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_57"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="16" op_0_bw="8">
<![CDATA[
:141  %window_buffer_load_59 = load i16* %window_buffer_addr_63, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_59"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:415  %tmp160 = add i16 %tmp_13_2, %tmp_7_3

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="377" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_13_3 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_39

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp_7_4 = mul i16 %kernel_e3x3_load, %window_buffer_load_42

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %tmp_13_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_48

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %tmp_7_5 = mul i16 %kernel_e3x3_load, %window_buffer_load_51

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="16" op_0_bw="8">
<![CDATA[
:137  %window_buffer_load_57 = load i16* %window_buffer_addr_61, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_57"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp_13_5 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_57

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="16" op_0_bw="8">
<![CDATA[
:141  %window_buffer_load_59 = load i16* %window_buffer_addr_63, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_59"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %tmp_15_5 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_59

]]></node>
<StgValue><ssdm name="tmp_15_5"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="16" op_0_bw="8">
<![CDATA[
:143  %window_buffer_load_60 = load i16* %window_buffer_addr_64, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_60"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="16" op_0_bw="8">
<![CDATA[
:145  %window_buffer_load_61 = load i16* %window_buffer_addr_65, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_61"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="387" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp_7_4 = mul i16 %kernel_e3x3_load, %window_buffer_load_42

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %tmp_13_4 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_48

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %tmp_7_5 = mul i16 %kernel_e3x3_load, %window_buffer_load_51

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp_13_5 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_57

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %tmp_15_5 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_59

]]></node>
<StgValue><ssdm name="tmp_15_5"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="16" op_0_bw="8">
<![CDATA[
:143  %window_buffer_load_60 = load i16* %window_buffer_addr_64, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_60"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp_7_6 = mul i16 %kernel_e3x3_load, %window_buffer_load_60

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="16" op_0_bw="8">
<![CDATA[
:145  %window_buffer_load_61 = load i16* %window_buffer_addr_65, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_61"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %tmp_8_6 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_61

]]></node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="16" op_0_bw="8">
<![CDATA[
:147  %window_buffer_load_62 = load i16* %window_buffer_addr_66, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_62"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="16" op_0_bw="8">
<![CDATA[
:149  %window_buffer_load_63 = load i16* %window_buffer_addr_67, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_63"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:423  %tmp168 = add i16 %tmp_13_3, %tmp_7_4

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="399" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %tmp_7_5 = mul i16 %kernel_e3x3_load, %window_buffer_load_51

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp_13_5 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_57

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %tmp_15_5 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_59

]]></node>
<StgValue><ssdm name="tmp_15_5"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp_7_6 = mul i16 %kernel_e3x3_load, %window_buffer_load_60

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %tmp_8_6 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_61

]]></node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="16" op_0_bw="8">
<![CDATA[
:147  %window_buffer_load_62 = load i16* %window_buffer_addr_66, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_62"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %tmp_9_6 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_62

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="16" op_0_bw="8">
<![CDATA[
:149  %window_buffer_load_63 = load i16* %window_buffer_addr_67, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_63"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %tmp_10_6 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_63

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="16" op_0_bw="8">
<![CDATA[
:151  %window_buffer_load_64 = load i16* %window_buffer_addr_68, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_64"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="16" op_0_bw="8">
<![CDATA[
:153  %window_buffer_load_65 = load i16* %window_buffer_addr_69, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_65"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:433  %tmp178 = add i16 %tmp_13_4, %tmp_7_5

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="411" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp_7_6 = mul i16 %kernel_e3x3_load, %window_buffer_load_60

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %tmp_8_6 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_61

]]></node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %tmp_9_6 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_62

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %tmp_10_6 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_63

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="16" op_0_bw="8">
<![CDATA[
:151  %window_buffer_load_64 = load i16* %window_buffer_addr_68, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_64"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %tmp_11_6 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_64

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="16" op_0_bw="8">
<![CDATA[
:153  %window_buffer_load_65 = load i16* %window_buffer_addr_69, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_65"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="16" op_0_bw="8">
<![CDATA[
:157  %window_buffer_load_67 = load i16* %window_buffer_addr_71, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_67"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="16" op_0_bw="8">
<![CDATA[
:159  %window_buffer_load_68 = load i16* %window_buffer_addr_72, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_68"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:441  %tmp186 = add i16 %tmp_13_5, %tmp_7_6

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="421" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %tmp_9_6 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_62

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %tmp_10_6 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_63

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %tmp_11_6 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_64

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %tmp_12_6 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_65

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="16" op_0_bw="8">
<![CDATA[
:157  %window_buffer_load_67 = load i16* %window_buffer_addr_71, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_67"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="16" op_0_bw="8">
<![CDATA[
:159  %window_buffer_load_68 = load i16* %window_buffer_addr_72, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_68"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:160  %tmp_15_6 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_68

]]></node>
<StgValue><ssdm name="tmp_15_6"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="16" op_0_bw="8">
<![CDATA[
:163  %window_buffer_load_70 = load i16* %window_buffer_addr_74, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_70"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="16" op_0_bw="8">
<![CDATA[
:165  %window_buffer_load_71 = load i16* %window_buffer_addr_75, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_71"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:446  %tmp191 = add i16 %tmp_15_5, %tmp_9_6

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="431" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %tmp_11_6 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_64

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %tmp_12_6 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_65

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %tmp_14_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_67

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:160  %tmp_15_6 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_68

]]></node>
<StgValue><ssdm name="tmp_15_6"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="16" op_0_bw="8">
<![CDATA[
:163  %window_buffer_load_70 = load i16* %window_buffer_addr_74, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_70"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %tmp_8_7 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_70

]]></node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="16" op_0_bw="8">
<![CDATA[
:165  %window_buffer_load_71 = load i16* %window_buffer_addr_75, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_71"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %tmp_9_7 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_71

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="16" op_0_bw="8">
<![CDATA[
:167  %window_buffer_load_72 = load i16* %window_buffer_addr_76, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_72"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="16" op_0_bw="8">
<![CDATA[
:169  %window_buffer_load_73 = load i16* %window_buffer_addr_77, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_73"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:447  %tmp192 = add i16 %tmp_8_6, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="442" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %tmp_12_6 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_65

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %tmp_14_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_67

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:160  %tmp_15_6 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_68

]]></node>
<StgValue><ssdm name="tmp_15_6"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %tmp_8_7 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_70

]]></node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %tmp_9_7 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_71

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="16" op_0_bw="8">
<![CDATA[
:167  %window_buffer_load_72 = load i16* %window_buffer_addr_76, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_72"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp_10_7 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_72

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="16" op_0_bw="8">
<![CDATA[
:169  %window_buffer_load_73 = load i16* %window_buffer_addr_77, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_73"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp_11_7 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_73

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="16" op_0_bw="8">
<![CDATA[
:171  %window_buffer_load_74 = load i16* %window_buffer_addr_78, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_74"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="16" op_0_bw="8">
<![CDATA[
:175  %window_buffer_load_76 = load i16* %window_buffer_addr_80, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_76"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:448  %tmp193 = add i16 %tmp192, %tmp191

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:449  %tmp194 = add i16 %tmp_10_6, %tmp_12_6

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="455" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %tmp_14_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_67

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %tmp_8_7 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_70

]]></node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %tmp_9_7 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_71

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp_10_7 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_72

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp_11_7 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_73

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="16" op_0_bw="8">
<![CDATA[
:171  %window_buffer_load_74 = load i16* %window_buffer_addr_78, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_74"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %tmp_12_7 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_74

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="16" op_0_bw="8">
<![CDATA[
:175  %window_buffer_load_76 = load i16* %window_buffer_addr_80, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_76"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="16" op_0_bw="8">
<![CDATA[
:227  %window_buffer_load_101 = load i16* %window_buffer_addr_106, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_101"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="16" op_0_bw="8">
<![CDATA[
:229  %window_buffer_load_102 = load i16* %window_buffer_addr_107, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_102"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:451  %tmp196 = add i16 %tmp195, %tmp_14_6

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:454  %tmp199 = add i16 %tmp_15_6, %tmp_9_7

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="467" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp_10_7 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_72

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp_11_7 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_73

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %tmp_12_7 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_74

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="16" op_0_bw="8">
<![CDATA[
:227  %window_buffer_load_101 = load i16* %window_buffer_addr_106, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_101"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %tmp_13_s = mul i16 %kernel_e3x3_load_6, %window_buffer_load_101

]]></node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="16" op_0_bw="8">
<![CDATA[
:229  %window_buffer_load_102 = load i16* %window_buffer_addr_107, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_102"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %tmp_14_s = mul i16 %kernel_e3x3_load_7, %window_buffer_load_102

]]></node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="16" op_0_bw="8">
<![CDATA[
:245  %window_buffer_load_109 = load i16* %window_buffer_addr_115, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_109"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="16" op_0_bw="8">
<![CDATA[
:247  %window_buffer_load_110 = load i16* %window_buffer_addr_116, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_110"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:452  %tmp197 = add i16 %tmp196, %tmp194

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:455  %tmp200 = add i16 %tmp_8_7, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="478" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %tmp_12_7 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_74

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %tmp_13_s = mul i16 %kernel_e3x3_load_6, %window_buffer_load_101

]]></node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %tmp_14_s = mul i16 %kernel_e3x3_load_7, %window_buffer_load_102

]]></node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="16" op_0_bw="8">
<![CDATA[
:245  %window_buffer_load_109 = load i16* %window_buffer_addr_115, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_109"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %tmp_13_10 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_109

]]></node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="16" op_0_bw="8">
<![CDATA[
:247  %window_buffer_load_110 = load i16* %window_buffer_addr_116, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_110"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_14_10 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_110

]]></node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="16" op_0_bw="8">
<![CDATA[
:263  %window_buffer_load_117 = load i16* %window_buffer_addr_124, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_117"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="16" op_0_bw="8">
<![CDATA[
:265  %window_buffer_load_118 = load i16* %window_buffer_addr_125, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_118"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:457  %tmp202 = add i16 %tmp_10_7, %tmp_12_7

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="488" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %tmp_13_s = mul i16 %kernel_e3x3_load_6, %window_buffer_load_101

]]></node>
<StgValue><ssdm name="tmp_13_s"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %tmp_14_s = mul i16 %kernel_e3x3_load_7, %window_buffer_load_102

]]></node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %tmp_13_10 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_109

]]></node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_14_10 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_110

]]></node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="16" op_0_bw="8">
<![CDATA[
:263  %window_buffer_load_117 = load i16* %window_buffer_addr_124, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_117"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_13_11 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_117

]]></node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="16" op_0_bw="8">
<![CDATA[
:265  %window_buffer_load_118 = load i16* %window_buffer_addr_125, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_118"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %tmp_14_11 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_118

]]></node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="16" op_0_bw="8">
<![CDATA[
:281  %window_buffer_load_125 = load i16* %window_buffer_addr_133, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_125"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="16" op_0_bw="8">
<![CDATA[
:283  %window_buffer_load_126 = load i16* %window_buffer_addr_134, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_126"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:379  %tmp124 = add i16 %tmp_14_s, %tmp_13_s

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="499" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="16" op_0_bw="8">
<![CDATA[
:35  %window_buffer_load = load i16* %window_buffer_addr, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="8">
<![CDATA[
:37  %window_buffer_load_2 = load i16* %window_buffer_addr_11, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_2"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %tmp_13_10 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_109

]]></node>
<StgValue><ssdm name="tmp_13_10"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_14_10 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_110

]]></node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_13_11 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_117

]]></node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %tmp_14_11 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_118

]]></node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="16" op_0_bw="8">
<![CDATA[
:281  %window_buffer_load_125 = load i16* %window_buffer_addr_133, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_125"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %tmp_13_12 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_125

]]></node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="16" op_0_bw="8">
<![CDATA[
:283  %window_buffer_load_126 = load i16* %window_buffer_addr_134, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_126"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:284  %tmp_14_12 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_126

]]></node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:387  %tmp132 = add i16 %tmp_14_10, %tmp_13_10

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="510" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="16" op_0_bw="8">
<![CDATA[
:35  %window_buffer_load = load i16* %window_buffer_addr, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_7 = mul i16 %kernel_e3x3_load, %window_buffer_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="512" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="8">
<![CDATA[
:37  %window_buffer_load_2 = load i16* %window_buffer_addr_11, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_2"/></StgValue>
</operation>

<operation id="513" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="16" op_0_bw="8">
<![CDATA[
:39  %window_buffer_load_3 = load i16* %window_buffer_addr_12, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_3"/></StgValue>
</operation>

<operation id="514" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="8">
<![CDATA[
:41  %window_buffer_load_4 = load i16* %window_buffer_addr_13, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_4"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_14_7 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_76

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_13_11 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_117

]]></node>
<StgValue><ssdm name="tmp_13_11"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %tmp_14_11 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_118

]]></node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %tmp_13_12 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_125

]]></node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:284  %tmp_14_12 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_126

]]></node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:344  %tmp89 = add i16 %tmp_14_11, %tmp_13_11

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="521" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_7 = mul i16 %kernel_e3x3_load, %window_buffer_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="16" op_0_bw="8">
<![CDATA[
:39  %window_buffer_load_3 = load i16* %window_buffer_addr_12, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_3"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="8">
<![CDATA[
:41  %window_buffer_load_4 = load i16* %window_buffer_addr_13, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_4"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %tmp_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="16" op_0_bw="8">
<![CDATA[
:43  %window_buffer_load_5 = load i16* %window_buffer_addr_14, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_5"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="16" op_0_bw="8">
<![CDATA[
:45  %window_buffer_load_6 = load i16* %window_buffer_addr_15, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_6"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_14_7 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_76

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %tmp_13_12 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_125

]]></node>
<StgValue><ssdm name="tmp_13_12"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:284  %tmp_14_12 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_126

]]></node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:352  %tmp97 = add i16 %tmp_14_12, %tmp_13_12

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="532" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_7 = mul i16 %kernel_e3x3_load, %window_buffer_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %tmp_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %tmp_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="16" op_0_bw="8">
<![CDATA[
:43  %window_buffer_load_5 = load i16* %window_buffer_addr_14, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_5"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="16" op_0_bw="8">
<![CDATA[
:45  %window_buffer_load_6 = load i16* %window_buffer_addr_15, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_6"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %tmp_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_6

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="16" op_0_bw="8">
<![CDATA[
:49  %window_buffer_load_8 = load i16* %window_buffer_addr_17, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_8"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="16" op_0_bw="8">
<![CDATA[
:51  %window_buffer_load_9 = load i16* %window_buffer_addr_18, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_9"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp_14_7 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_76

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:459  %tmp204 = add i16 %tmp203, %tmp_14_7

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="543" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %tmp_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %tmp_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %tmp_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_5

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %tmp_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_6

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="16" op_0_bw="8">
<![CDATA[
:49  %window_buffer_load_8 = load i16* %window_buffer_addr_17, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_8"/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="16" op_0_bw="8">
<![CDATA[
:51  %window_buffer_load_9 = load i16* %window_buffer_addr_18, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_9"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_9

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="8">
<![CDATA[
:55  %window_buffer_load_16 = load i16* %window_buffer_addr_20, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_16"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="16" op_0_bw="8">
<![CDATA[
:57  %window_buffer_load_17 = load i16* %window_buffer_addr_21, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_17"/></StgValue>
</operation>

<operation id="553" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:394  %tmp139 = add i16 %tmp_7, %tmp_8

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="554" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:456  %tmp201 = add i16 %tmp200, %tmp199

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="555" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:460  %tmp205 = add i16 %tmp204, %tmp202

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="556" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:461  %tmp206 = add i16 %tmp205, %tmp201

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="557" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %tmp_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %tmp_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_5

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %tmp_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_6

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_9

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="8">
<![CDATA[
:55  %window_buffer_load_16 = load i16* %window_buffer_addr_20, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_16"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp_8_1 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="16" op_0_bw="8">
<![CDATA[
:57  %window_buffer_load_17 = load i16* %window_buffer_addr_21, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_17"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %tmp_9_1 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_17

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="16" op_0_bw="8">
<![CDATA[
:59  %window_buffer_load_18 = load i16* %window_buffer_addr_22, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_18"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="16" op_0_bw="8">
<![CDATA[
:61  %window_buffer_load_19 = load i16* %window_buffer_addr_23, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_19"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:395  %tmp140 = add i16 %tmp_1, %tmp_9

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:453  %tmp198 = add i16 %tmp197, %tmp193

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:462  %tmp207 = add i16 %tmp206, %tmp198

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="571" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %tmp_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_5

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_9

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp_8_1 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %tmp_9_1 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_17

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="16" op_0_bw="8">
<![CDATA[
:59  %window_buffer_load_18 = load i16* %window_buffer_addr_22, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_18"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %tmp_10_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_18

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="16" op_0_bw="8">
<![CDATA[
:61  %window_buffer_load_19 = load i16* %window_buffer_addr_23, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_19"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="16" op_0_bw="8">
<![CDATA[
:63  %window_buffer_load_20 = load i16* %window_buffer_addr_24, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_20"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="16" op_0_bw="8">
<![CDATA[
:67  %window_buffer_load_22 = load i16* %window_buffer_addr_26, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_22"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:396  %tmp141 = add i16 %tmp140, %tmp139

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:397  %tmp142 = add i16 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="583" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp_6 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp_8_1 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_16

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %tmp_9_1 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_17

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %tmp_10_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_18

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %tmp_11_1 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_19

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="16" op_0_bw="8">
<![CDATA[
:63  %window_buffer_load_20 = load i16* %window_buffer_addr_24, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_20"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="16" op_0_bw="8">
<![CDATA[
:67  %window_buffer_load_22 = load i16* %window_buffer_addr_26, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_22"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="16" op_0_bw="8">
<![CDATA[
:69  %window_buffer_load_23 = load i16* %window_buffer_addr_27, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_23"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="8">
<![CDATA[
:73  %window_buffer_load_25 = load i16* %window_buffer_addr_29, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_25"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:399  %tmp144 = add i16 %tmp143, %tmp_6

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:402  %tmp147 = add i16 %tmp_10, %tmp_9_1

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="594" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %tmp_10_1 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_18

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %tmp_11_1 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_19

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_12_1 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_20

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp_14_1 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_22

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="16" op_0_bw="8">
<![CDATA[
:69  %window_buffer_load_23 = load i16* %window_buffer_addr_27, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_23"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_15_1 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_23

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="8">
<![CDATA[
:73  %window_buffer_load_25 = load i16* %window_buffer_addr_29, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_25"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_8_2 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_25

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="16" op_0_bw="8">
<![CDATA[
:75  %window_buffer_load_26 = load i16* %window_buffer_addr_30, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_26"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="16" op_0_bw="8">
<![CDATA[
:77  %window_buffer_load_27 = load i16* %window_buffer_addr_31, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_27"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:400  %tmp145 = add i16 %tmp144, %tmp142

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="605" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %tmp_11_1 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_19

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_12_1 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_20

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp_14_1 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_22

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_15_1 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_23

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_8_2 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_25

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="16" op_0_bw="8">
<![CDATA[
:75  %window_buffer_load_26 = load i16* %window_buffer_addr_30, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_26"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %tmp_9_2 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_26

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="16" op_0_bw="8">
<![CDATA[
:77  %window_buffer_load_27 = load i16* %window_buffer_addr_31, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_27"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp_10_2 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_27

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="8">
<![CDATA[
:79  %window_buffer_load_28 = load i16* %window_buffer_addr_32, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_28"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="8">
<![CDATA[
:81  %window_buffer_load_29 = load i16* %window_buffer_addr_33, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_29"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:403  %tmp148 = add i16 %tmp_8_1, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="617" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_12_1 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_20

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp_14_1 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_22

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_15_1 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_23

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_8_2 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_25

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %tmp_9_2 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_26

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp_10_2 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_27

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="8">
<![CDATA[
:79  %window_buffer_load_28 = load i16* %window_buffer_addr_32, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_28"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp_11_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_28

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="8">
<![CDATA[
:81  %window_buffer_load_29 = load i16* %window_buffer_addr_33, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_29"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="16" op_0_bw="8">
<![CDATA[
:85  %window_buffer_load_31 = load i16* %window_buffer_addr_35, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_31"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="16" op_0_bw="8">
<![CDATA[
:87  %window_buffer_load_32 = load i16* %window_buffer_addr_36, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_32"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:405  %tmp150 = add i16 %tmp_10_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:407  %tmp152 = add i16 %tmp151, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="630" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %tmp_9_2 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_26

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp_10_2 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_27

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp_11_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_28

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp_12_2 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_29

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="16" op_0_bw="8">
<![CDATA[
:85  %window_buffer_load_31 = load i16* %window_buffer_addr_35, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_31"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="16" op_0_bw="8">
<![CDATA[
:87  %window_buffer_load_32 = load i16* %window_buffer_addr_36, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_32"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %tmp_15_2 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_32

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="16" op_0_bw="8">
<![CDATA[
:91  %window_buffer_load_34 = load i16* %window_buffer_addr_38, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_34"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="16" op_0_bw="8">
<![CDATA[
:93  %window_buffer_load_35 = load i16* %window_buffer_addr_39, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_35"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:404  %tmp149 = add i16 %tmp148, %tmp147

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:408  %tmp153 = add i16 %tmp152, %tmp150

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:409  %tmp154 = add i16 %tmp153, %tmp149

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:411  %tmp156 = add i16 %tmp_15_1, %tmp_9_2

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="643" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp_11_2 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_28

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp_12_2 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_29

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %tmp_14_2 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_31

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %tmp_15_2 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_32

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="16" op_0_bw="8">
<![CDATA[
:91  %window_buffer_load_34 = load i16* %window_buffer_addr_38, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_34"/></StgValue>
</operation>

<operation id="648" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %tmp_8_3 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_34

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="16" op_0_bw="8">
<![CDATA[
:93  %window_buffer_load_35 = load i16* %window_buffer_addr_39, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_35"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %tmp_9_3 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_35

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="651" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="16" op_0_bw="8">
<![CDATA[
:95  %window_buffer_load_36 = load i16* %window_buffer_addr_40, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_36"/></StgValue>
</operation>

<operation id="652" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="16" op_0_bw="8">
<![CDATA[
:97  %window_buffer_load_37 = load i16* %window_buffer_addr_41, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_37"/></StgValue>
</operation>

<operation id="653" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:401  %tmp146 = add i16 %tmp145, %tmp141

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="654" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:410  %tmp155 = add i16 %tmp154, %tmp146

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:412  %tmp157 = add i16 %tmp_8_2, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="656" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp_12_2 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_29

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %tmp_14_2 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_31

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="658" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %tmp_15_2 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_32

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="659" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %tmp_8_3 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_34

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="660" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %tmp_9_3 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_35

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="661" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="16" op_0_bw="8">
<![CDATA[
:95  %window_buffer_load_36 = load i16* %window_buffer_addr_40, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_36"/></StgValue>
</operation>

<operation id="662" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_10_3 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_36

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="663" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="16" op_0_bw="8">
<![CDATA[
:97  %window_buffer_load_37 = load i16* %window_buffer_addr_41, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_37"/></StgValue>
</operation>

<operation id="664" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="16" op_0_bw="8">
<![CDATA[
:99  %window_buffer_load_38 = load i16* %window_buffer_addr_42, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_38"/></StgValue>
</operation>

<operation id="665" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="16" op_0_bw="8">
<![CDATA[
:103  %window_buffer_load_40 = load i16* %window_buffer_addr_44, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_40"/></StgValue>
</operation>

<operation id="666" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:413  %tmp158 = add i16 %tmp157, %tmp156

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:414  %tmp159 = add i16 %tmp_10_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="668" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %tmp_14_2 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_31

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="669" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %tmp_8_3 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_34

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="670" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %tmp_9_3 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_35

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="671" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_10_3 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_36

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="672" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %tmp_11_3 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_37

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="673" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="16" op_0_bw="8">
<![CDATA[
:99  %window_buffer_load_38 = load i16* %window_buffer_addr_42, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_38"/></StgValue>
</operation>

<operation id="674" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="16" op_0_bw="8">
<![CDATA[
:103  %window_buffer_load_40 = load i16* %window_buffer_addr_44, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_40"/></StgValue>
</operation>

<operation id="675" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="16" op_0_bw="8">
<![CDATA[
:105  %window_buffer_load_41 = load i16* %window_buffer_addr_45, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_41"/></StgValue>
</operation>

<operation id="676" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="16" op_0_bw="8">
<![CDATA[
:109  %window_buffer_load_43 = load i16* %window_buffer_addr_47, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_43"/></StgValue>
</operation>

<operation id="677" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:416  %tmp161 = add i16 %tmp160, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="678" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:419  %tmp164 = add i16 %tmp_15_2, %tmp_9_3

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="679" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_10_3 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_36

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="680" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %tmp_11_3 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_37

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="681" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %tmp_12_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_38

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="682" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp_14_3 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_40

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="683" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="16" op_0_bw="8">
<![CDATA[
:105  %window_buffer_load_41 = load i16* %window_buffer_addr_45, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_41"/></StgValue>
</operation>

<operation id="684" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp_15_3 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_41

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="16" op_0_bw="8">
<![CDATA[
:109  %window_buffer_load_43 = load i16* %window_buffer_addr_47, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_43"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %tmp_8_4 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_43

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="16" op_0_bw="8">
<![CDATA[
:111  %window_buffer_load_44 = load i16* %window_buffer_addr_48, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_44"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="16" op_0_bw="8">
<![CDATA[
:113  %window_buffer_load_45 = load i16* %window_buffer_addr_49, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_45"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:417  %tmp162 = add i16 %tmp161, %tmp159

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="690" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %tmp_11_3 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_37

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %tmp_12_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_38

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp_14_3 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_40

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp_15_3 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_41

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %tmp_8_4 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_43

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="16" op_0_bw="8">
<![CDATA[
:111  %window_buffer_load_44 = load i16* %window_buffer_addr_48, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_44"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %tmp_9_4 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_44

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="16" op_0_bw="8">
<![CDATA[
:113  %window_buffer_load_45 = load i16* %window_buffer_addr_49, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_45"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %tmp_10_4 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_45

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="16" op_0_bw="8">
<![CDATA[
:115  %window_buffer_load_46 = load i16* %window_buffer_addr_50, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_46"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="16" op_0_bw="8">
<![CDATA[
:117  %window_buffer_load_47 = load i16* %window_buffer_addr_51, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_47"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:420  %tmp165 = add i16 %tmp_8_3, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="702" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %tmp_12_3 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_38

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="703" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp_14_3 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_40

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp_15_3 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_41

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %tmp_8_4 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_43

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %tmp_9_4 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_44

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %tmp_10_4 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_45

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="16" op_0_bw="8">
<![CDATA[
:115  %window_buffer_load_46 = load i16* %window_buffer_addr_50, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_46"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %tmp_11_4 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_46

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="16" op_0_bw="8">
<![CDATA[
:117  %window_buffer_load_47 = load i16* %window_buffer_addr_51, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_47"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="16" op_0_bw="8">
<![CDATA[
:121  %window_buffer_load_49 = load i16* %window_buffer_addr_53, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_49"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="16" op_0_bw="8">
<![CDATA[
:123  %window_buffer_load_50 = load i16* %window_buffer_addr_54, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_50"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:422  %tmp167 = add i16 %tmp_10_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="714" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:424  %tmp169 = add i16 %tmp168, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="715" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %tmp_9_4 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_44

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %tmp_10_4 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_45

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %tmp_11_4 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_46

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_12_4 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_47

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="16" op_0_bw="8">
<![CDATA[
:121  %window_buffer_load_49 = load i16* %window_buffer_addr_53, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_49"/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="16" op_0_bw="8">
<![CDATA[
:123  %window_buffer_load_50 = load i16* %window_buffer_addr_54, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_50"/></StgValue>
</operation>

<operation id="721" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %tmp_15_4 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_50

]]></node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="722" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="16" op_0_bw="8">
<![CDATA[
:127  %window_buffer_load_52 = load i16* %window_buffer_addr_56, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_52"/></StgValue>
</operation>

<operation id="723" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="16" op_0_bw="8">
<![CDATA[
:129  %window_buffer_load_53 = load i16* %window_buffer_addr_57, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_53"/></StgValue>
</operation>

<operation id="724" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:421  %tmp166 = add i16 %tmp165, %tmp164

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="725" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:425  %tmp170 = add i16 %tmp169, %tmp167

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="726" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:426  %tmp171 = add i16 %tmp170, %tmp166

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="727" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:429  %tmp174 = add i16 %tmp_15_3, %tmp_9_4

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="728" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %tmp_11_4 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_46

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_12_4 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_47

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:122  %tmp_14_4 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_49

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %tmp_15_4 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_50

]]></node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="16" op_0_bw="8">
<![CDATA[
:127  %window_buffer_load_52 = load i16* %window_buffer_addr_56, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_52"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %tmp_8_5 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_52

]]></node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="734" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="16" op_0_bw="8">
<![CDATA[
:129  %window_buffer_load_53 = load i16* %window_buffer_addr_57, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_53"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:130  %tmp_9_5 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_53

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="736" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="16" op_0_bw="8">
<![CDATA[
:131  %window_buffer_load_54 = load i16* %window_buffer_addr_58, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_54"/></StgValue>
</operation>

<operation id="737" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="16" op_0_bw="8">
<![CDATA[
:133  %window_buffer_load_55 = load i16* %window_buffer_addr_59, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_55"/></StgValue>
</operation>

<operation id="738" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:418  %tmp163 = add i16 %tmp162, %tmp158

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="739" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:427  %tmp172 = add i16 %tmp171, %tmp163

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="740" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:430  %tmp175 = add i16 %tmp_8_4, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="741" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp_12_4 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_47

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:122  %tmp_14_4 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_49

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %tmp_15_4 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_50

]]></node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %tmp_8_5 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_52

]]></node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="745" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:130  %tmp_9_5 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_53

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="746" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="16" op_0_bw="8">
<![CDATA[
:131  %window_buffer_load_54 = load i16* %window_buffer_addr_58, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_54"/></StgValue>
</operation>

<operation id="747" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %tmp_10_5 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_54

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="748" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="16" op_0_bw="8">
<![CDATA[
:133  %window_buffer_load_55 = load i16* %window_buffer_addr_59, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_55"/></StgValue>
</operation>

<operation id="749" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134  %tmp_11_5 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_55

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="750" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="16" op_0_bw="8">
<![CDATA[
:135  %window_buffer_load_56 = load i16* %window_buffer_addr_60, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_56"/></StgValue>
</operation>

<operation id="751" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="16" op_0_bw="8">
<![CDATA[
:139  %window_buffer_load_58 = load i16* %window_buffer_addr_62, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_58"/></StgValue>
</operation>

<operation id="752" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:432  %tmp177 = add i16 %tmp_10_4, %tmp_12_4

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="753" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:122  %tmp_14_4 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_49

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="754" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %tmp_8_5 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_52

]]></node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="755" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:130  %tmp_9_5 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_53

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="756" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %tmp_10_5 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_54

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="757" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134  %tmp_11_5 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_55

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="758" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="16" op_0_bw="8">
<![CDATA[
:135  %window_buffer_load_56 = load i16* %window_buffer_addr_60, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_56"/></StgValue>
</operation>

<operation id="759" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp_12_5 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_56

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="760" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="16" op_0_bw="8">
<![CDATA[
:139  %window_buffer_load_58 = load i16* %window_buffer_addr_62, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_58"/></StgValue>
</operation>

<operation id="761" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="16" op_0_bw="8">
<![CDATA[
:191  %window_buffer_load_84 = load i16* %window_buffer_addr_88, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_84"/></StgValue>
</operation>

<operation id="762" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="16" op_0_bw="8">
<![CDATA[
:193  %window_buffer_load_85 = load i16* %window_buffer_addr_89, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_85"/></StgValue>
</operation>

<operation id="763" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:434  %tmp179 = add i16 %tmp178, %tmp_14_4

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="764" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:437  %tmp182 = add i16 %tmp_15_4, %tmp_9_5

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="765" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %tmp_10_5 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_54

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134  %tmp_11_5 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_55

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="767" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp_12_5 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_56

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="768" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="16" op_0_bw="8">
<![CDATA[
:191  %window_buffer_load_84 = load i16* %window_buffer_addr_88, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_84"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_13_8 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_84

]]></node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="16" op_0_bw="8">
<![CDATA[
:193  %window_buffer_load_85 = load i16* %window_buffer_addr_89, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_85"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:194  %tmp_14_8 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_85

]]></node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="16" op_0_bw="8">
<![CDATA[
:209  %window_buffer_load_93 = load i16* %window_buffer_addr_97, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_93"/></StgValue>
</operation>

<operation id="773" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="16" op_0_bw="8">
<![CDATA[
:211  %window_buffer_load_94 = load i16* %window_buffer_addr_98, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_94"/></StgValue>
</operation>

<operation id="774" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:431  %tmp176 = add i16 %tmp175, %tmp174

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:435  %tmp180 = add i16 %tmp179, %tmp177

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:436  %tmp181 = add i16 %tmp180, %tmp176

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:438  %tmp183 = add i16 %tmp_8_5, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="778" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp_12_5 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_56

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="779" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_13_8 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_84

]]></node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="780" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:194  %tmp_14_8 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_85

]]></node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="16" op_0_bw="8">
<![CDATA[
:209  %window_buffer_load_93 = load i16* %window_buffer_addr_97, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_93"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp_13_9 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_93

]]></node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="16" op_0_bw="8">
<![CDATA[
:211  %window_buffer_load_94 = load i16* %window_buffer_addr_98, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_94"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:212  %tmp_14_9 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_94

]]></node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="16" op_0_bw="8">
<![CDATA[
:213  %window_buffer_load_95 = load i16* %window_buffer_addr_99, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_95"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="16" op_0_bw="8">
<![CDATA[
:215  %window_buffer_load_10 = load i16* %window_buffer_addr_100, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_10"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:440  %tmp185 = add i16 %tmp_10_5, %tmp_12_5

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="788" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_13_8 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_84

]]></node>
<StgValue><ssdm name="tmp_13_8"/></StgValue>
</operation>

<operation id="789" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:194  %tmp_14_8 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_85

]]></node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="790" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp_13_9 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_93

]]></node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="791" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:212  %tmp_14_9 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_94

]]></node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="792" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="16" op_0_bw="8">
<![CDATA[
:213  %window_buffer_load_95 = load i16* %window_buffer_addr_99, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_95"/></StgValue>
</operation>

<operation id="793" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %tmp_15_9 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_95

]]></node>
<StgValue><ssdm name="tmp_15_9"/></StgValue>
</operation>

<operation id="794" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="16" op_0_bw="8">
<![CDATA[
:215  %window_buffer_load_10 = load i16* %window_buffer_addr_100, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_10"/></StgValue>
</operation>

<operation id="795" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %tmp_7_s = mul i16 %kernel_e3x3_load, %window_buffer_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="796" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="16" op_0_bw="8">
<![CDATA[
:217  %window_buffer_load_96 = load i16* %window_buffer_addr_101, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_96"/></StgValue>
</operation>

<operation id="797" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="16" op_0_bw="8">
<![CDATA[
:219  %window_buffer_load_97 = load i16* %window_buffer_addr_102, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_97"/></StgValue>
</operation>

<operation id="798" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362  %tmp107 = add i16 %tmp_14_8, %tmp_13_8

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="799" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_14_5 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_58

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="800" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp_13_9 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_93

]]></node>
<StgValue><ssdm name="tmp_13_9"/></StgValue>
</operation>

<operation id="801" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:212  %tmp_14_9 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_94

]]></node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="802" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %tmp_15_9 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_95

]]></node>
<StgValue><ssdm name="tmp_15_9"/></StgValue>
</operation>

<operation id="803" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %tmp_7_s = mul i16 %kernel_e3x3_load, %window_buffer_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="804" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="16" op_0_bw="8">
<![CDATA[
:217  %window_buffer_load_96 = load i16* %window_buffer_addr_101, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_96"/></StgValue>
</operation>

<operation id="805" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %tmp_8_10 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_96

]]></node>
<StgValue><ssdm name="tmp_8_10"/></StgValue>
</operation>

<operation id="806" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="16" op_0_bw="8">
<![CDATA[
:219  %window_buffer_load_97 = load i16* %window_buffer_addr_102, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_97"/></StgValue>
</operation>

<operation id="807" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %tmp_9_s = mul i16 %kernel_e3x3_load_2, %window_buffer_load_97

]]></node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="808" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="16" op_0_bw="8">
<![CDATA[
:221  %window_buffer_load_98 = load i16* %window_buffer_addr_103, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_98"/></StgValue>
</operation>

<operation id="809" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="16" op_0_bw="8">
<![CDATA[
:223  %window_buffer_load_99 = load i16* %window_buffer_addr_104, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_99"/></StgValue>
</operation>

<operation id="810" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:370  %tmp115 = add i16 %tmp_14_9, %tmp_13_9

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="811" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_14_5 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_58

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="812" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %tmp_15_9 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_95

]]></node>
<StgValue><ssdm name="tmp_15_9"/></StgValue>
</operation>

<operation id="813" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %tmp_7_s = mul i16 %kernel_e3x3_load, %window_buffer_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="814" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %tmp_8_10 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_96

]]></node>
<StgValue><ssdm name="tmp_8_10"/></StgValue>
</operation>

<operation id="815" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %tmp_9_s = mul i16 %kernel_e3x3_load_2, %window_buffer_load_97

]]></node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="816" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="16" op_0_bw="8">
<![CDATA[
:221  %window_buffer_load_98 = load i16* %window_buffer_addr_103, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_98"/></StgValue>
</operation>

<operation id="817" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %tmp_10_s = mul i16 %kernel_e3x3_load_3, %window_buffer_load_98

]]></node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="818" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="16" op_0_bw="8">
<![CDATA[
:223  %window_buffer_load_99 = load i16* %window_buffer_addr_104, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_99"/></StgValue>
</operation>

<operation id="819" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_11_s = mul i16 %kernel_e3x3_load_4, %window_buffer_load_99

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="820" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="16" op_0_bw="8">
<![CDATA[
:225  %window_buffer_load_100 = load i16* %window_buffer_addr_105, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_100"/></StgValue>
</operation>

<operation id="821" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="16" op_0_bw="8">
<![CDATA[
:231  %window_buffer_load_103 = load i16* %window_buffer_addr_108, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_103"/></StgValue>
</operation>

<operation id="822" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:375  %tmp120 = add i16 %tmp_7_s, %tmp_15_9

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="823" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_14_5 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_58

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="824" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %tmp_8_10 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_96

]]></node>
<StgValue><ssdm name="tmp_8_10"/></StgValue>
</operation>

<operation id="825" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %tmp_9_s = mul i16 %kernel_e3x3_load_2, %window_buffer_load_97

]]></node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="826" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %tmp_10_s = mul i16 %kernel_e3x3_load_3, %window_buffer_load_98

]]></node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="827" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_11_s = mul i16 %kernel_e3x3_load_4, %window_buffer_load_99

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="828" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="16" op_0_bw="8">
<![CDATA[
:225  %window_buffer_load_100 = load i16* %window_buffer_addr_105, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_100"/></StgValue>
</operation>

<operation id="829" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %tmp_12_s = mul i16 %kernel_e3x3_load_5, %window_buffer_load_100

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="830" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="16" op_0_bw="8">
<![CDATA[
:231  %window_buffer_load_103 = load i16* %window_buffer_addr_108, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_103"/></StgValue>
</operation>

<operation id="831" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="16" op_0_bw="8">
<![CDATA[
:233  %window_buffer_load_11 = load i16* %window_buffer_addr_109, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_11"/></StgValue>
</operation>

<operation id="832" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="16" op_0_bw="8">
<![CDATA[
:235  %window_buffer_load_104 = load i16* %window_buffer_addr_110, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_104"/></StgValue>
</operation>

<operation id="833" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:376  %tmp121 = add i16 %tmp_9_s, %tmp_8_10

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="834" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:442  %tmp187 = add i16 %tmp186, %tmp_14_5

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="835" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %tmp_10_s = mul i16 %kernel_e3x3_load_3, %window_buffer_load_98

]]></node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="836" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224  %tmp_11_s = mul i16 %kernel_e3x3_load_4, %window_buffer_load_99

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="837" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %tmp_12_s = mul i16 %kernel_e3x3_load_5, %window_buffer_load_100

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="838" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %tmp_15_s = mul i16 %kernel_e3x3_load_8, %window_buffer_load_103

]]></node>
<StgValue><ssdm name="tmp_15_s"/></StgValue>
</operation>

<operation id="839" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="16" op_0_bw="8">
<![CDATA[
:233  %window_buffer_load_11 = load i16* %window_buffer_addr_109, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_11"/></StgValue>
</operation>

<operation id="840" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:234  %tmp_7_10 = mul i16 %kernel_e3x3_load, %window_buffer_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="841" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="16" op_0_bw="8">
<![CDATA[
:235  %window_buffer_load_104 = load i16* %window_buffer_addr_110, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_104"/></StgValue>
</operation>

<operation id="842" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="16" op_0_bw="8">
<![CDATA[
:237  %window_buffer_load_105 = load i16* %window_buffer_addr_111, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_105"/></StgValue>
</operation>

<operation id="843" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="16" op_0_bw="8">
<![CDATA[
:239  %window_buffer_load_106 = load i16* %window_buffer_addr_112, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_106"/></StgValue>
</operation>

<operation id="844" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:377  %tmp122 = add i16 %tmp121, %tmp120

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="845" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:378  %tmp123 = add i16 %tmp_11_s, %tmp_10_s

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="846" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:439  %tmp184 = add i16 %tmp183, %tmp182

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="847" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:443  %tmp188 = add i16 %tmp187, %tmp185

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="848" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:444  %tmp189 = add i16 %tmp188, %tmp184

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="849" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %tmp_12_s = mul i16 %kernel_e3x3_load_5, %window_buffer_load_100

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="850" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %tmp_15_s = mul i16 %kernel_e3x3_load_8, %window_buffer_load_103

]]></node>
<StgValue><ssdm name="tmp_15_s"/></StgValue>
</operation>

<operation id="851" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:234  %tmp_7_10 = mul i16 %kernel_e3x3_load, %window_buffer_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="852" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %tmp_8_11 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_104

]]></node>
<StgValue><ssdm name="tmp_8_11"/></StgValue>
</operation>

<operation id="853" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="16" op_0_bw="8">
<![CDATA[
:237  %window_buffer_load_105 = load i16* %window_buffer_addr_111, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_105"/></StgValue>
</operation>

<operation id="854" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_9_10 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_105

]]></node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="855" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="16" op_0_bw="8">
<![CDATA[
:239  %window_buffer_load_106 = load i16* %window_buffer_addr_112, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_106"/></StgValue>
</operation>

<operation id="856" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="16" op_0_bw="8">
<![CDATA[
:241  %window_buffer_load_107 = load i16* %window_buffer_addr_113, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_107"/></StgValue>
</operation>

<operation id="857" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="16" op_0_bw="8">
<![CDATA[
:243  %window_buffer_load_108 = load i16* %window_buffer_addr_114, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_108"/></StgValue>
</operation>

<operation id="858" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:380  %tmp125 = add i16 %tmp124, %tmp_12_s

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="859" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:445  %tmp190 = add i16 %tmp189, %tmp181

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="860" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:463  %tmp208 = add i16 %tmp207, %tmp190

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="861" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %tmp_15_s = mul i16 %kernel_e3x3_load_8, %window_buffer_load_103

]]></node>
<StgValue><ssdm name="tmp_15_s"/></StgValue>
</operation>

<operation id="862" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:234  %tmp_7_10 = mul i16 %kernel_e3x3_load, %window_buffer_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="863" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %tmp_8_11 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_104

]]></node>
<StgValue><ssdm name="tmp_8_11"/></StgValue>
</operation>

<operation id="864" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_9_10 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_105

]]></node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="865" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %tmp_10_10 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_106

]]></node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="866" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="16" op_0_bw="8">
<![CDATA[
:241  %window_buffer_load_107 = load i16* %window_buffer_addr_113, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_107"/></StgValue>
</operation>

<operation id="867" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:242  %tmp_11_10 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_107

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="868" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="16" op_0_bw="8">
<![CDATA[
:243  %window_buffer_load_108 = load i16* %window_buffer_addr_114, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_108"/></StgValue>
</operation>

<operation id="869" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="16" op_0_bw="8">
<![CDATA[
:249  %window_buffer_load_111 = load i16* %window_buffer_addr_117, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_111"/></StgValue>
</operation>

<operation id="870" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="16" op_0_bw="8">
<![CDATA[
:251  %window_buffer_load_12 = load i16* %window_buffer_addr_118, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_12"/></StgValue>
</operation>

<operation id="871" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp126 = add i16 %tmp125, %tmp123

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="872" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:383  %tmp128 = add i16 %tmp_7_10, %tmp_15_s

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="873" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:428  %tmp173 = add i16 %tmp172, %tmp155

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="874" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:464  %tmp209 = add i16 %tmp208, %tmp173

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="875" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %tmp_8_11 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_104

]]></node>
<StgValue><ssdm name="tmp_8_11"/></StgValue>
</operation>

<operation id="876" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:238  %tmp_9_10 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_105

]]></node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="877" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %tmp_10_10 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_106

]]></node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="878" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:242  %tmp_11_10 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_107

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="879" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="16" op_0_bw="8">
<![CDATA[
:249  %window_buffer_load_111 = load i16* %window_buffer_addr_117, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_111"/></StgValue>
</operation>

<operation id="880" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250  %tmp_15_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_111

]]></node>
<StgValue><ssdm name="tmp_15_10"/></StgValue>
</operation>

<operation id="881" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="16" op_0_bw="8">
<![CDATA[
:251  %window_buffer_load_12 = load i16* %window_buffer_addr_118, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_12"/></StgValue>
</operation>

<operation id="882" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %tmp_7_11 = mul i16 %kernel_e3x3_load, %window_buffer_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="883" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="16" op_0_bw="8">
<![CDATA[
:253  %window_buffer_load_112 = load i16* %window_buffer_addr_119, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_112"/></StgValue>
</operation>

<operation id="884" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="16" op_0_bw="8">
<![CDATA[
:255  %window_buffer_load_113 = load i16* %window_buffer_addr_120, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_113"/></StgValue>
</operation>

<operation id="885" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %tmp129 = add i16 %tmp_9_10, %tmp_8_11

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="886" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %tmp_10_10 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_106

]]></node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="887" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:242  %tmp_11_10 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_107

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="888" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:244  %tmp_12_10 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_108

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="889" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250  %tmp_15_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_111

]]></node>
<StgValue><ssdm name="tmp_15_10"/></StgValue>
</operation>

<operation id="890" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %tmp_7_11 = mul i16 %kernel_e3x3_load, %window_buffer_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="891" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="16" op_0_bw="8">
<![CDATA[
:253  %window_buffer_load_112 = load i16* %window_buffer_addr_119, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_112"/></StgValue>
</operation>

<operation id="892" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %tmp_8_12 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_112

]]></node>
<StgValue><ssdm name="tmp_8_12"/></StgValue>
</operation>

<operation id="893" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="16" op_0_bw="8">
<![CDATA[
:255  %window_buffer_load_113 = load i16* %window_buffer_addr_120, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_113"/></StgValue>
</operation>

<operation id="894" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %tmp_9_11 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_113

]]></node>
<StgValue><ssdm name="tmp_9_11"/></StgValue>
</operation>

<operation id="895" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="16" op_0_bw="8">
<![CDATA[
:257  %window_buffer_load_114 = load i16* %window_buffer_addr_121, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_114"/></StgValue>
</operation>

<operation id="896" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="16" op_0_bw="8">
<![CDATA[
:259  %window_buffer_load_115 = load i16* %window_buffer_addr_122, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_115"/></StgValue>
</operation>

<operation id="897" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:386  %tmp131 = add i16 %tmp_11_10, %tmp_10_10

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="898" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:244  %tmp_12_10 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_108

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="899" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250  %tmp_15_10 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_111

]]></node>
<StgValue><ssdm name="tmp_15_10"/></StgValue>
</operation>

<operation id="900" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %tmp_7_11 = mul i16 %kernel_e3x3_load, %window_buffer_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="901" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %tmp_8_12 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_112

]]></node>
<StgValue><ssdm name="tmp_8_12"/></StgValue>
</operation>

<operation id="902" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %tmp_9_11 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_113

]]></node>
<StgValue><ssdm name="tmp_9_11"/></StgValue>
</operation>

<operation id="903" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="16" op_0_bw="8">
<![CDATA[
:257  %window_buffer_load_114 = load i16* %window_buffer_addr_121, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_114"/></StgValue>
</operation>

<operation id="904" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_10_11 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_114

]]></node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="905" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="16" op_0_bw="8">
<![CDATA[
:259  %window_buffer_load_115 = load i16* %window_buffer_addr_122, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_115"/></StgValue>
</operation>

<operation id="906" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %tmp_11_11 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_115

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="907" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="16" op_0_bw="8">
<![CDATA[
:261  %window_buffer_load_116 = load i16* %window_buffer_addr_123, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_116"/></StgValue>
</operation>

<operation id="908" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="16" op_0_bw="8">
<![CDATA[
:267  %window_buffer_load_119 = load i16* %window_buffer_addr_126, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_119"/></StgValue>
</operation>

<operation id="909" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:340  %tmp85 = add i16 %tmp_7_11, %tmp_15_10

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="910" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:244  %tmp_12_10 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_108

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="911" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %tmp_8_12 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_112

]]></node>
<StgValue><ssdm name="tmp_8_12"/></StgValue>
</operation>

<operation id="912" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %tmp_9_11 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_113

]]></node>
<StgValue><ssdm name="tmp_9_11"/></StgValue>
</operation>

<operation id="913" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_10_11 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_114

]]></node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="914" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %tmp_11_11 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_115

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="915" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="16" op_0_bw="8">
<![CDATA[
:261  %window_buffer_load_116 = load i16* %window_buffer_addr_123, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_116"/></StgValue>
</operation>

<operation id="916" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262  %tmp_12_11 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_116

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="917" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="16" op_0_bw="8">
<![CDATA[
:267  %window_buffer_load_119 = load i16* %window_buffer_addr_126, align 8

]]></node>
<StgValue><ssdm name="window_buffer_load_119"/></StgValue>
</operation>

<operation id="918" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="16" op_0_bw="8">
<![CDATA[
:269  %window_buffer_load_13 = load i16* %window_buffer_addr_127, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_13"/></StgValue>
</operation>

<operation id="919" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="16" op_0_bw="8">
<![CDATA[
:271  %window_buffer_load_120 = load i16* %window_buffer_addr_128, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_120"/></StgValue>
</operation>

<operation id="920" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:341  %tmp86 = add i16 %tmp_9_11, %tmp_8_12

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="921" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:388  %tmp133 = add i16 %tmp132, %tmp_12_10

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="922" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_10_11 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_114

]]></node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="923" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %tmp_11_11 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_115

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="924" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262  %tmp_12_11 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_116

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="925" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_15_11 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_119

]]></node>
<StgValue><ssdm name="tmp_15_11"/></StgValue>
</operation>

<operation id="926" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="16" op_0_bw="8">
<![CDATA[
:269  %window_buffer_load_13 = load i16* %window_buffer_addr_127, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_13"/></StgValue>
</operation>

<operation id="927" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_7_12 = mul i16 %kernel_e3x3_load, %window_buffer_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="928" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="16" op_0_bw="8">
<![CDATA[
:271  %window_buffer_load_120 = load i16* %window_buffer_addr_128, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_120"/></StgValue>
</operation>

<operation id="929" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="16" op_0_bw="8">
<![CDATA[
:273  %window_buffer_load_121 = load i16* %window_buffer_addr_129, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_121"/></StgValue>
</operation>

<operation id="930" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="16" op_0_bw="8">
<![CDATA[
:275  %window_buffer_load_122 = load i16* %window_buffer_addr_130, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_122"/></StgValue>
</operation>

<operation id="931" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:342  %tmp87 = add i16 %tmp86, %tmp85

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="932" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:343  %tmp88 = add i16 %tmp_11_11, %tmp_10_11

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="933" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:385  %tmp130 = add i16 %tmp129, %tmp128

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="934" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:389  %tmp134 = add i16 %tmp133, %tmp131

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="935" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:390  %tmp135 = add i16 %tmp134, %tmp130

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="936" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262  %tmp_12_11 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_116

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_15_11 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_119

]]></node>
<StgValue><ssdm name="tmp_15_11"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_7_12 = mul i16 %kernel_e3x3_load, %window_buffer_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:272  %tmp_8_13 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_120

]]></node>
<StgValue><ssdm name="tmp_8_13"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="16" op_0_bw="8">
<![CDATA[
:273  %window_buffer_load_121 = load i16* %window_buffer_addr_129, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_121"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %tmp_9_12 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_121

]]></node>
<StgValue><ssdm name="tmp_9_12"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="16" op_0_bw="8">
<![CDATA[
:275  %window_buffer_load_122 = load i16* %window_buffer_addr_130, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_122"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="16" op_0_bw="8">
<![CDATA[
:277  %window_buffer_load_123 = load i16* %window_buffer_addr_131, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_123"/></StgValue>
</operation>

<operation id="944" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="16" op_0_bw="8">
<![CDATA[
:279  %window_buffer_load_124 = load i16* %window_buffer_addr_132, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_124"/></StgValue>
</operation>

<operation id="945" st_id="58" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp90 = add i16 %tmp89, %tmp_12_11

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="946" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382  %tmp127 = add i16 %tmp126, %tmp122

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="947" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:391  %tmp136 = add i16 %tmp135, %tmp127

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="948" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %tmp_15_11 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_119

]]></node>
<StgValue><ssdm name="tmp_15_11"/></StgValue>
</operation>

<operation id="949" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_7_12 = mul i16 %kernel_e3x3_load, %window_buffer_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="950" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:272  %tmp_8_13 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_120

]]></node>
<StgValue><ssdm name="tmp_8_13"/></StgValue>
</operation>

<operation id="951" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %tmp_9_12 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_121

]]></node>
<StgValue><ssdm name="tmp_9_12"/></StgValue>
</operation>

<operation id="952" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %tmp_10_12 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_122

]]></node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="953" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="16" op_0_bw="8">
<![CDATA[
:277  %window_buffer_load_123 = load i16* %window_buffer_addr_131, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_123"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:278  %tmp_11_12 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_123

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="16" op_0_bw="8">
<![CDATA[
:279  %window_buffer_load_124 = load i16* %window_buffer_addr_132, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_124"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="16" op_0_bw="8">
<![CDATA[
:299  %window_buffer_load_133 = load i16* %window_buffer_addr_142, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_133"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="16" op_0_bw="8">
<![CDATA[
:301  %window_buffer_load_134 = load i16* %window_buffer_addr_143, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_134"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:346  %tmp91 = add i16 %tmp90, %tmp88

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="959" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp93 = add i16 %tmp_7_12, %tmp_15_11

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="960" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:272  %tmp_8_13 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_120

]]></node>
<StgValue><ssdm name="tmp_8_13"/></StgValue>
</operation>

<operation id="961" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:274  %tmp_9_12 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_121

]]></node>
<StgValue><ssdm name="tmp_9_12"/></StgValue>
</operation>

<operation id="962" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %tmp_10_12 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_122

]]></node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="963" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:278  %tmp_11_12 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_123

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="964" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="16" op_0_bw="8">
<![CDATA[
:299  %window_buffer_load_133 = load i16* %window_buffer_addr_142, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_133"/></StgValue>
</operation>

<operation id="965" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_13_13 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_133

]]></node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="16" op_0_bw="8">
<![CDATA[
:301  %window_buffer_load_134 = load i16* %window_buffer_addr_143, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_134"/></StgValue>
</operation>

<operation id="967" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:302  %tmp_14_13 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_134

]]></node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="968" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="8">
<![CDATA[
:307  %window_buffer_load_136 = load i16* %window_buffer_addr_146, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_136"/></StgValue>
</operation>

<operation id="969" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="16" op_0_bw="8">
<![CDATA[
:309  %window_buffer_load_137 = load i16* %window_buffer_addr_147, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_137"/></StgValue>
</operation>

<operation id="970" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:349  %tmp94 = add i16 %tmp_9_12, %tmp_8_13

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="971" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="16" op_0_bw="8">
<![CDATA[
:177  %window_buffer_load_77 = load i16* %window_buffer_addr_81, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_77"/></StgValue>
</operation>

<operation id="972" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="16" op_0_bw="8">
<![CDATA[
:179  %window_buffer_load_78 = load i16* %window_buffer_addr_82, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_78"/></StgValue>
</operation>

<operation id="973" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %tmp_10_12 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_122

]]></node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="974" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:278  %tmp_11_12 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_123

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="975" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_13_13 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_133

]]></node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="976" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:302  %tmp_14_13 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_134

]]></node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="977" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="8">
<![CDATA[
:307  %window_buffer_load_136 = load i16* %window_buffer_addr_146, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_136"/></StgValue>
</operation>

<operation id="978" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:308  %tmp_8_15 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_136

]]></node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="979" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="16" op_0_bw="8">
<![CDATA[
:309  %window_buffer_load_137 = load i16* %window_buffer_addr_147, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_137"/></StgValue>
</operation>

<operation id="980" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_9_14 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_137

]]></node>
<StgValue><ssdm name="tmp_9_14"/></StgValue>
</operation>

<operation id="981" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %tmp96 = add i16 %tmp_11_12, %tmp_10_12

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="982" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="16" op_0_bw="8">
<![CDATA[
:177  %window_buffer_load_77 = load i16* %window_buffer_addr_81, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_77"/></StgValue>
</operation>

<operation id="983" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="16" op_0_bw="8">
<![CDATA[
:179  %window_buffer_load_78 = load i16* %window_buffer_addr_82, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_78"/></StgValue>
</operation>

<operation id="984" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp_7_8 = mul i16 %kernel_e3x3_load, %window_buffer_load_78

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="985" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="16" op_0_bw="8">
<![CDATA[
:181  %window_buffer_load_79 = load i16* %window_buffer_addr_83, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_79"/></StgValue>
</operation>

<operation id="986" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="16" op_0_bw="8">
<![CDATA[
:183  %window_buffer_load_80 = load i16* %window_buffer_addr_84, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_80"/></StgValue>
</operation>

<operation id="987" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:280  %tmp_12_12 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_124

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="988" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_13_13 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_133

]]></node>
<StgValue><ssdm name="tmp_13_13"/></StgValue>
</operation>

<operation id="989" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:302  %tmp_14_13 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_134

]]></node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="990" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:308  %tmp_8_15 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_136

]]></node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="991" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_9_14 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_137

]]></node>
<StgValue><ssdm name="tmp_9_14"/></StgValue>
</operation>

<operation id="992" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:335  %tmp80 = add i16 %tmp_14_13, %tmp_13_13

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="993" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:178  %tmp_15_7 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_77

]]></node>
<StgValue><ssdm name="tmp_15_7"/></StgValue>
</operation>

<operation id="994" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp_7_8 = mul i16 %kernel_e3x3_load, %window_buffer_load_78

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="995" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="16" op_0_bw="8">
<![CDATA[
:181  %window_buffer_load_79 = load i16* %window_buffer_addr_83, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_79"/></StgValue>
</operation>

<operation id="996" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %tmp_8_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_79

]]></node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="997" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="16" op_0_bw="8">
<![CDATA[
:183  %window_buffer_load_80 = load i16* %window_buffer_addr_84, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_80"/></StgValue>
</operation>

<operation id="998" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %tmp_9_8 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_80

]]></node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="999" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="16" op_0_bw="8">
<![CDATA[
:185  %window_buffer_load_81 = load i16* %window_buffer_addr_85, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_81"/></StgValue>
</operation>

<operation id="1000" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="16" op_0_bw="8">
<![CDATA[
:187  %window_buffer_load_82 = load i16* %window_buffer_addr_86, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_82"/></StgValue>
</operation>

<operation id="1001" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:280  %tmp_12_12 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_124

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1002" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:308  %tmp_8_15 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_136

]]></node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="1003" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp_9_14 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_137

]]></node>
<StgValue><ssdm name="tmp_9_14"/></StgValue>
</operation>

<operation id="1004" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:327  %tmp72 = add i16 %tmp_9_14, %tmp_8_15

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1005" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:178  %tmp_15_7 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_77

]]></node>
<StgValue><ssdm name="tmp_15_7"/></StgValue>
</operation>

<operation id="1006" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp_7_8 = mul i16 %kernel_e3x3_load, %window_buffer_load_78

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="1007" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %tmp_8_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_79

]]></node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="1008" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %tmp_9_8 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_80

]]></node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="1009" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="16" op_0_bw="8">
<![CDATA[
:185  %window_buffer_load_81 = load i16* %window_buffer_addr_85, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_81"/></StgValue>
</operation>

<operation id="1010" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_10_8 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_81

]]></node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1011" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="16" op_0_bw="8">
<![CDATA[
:187  %window_buffer_load_82 = load i16* %window_buffer_addr_86, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_82"/></StgValue>
</operation>

<operation id="1012" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %tmp_11_8 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_82

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1013" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="16" op_0_bw="8">
<![CDATA[
:189  %window_buffer_load_83 = load i16* %window_buffer_addr_87, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_83"/></StgValue>
</operation>

<operation id="1014" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="16" op_0_bw="8">
<![CDATA[
:195  %window_buffer_load_86 = load i16* %window_buffer_addr_90, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_86"/></StgValue>
</operation>

<operation id="1015" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:280  %tmp_12_12 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_124

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1016" st_id="64" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:353  %tmp98 = add i16 %tmp97, %tmp_12_12

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1017" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:178  %tmp_15_7 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_77

]]></node>
<StgValue><ssdm name="tmp_15_7"/></StgValue>
</operation>

<operation id="1018" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:182  %tmp_8_8 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_79

]]></node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="1019" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %tmp_9_8 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_80

]]></node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="1020" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_10_8 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_81

]]></node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1021" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %tmp_11_8 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_82

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1022" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="16" op_0_bw="8">
<![CDATA[
:189  %window_buffer_load_83 = load i16* %window_buffer_addr_87, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_83"/></StgValue>
</operation>

<operation id="1023" st_id="65" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190  %tmp_12_8 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_83

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1024" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="16" op_0_bw="8">
<![CDATA[
:195  %window_buffer_load_86 = load i16* %window_buffer_addr_90, align 16

]]></node>
<StgValue><ssdm name="window_buffer_load_86"/></StgValue>
</operation>

<operation id="1025" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="16" op_0_bw="8">
<![CDATA[
:197  %window_buffer_load_87 = load i16* %window_buffer_addr_91, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_87"/></StgValue>
</operation>

<operation id="1026" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="16" op_0_bw="8">
<![CDATA[
:199  %window_buffer_load_88 = load i16* %window_buffer_addr_92, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_88"/></StgValue>
</operation>

<operation id="1027" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:350  %tmp95 = add i16 %tmp94, %tmp93

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1028" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354  %tmp99 = add i16 %tmp98, %tmp96

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1029" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:355  %tmp100 = add i16 %tmp99, %tmp95

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1030" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:358  %tmp103 = add i16 %tmp_7_8, %tmp_15_7

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1031" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:359  %tmp104 = add i16 %tmp_9_8, %tmp_8_8

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1032" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_10_8 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_81

]]></node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1033" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %tmp_11_8 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_82

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="1034" st_id="66" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190  %tmp_12_8 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_83

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1035" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_15_8 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_86

]]></node>
<StgValue><ssdm name="tmp_15_8"/></StgValue>
</operation>

<operation id="1036" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="16" op_0_bw="8">
<![CDATA[
:197  %window_buffer_load_87 = load i16* %window_buffer_addr_91, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_87"/></StgValue>
</operation>

<operation id="1037" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp_7_9 = mul i16 %kernel_e3x3_load, %window_buffer_load_87

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1038" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="16" op_0_bw="8">
<![CDATA[
:199  %window_buffer_load_88 = load i16* %window_buffer_addr_92, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_88"/></StgValue>
</operation>

<operation id="1039" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="16" op_0_bw="8">
<![CDATA[
:201  %window_buffer_load_89 = load i16* %window_buffer_addr_93, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_89"/></StgValue>
</operation>

<operation id="1040" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="16" op_0_bw="8">
<![CDATA[
:203  %window_buffer_load_90 = load i16* %window_buffer_addr_94, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_90"/></StgValue>
</operation>

<operation id="1041" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:347  %tmp92 = add i16 %tmp91, %tmp87

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="1042" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:356  %tmp101 = add i16 %tmp100, %tmp92

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1043" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %tmp106 = add i16 %tmp_11_8, %tmp_10_8

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1044" st_id="67" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:190  %tmp_12_8 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_83

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1045" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_15_8 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_86

]]></node>
<StgValue><ssdm name="tmp_15_8"/></StgValue>
</operation>

<operation id="1046" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp_7_9 = mul i16 %kernel_e3x3_load, %window_buffer_load_87

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1047" st_id="67" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp_8_9 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_88

]]></node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="1048" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="16" op_0_bw="8">
<![CDATA[
:201  %window_buffer_load_89 = load i16* %window_buffer_addr_93, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_89"/></StgValue>
</operation>

<operation id="1049" st_id="67" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp_9_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_89

]]></node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="1050" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="16" op_0_bw="8">
<![CDATA[
:203  %window_buffer_load_90 = load i16* %window_buffer_addr_94, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_90"/></StgValue>
</operation>

<operation id="1051" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="16" op_0_bw="8">
<![CDATA[
:205  %window_buffer_load_91 = load i16* %window_buffer_addr_95, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_91"/></StgValue>
</operation>

<operation id="1052" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="16" op_0_bw="8">
<![CDATA[
:207  %window_buffer_load_92 = load i16* %window_buffer_addr_96, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_92"/></StgValue>
</operation>

<operation id="1053" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %tmp108 = add i16 %tmp107, %tmp_12_8

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1054" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %tmp_15_8 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_86

]]></node>
<StgValue><ssdm name="tmp_15_8"/></StgValue>
</operation>

<operation id="1055" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp_7_9 = mul i16 %kernel_e3x3_load, %window_buffer_load_87

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="1056" st_id="68" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp_8_9 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_88

]]></node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="1057" st_id="68" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp_9_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_89

]]></node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="1058" st_id="68" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp_10_9 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_90

]]></node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1059" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="16" op_0_bw="8">
<![CDATA[
:205  %window_buffer_load_91 = load i16* %window_buffer_addr_95, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_91"/></StgValue>
</operation>

<operation id="1060" st_id="68" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_11_9 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_91

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1061" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="16" op_0_bw="8">
<![CDATA[
:207  %window_buffer_load_92 = load i16* %window_buffer_addr_96, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_92"/></StgValue>
</operation>

<operation id="1062" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="16" op_0_bw="8">
<![CDATA[
:285  %window_buffer_load_127 = load i16* %window_buffer_addr_135, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_127"/></StgValue>
</operation>

<operation id="1063" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="16" op_0_bw="8">
<![CDATA[
:287  %window_buffer_load_14 = load i16* %window_buffer_addr_136, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_14"/></StgValue>
</operation>

<operation id="1064" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:360  %tmp105 = add i16 %tmp104, %tmp103

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="1065" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:364  %tmp109 = add i16 %tmp108, %tmp106

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1066" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:365  %tmp110 = add i16 %tmp109, %tmp105

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1067" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:366  %tmp111 = add i16 %tmp_7_9, %tmp_15_8

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1068" st_id="69" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp_8_9 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_88

]]></node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="1069" st_id="69" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp_9_9 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_89

]]></node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="1070" st_id="69" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp_10_9 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_90

]]></node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1071" st_id="69" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_11_9 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_91

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1072" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="16" op_0_bw="8">
<![CDATA[
:285  %window_buffer_load_127 = load i16* %window_buffer_addr_135, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_127"/></StgValue>
</operation>

<operation id="1073" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_15_12 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_127

]]></node>
<StgValue><ssdm name="tmp_15_12"/></StgValue>
</operation>

<operation id="1074" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="16" op_0_bw="8">
<![CDATA[
:287  %window_buffer_load_14 = load i16* %window_buffer_addr_136, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_14"/></StgValue>
</operation>

<operation id="1075" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %tmp_7_13 = mul i16 %kernel_e3x3_load, %window_buffer_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1076" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="16" op_0_bw="8">
<![CDATA[
:289  %window_buffer_load_128 = load i16* %window_buffer_addr_137, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_128"/></StgValue>
</operation>

<operation id="1077" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="16" op_0_bw="8">
<![CDATA[
:291  %window_buffer_load_129 = load i16* %window_buffer_addr_138, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_129"/></StgValue>
</operation>

<operation id="1078" st_id="69" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:367  %tmp112 = add i16 %tmp_9_9, %tmp_8_9

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1079" st_id="70" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp_10_9 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_90

]]></node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1080" st_id="70" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp_11_9 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_91

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="1081" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp_12_9 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_92

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1082" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_15_12 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_127

]]></node>
<StgValue><ssdm name="tmp_15_12"/></StgValue>
</operation>

<operation id="1083" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %tmp_7_13 = mul i16 %kernel_e3x3_load, %window_buffer_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1084" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="16" op_0_bw="8">
<![CDATA[
:289  %window_buffer_load_128 = load i16* %window_buffer_addr_137, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_128"/></StgValue>
</operation>

<operation id="1085" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:290  %tmp_8_14 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_128

]]></node>
<StgValue><ssdm name="tmp_8_14"/></StgValue>
</operation>

<operation id="1086" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="16" op_0_bw="8">
<![CDATA[
:291  %window_buffer_load_129 = load i16* %window_buffer_addr_138, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_129"/></StgValue>
</operation>

<operation id="1087" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %tmp_9_13 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_129

]]></node>
<StgValue><ssdm name="tmp_9_13"/></StgValue>
</operation>

<operation id="1088" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="16" op_0_bw="8">
<![CDATA[
:293  %window_buffer_load_130 = load i16* %window_buffer_addr_139, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_130"/></StgValue>
</operation>

<operation id="1089" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="16" op_0_bw="8">
<![CDATA[
:295  %window_buffer_load_131 = load i16* %window_buffer_addr_140, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_131"/></StgValue>
</operation>

<operation id="1090" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:369  %tmp114 = add i16 %tmp_11_9, %tmp_10_9

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1091" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp_12_9 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_92

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1092" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp_15_12 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_127

]]></node>
<StgValue><ssdm name="tmp_15_12"/></StgValue>
</operation>

<operation id="1093" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %tmp_7_13 = mul i16 %kernel_e3x3_load, %window_buffer_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="1094" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:290  %tmp_8_14 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_128

]]></node>
<StgValue><ssdm name="tmp_8_14"/></StgValue>
</operation>

<operation id="1095" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %tmp_9_13 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_129

]]></node>
<StgValue><ssdm name="tmp_9_13"/></StgValue>
</operation>

<operation id="1096" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="16" op_0_bw="8">
<![CDATA[
:293  %window_buffer_load_130 = load i16* %window_buffer_addr_139, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_130"/></StgValue>
</operation>

<operation id="1097" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp_10_13 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_130

]]></node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1098" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="16" op_0_bw="8">
<![CDATA[
:295  %window_buffer_load_131 = load i16* %window_buffer_addr_140, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_131"/></StgValue>
</operation>

<operation id="1099" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %tmp_11_13 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_131

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1100" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="16" op_0_bw="8">
<![CDATA[
:297  %window_buffer_load_132 = load i16* %window_buffer_addr_141, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_132"/></StgValue>
</operation>

<operation id="1101" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="16" op_0_bw="8">
<![CDATA[
:303  %window_buffer_load_135 = load i16* %window_buffer_addr_144, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_135"/></StgValue>
</operation>

<operation id="1102" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %tmp76 = add i16 %tmp_7_13, %tmp_15_12

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1103" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp_12_9 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_92

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1104" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:290  %tmp_8_14 = mul i16 %kernel_e3x3_load_1, %window_buffer_load_128

]]></node>
<StgValue><ssdm name="tmp_8_14"/></StgValue>
</operation>

<operation id="1105" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %tmp_9_13 = mul i16 %kernel_e3x3_load_2, %window_buffer_load_129

]]></node>
<StgValue><ssdm name="tmp_9_13"/></StgValue>
</operation>

<operation id="1106" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp_10_13 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_130

]]></node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1107" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %tmp_11_13 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_131

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1108" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="16" op_0_bw="8">
<![CDATA[
:297  %window_buffer_load_132 = load i16* %window_buffer_addr_141, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_132"/></StgValue>
</operation>

<operation id="1109" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="16" op_0_bw="8">
<![CDATA[
:303  %window_buffer_load_135 = load i16* %window_buffer_addr_144, align 4

]]></node>
<StgValue><ssdm name="window_buffer_load_135"/></StgValue>
</operation>

<operation id="1110" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:304  %tmp_15_13 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_135

]]></node>
<StgValue><ssdm name="tmp_15_13"/></StgValue>
</operation>

<operation id="1111" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="16" op_0_bw="8">
<![CDATA[
:305  %window_buffer_load_15 = load i16* %window_buffer_addr_145, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_15"/></StgValue>
</operation>

<operation id="1112" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="8">
<![CDATA[
:311  %window_buffer_load_138 = load i16* %window_buffer_addr_148, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_138"/></StgValue>
</operation>

<operation id="1113" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:332  %tmp77 = add i16 %tmp_9_13, %tmp_8_14

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1114" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:371  %tmp116 = add i16 %tmp115, %tmp_12_9

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1115" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp_10_13 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_130

]]></node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1116" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %tmp_11_13 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_131

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="1117" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:304  %tmp_15_13 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_135

]]></node>
<StgValue><ssdm name="tmp_15_13"/></StgValue>
</operation>

<operation id="1118" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="16" op_0_bw="8">
<![CDATA[
:305  %window_buffer_load_15 = load i16* %window_buffer_addr_145, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_15"/></StgValue>
</operation>

<operation id="1119" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %tmp_7_14 = mul i16 %kernel_e3x3_load, %window_buffer_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="1120" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="8">
<![CDATA[
:311  %window_buffer_load_138 = load i16* %window_buffer_addr_148, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_138"/></StgValue>
</operation>

<operation id="1121" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp_10_14 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_138

]]></node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="1122" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="16" op_0_bw="8">
<![CDATA[
:313  %window_buffer_load_139 = load i16* %window_buffer_addr_149, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_139"/></StgValue>
</operation>

<operation id="1123" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="16" op_0_bw="8">
<![CDATA[
:315  %window_buffer_load_140 = load i16* %window_buffer_addr_150, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_140"/></StgValue>
</operation>

<operation id="1124" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:334  %tmp79 = add i16 %tmp_11_13, %tmp_10_13

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1125" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:368  %tmp113 = add i16 %tmp112, %tmp111

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="1126" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %tmp117 = add i16 %tmp116, %tmp114

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="1127" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:373  %tmp118 = add i16 %tmp117, %tmp113

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1128" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:304  %tmp_15_13 = mul i16 %kernel_e3x3_load_8, %window_buffer_load_135

]]></node>
<StgValue><ssdm name="tmp_15_13"/></StgValue>
</operation>

<operation id="1129" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %tmp_7_14 = mul i16 %kernel_e3x3_load, %window_buffer_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="1130" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp_10_14 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_138

]]></node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="1131" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="16" op_0_bw="8">
<![CDATA[
:313  %window_buffer_load_139 = load i16* %window_buffer_addr_149, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_139"/></StgValue>
</operation>

<operation id="1132" st_id="74" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:314  %tmp_11_14 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_139

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1133" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="16" op_0_bw="8">
<![CDATA[
:315  %window_buffer_load_140 = load i16* %window_buffer_addr_150, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_140"/></StgValue>
</operation>

<operation id="1134" st_id="74" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %tmp_12_14 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_140

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="1135" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="16" op_0_bw="8">
<![CDATA[
:317  %window_buffer_load_141 = load i16* %window_buffer_addr_151, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_141"/></StgValue>
</operation>

<operation id="1136" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="16" op_0_bw="8">
<![CDATA[
:319  %window_buffer_load_142 = load i16* %window_buffer_addr_152, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_142"/></StgValue>
</operation>

<operation id="1137" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:328  %tmp73 = add i16 %tmp72, %tmp_15_13

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1138" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:374  %tmp119 = add i16 %tmp118, %tmp110

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1139" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:392  %tmp137 = add i16 %tmp136, %tmp119

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1140" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %tmp_7_14 = mul i16 %kernel_e3x3_load, %window_buffer_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="1141" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp_10_14 = mul i16 %kernel_e3x3_load_3, %window_buffer_load_138

]]></node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="1142" st_id="75" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:314  %tmp_11_14 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_139

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1143" st_id="75" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %tmp_12_14 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_140

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="1144" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="16" op_0_bw="8">
<![CDATA[
:317  %window_buffer_load_141 = load i16* %window_buffer_addr_151, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_141"/></StgValue>
</operation>

<operation id="1145" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %tmp_13_14 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_141

]]></node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="1146" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="16" op_0_bw="8">
<![CDATA[
:319  %window_buffer_load_142 = load i16* %window_buffer_addr_152, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_142"/></StgValue>
</operation>

<operation id="1147" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_14_14 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_142

]]></node>
<StgValue><ssdm name="tmp_14_14"/></StgValue>
</operation>

<operation id="1148" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:326  %tmp71 = add i16 %tmp_10_14, %tmp_7_14

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1149" st_id="76" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:314  %tmp_11_14 = mul i16 %kernel_e3x3_load_4, %window_buffer_load_139

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="1150" st_id="76" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %tmp_12_14 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_140

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="1151" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %tmp_13_14 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_141

]]></node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="1152" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_14_14 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_142

]]></node>
<StgValue><ssdm name="tmp_14_14"/></StgValue>
</operation>

<operation id="1153" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:324  %tmp69 = add i16 %tmp_12_14, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1154" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:329  %tmp74 = add i16 %tmp73, %tmp71

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1155" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %tmp_13_14 = mul i16 %kernel_e3x3_load_6, %window_buffer_load_141

]]></node>
<StgValue><ssdm name="tmp_13_14"/></StgValue>
</operation>

<operation id="1156" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_14_14 = mul i16 %kernel_e3x3_load_7, %window_buffer_load_142

]]></node>
<StgValue><ssdm name="tmp_14_14"/></StgValue>
</operation>

<operation id="1157" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:323  %tmp68 = add i16 %tmp_13_14, %tmp_14_14

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1158" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:325  %tmp70 = add i16 %tmp69, %tmp68

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1159" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %tmp75 = add i16 %tmp74, %tmp70

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">
</state>

<state id="80" st_id="80">
</state>

<state id="81" st_id="81">
</state>

<state id="82" st_id="82">
</state>

<state id="83" st_id="83">
</state>

<state id="84" st_id="84">

<operation id="1160" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:298  %tmp_12_13 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_132

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1161" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:298  %tmp_12_13 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_132

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1162" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:298  %tmp_12_13 = mul i16 %kernel_e3x3_load_5, %window_buffer_load_132

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1163" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:336  %tmp81 = add i16 %tmp80, %tmp_12_13

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1164" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:333  %tmp78 = add i16 %tmp77, %tmp76

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1165" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:337  %tmp82 = add i16 %tmp81, %tmp79

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1166" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:338  %tmp83 = add i16 %tmp82, %tmp78

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1167" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:339  %tmp84 = add i16 %tmp83, %tmp75

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1168" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:357  %tmp102 = add i16 %tmp101, %tmp84

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1169" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %tmp138 = add i16 %tmp137, %tmp102

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="1170" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:465  %val_assign = add i16 %tmp209, %tmp138

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="1171" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="15" op_0_bw="16">
<![CDATA[
:466  %tmp_211 = trunc i16 %val_assign to i15

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1172" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:467  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %val_assign, i32 15)

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1173" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_596 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="1174" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1175" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:468  %tmp_81 = select i1 %tmp_212, i15 0, i15 %tmp_211

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1177" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="16" op_0_bw="15">
<![CDATA[
:469  %tmp_11 = zext i15 %tmp_81 to i16

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1178" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16">
<![CDATA[
:471  call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %matrix_e3x3_o_V_addr, i16 %tmp_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:472  %empty_597 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="1180" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0">
<![CDATA[
:473  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1181" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
