<?php


$menu = array(
    'id' => 'default',
);

require_once "{$config['file_root']}/includes/header.inc.php"

?>

<pre>
<b><a name="1">    1</a></b> /* ***** BEGIN LICENSE BLOCK *****
<b><a name="2">    2</a></b>  * Version: MPL 1.1/GPL 2.0/LGPL 2.1
<b><a name="3">    3</a></b>  *
<b><a name="4">    4</a></b>  * The contents of this file are subject to the Mozilla Public License Version
<b><a name="5">    5</a></b>  * 1.1 (the "License"); you may not use this file except in compliance with
<b><a name="6">    6</a></b>  * the License. You may obtain a copy of the License at
<b><a name="7">    7</a></b>  * http://www.mozilla.org/MPL/
<b><a name="8">    8</a></b>  *
<b><a name="9">    9</a></b>  * Software distributed under the License is distributed on an "AS IS" basis,
<b><a name="10">   10</a></b>  * WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License
<b><a name="11">   11</a></b>  * for the specific language governing rights and limitations under the
<b><a name="12">   12</a></b>  * License.
<b><a name="13">   13</a></b>  *
<b><a name="14">   14</a></b>  * The Original Code is the Netscape security libraries.
<b><a name="15">   15</a></b>  *
<b><a name="16">   16</a></b>  * The Initial Developer of the Original Code is
<b><a name="17">   17</a></b>  * Red Hat, Inc
<b><a name="18">   18</a></b>  * Portions created by the Initial Developer are Copyright (C) 2005
<b><a name="19">   19</a></b>  * the Initial Developer. All Rights Reserved.
<b><a name="20">   20</a></b>  *
<b><a name="21">   21</a></b>  * Contributor(s):
<b><a name="22">   22</a></b>  *   Robert Relyea &lt;rrelyea@redhat.com&gt;
<b><a name="23">   23</a></b>  *
<b><a name="24">   24</a></b>  * Alternatively, the contents of this file may be used under the terms of
<b><a name="25">   25</a></b>  * either the GNU General Public License Version 2 or later (the "GPL"), or
<b><a name="26">   26</a></b>  * the GNU Lesser General Public License Version 2.1 or later (the "LGPL"),
<b><a name="27">   27</a></b>  * in which case the provisions of the GPL or the LGPL are applicable instead
<b><a name="28">   28</a></b>  * of those above. If you wish to allow use of your version of this file only
<b><a name="29">   29</a></b>  * under the terms of either the GPL or the LGPL, and not to allow others to
<b><a name="30">   30</a></b>  * use your version of this file under the terms of the MPL, indicate your
<b><a name="31">   31</a></b>  * decision by deleting the provisions above and replace them with the notice
<b><a name="32">   32</a></b>  * and other provisions required by the GPL or the LGPL. If you do not delete
<b><a name="33">   33</a></b>  * the provisions above, a recipient may use your version of this file under
<b><a name="34">   34</a></b>  * the terms of any one of the MPL, the GPL or the LGPL.
<b><a name="35">   35</a></b>  *
<b><a name="36">   36</a></b>  * ***** END LICENSE BLOCK ***** */
<b><a name="37">   37</a></b> 
<b><a name="38">   38</a></b> #include "mpi.h"
<b><a name="39">   39</a></b> 
<b><a name="40">   40</a></b> /*
<b><a name="41">   41</a></b>  * This file implements a single function: s_mpi_getProcessorLineSize();
<b><a name="42">   42</a></b>  * s_mpi_getProcessorLineSize() returns the size in bytes of the cache line
<b><a name="43">   43</a></b>  * if a cache exists, or zero if there is no cache. If more than one
<b><a name="44">   44</a></b>  * cache line exists, it should return the smallest line size (which is 
<b><a name="45">   45</a></b>  * usually the L1 cache).
<b><a name="46">   46</a></b>  *
<b><a name="47">   47</a></b>  * mp_modexp uses this information to make sure that private key information
<b><a name="48">   48</a></b>  * isn't being leaked through the cache.
<b><a name="49">   49</a></b>  *
<b><a name="50">   50</a></b>  * Currently the file returns good data for most modern x86 processors, and
<b><a name="51">   51</a></b>  * reasonable data on 64-bit ppc processors. All other processors are assumed
<b><a name="52">   52</a></b>  * to have a cache line size of 32 bytes unless modified by target.mk.
<b><a name="53">   53</a></b>  * 
<b><a name="54">   54</a></b>  */
<b><a name="55">   55</a></b> 
<b><a name="56">   56</a></b> #if defined(i386) || defined(__i386) || defined(__X86__) || defined (_M_IX86) || defined(__x86_64__) || defined(__x86_64)
<b><a name="57">   57</a></b> /* X86 processors have special instructions that tell us about the cache */
<b><a name="58">   58</a></b> #include "string.h"
<b><a name="59">   59</a></b> 
<b><a name="60">   60</a></b> #if defined(__x86_64__) || defined(__x86_64)
<b><a name="61">   61</a></b> #define <a href="#61">AMD_64</a> 1
<b><a name="62">   62</a></b> #endif
<b><a name="63">   63</a></b> 
<b><a name="64">   64</a></b> /* Generic CPUID function */
<b><a name="65">   65</a></b> #if defined(<a href="../../freebl/mpi/mpcpucache.c.dep.html#AMD_64">AMD_64</a>)
<b><a name="66">   66</a></b> static void <a href="#66">cpuid</a>(unsigned long op, unsigned long *eax, 
<b><a name="67">   67</a></b>                          unsigned long *ebx, unsigned long *ecx, 
<b><a name="68">   68</a></b>                          unsigned long *edx)
<b><a name="69">   69</a></b> {
<b><a name="70">   70</a></b>         __asm__("<a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>\n\t"
<b><a name="71">   71</a></b>                 : "=a" (*eax),
<b><a name="72">   72</a></b>                   "=b" (*ebx),
<b><a name="73">   73</a></b>                   "=c" (*ecx),
<b><a name="74">   74</a></b>                   "=d" (*edx)
<b><a name="75">   75</a></b>                 : "0" (op));
<b><a name="76">   76</a></b> }
<b><a name="77">   77</a></b> #elif !defined(_MSC_VER)
<b><a name="78">   78</a></b> static void <a href="#78">cpuid</a>(unsigned long op, unsigned long *eax, 
<b><a name="79">   79</a></b>                          unsigned long *ebx, unsigned long *ecx, 
<b><a name="80">   80</a></b>                          unsigned long *edx)
<b><a name="81">   81</a></b> {
<b><a name="82">   82</a></b> /* sigh GCC isn't smart enough to save the ebx PIC register on it's own
<b><a name="83">   83</a></b>  * in this case, so do it by hand. */
<b><a name="84">   84</a></b>         __asm__("pushl %%ebx\n\t"
<b><a name="85">   85</a></b>                   "<a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>\n\t"
<b><a name="86">   86</a></b>                   "mov %%ebx,%1\n\t"
<b><a name="87">   87</a></b>                   "popl %%ebx\n\t"
<b><a name="88">   88</a></b>                 : "=a" (*eax),
<b><a name="89">   89</a></b>                   "=r" (*ebx),
<b><a name="90">   90</a></b>                   "=c" (*ecx),
<b><a name="91">   91</a></b>                   "=d" (*edx)
<b><a name="92">   92</a></b>                 : "0" (op));
<b><a name="93">   93</a></b> }
<b><a name="94">   94</a></b> 
<b><a name="95">   95</a></b> /*
<b><a name="96">   96</a></b>  * try flipping a processor flag to determine CPU type
<b><a name="97">   97</a></b>  */
<b><a name="98">   98</a></b> static unsigned long <a href="#98">changeFlag</a>(unsigned long flag)
<b><a name="99">   99</a></b> {
<b><a name="100">  100</a></b>         unsigned long changedFlags, originalFlags;
<b><a name="101">  101</a></b>         __asm__("pushfl\n\t"            /* get the flags */
<b><a name="102">  102</a></b>                 "popl %0\n\t"
<b><a name="103">  103</a></b>                 "movl %0,%1\n\t"        /* save the original flags */
<b><a name="104">  104</a></b>                 "xorl %2,%0\n\t"         /* flip the bit */
<b><a name="105">  105</a></b>                 "pushl %0\n\t"          /* set the flags */
<b><a name="106">  106</a></b>                 "popfl\n\t"
<b><a name="107">  107</a></b>                 "pushfl\n\t"                /* get the flags again (for return) */
<b><a name="108">  108</a></b>                 "popl %0\n\t"
<b><a name="109">  109</a></b>                 "pushl %1\n\t"                /* restore the original flags */
<b><a name="110">  110</a></b>                  "popfl\n\t"
<b><a name="111">  111</a></b>                 : "=r" (changedFlags),
<b><a name="112">  112</a></b>                   "=r" (originalFlags),
<b><a name="113">  113</a></b>                   "=r" (flag)
<b><a name="114">  114</a></b>                 : "2" (flag));
<b><a name="115">  115</a></b>         return changedFlags ^ originalFlags;
<b><a name="116">  116</a></b> }
<b><a name="117">  117</a></b> 
<b><a name="118">  118</a></b> #else
<b><a name="119">  119</a></b> 
<b><a name="120">  120</a></b> /*
<b><a name="121">  121</a></b>  * windows versions of the above assembler
<b><a name="122">  122</a></b>  */
<b><a name="123">  123</a></b> #define <a href="#123">wcpuid</a> __asm __emit 0fh __asm __emit 0a2h
<b><a name="124">  124</a></b> static void <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(unsigned long op,    unsigned long *Reax, 
<b><a name="125">  125</a></b>     unsigned long *Rebx, unsigned long *Recx, unsigned long *Redx)
<b><a name="126">  126</a></b> {
<b><a name="127">  127</a></b>         unsigned long  Leax, Lebx, Lecx, Ledx;
<b><a name="128">  128</a></b>         __asm {
<b><a name="129">  129</a></b>         pushad
<b><a name="130">  130</a></b>         mov     eax,op
<b><a name="131">  131</a></b>         <a href="../../freebl/mpi/mpcpucache.c.dep.html#wcpuid">wcpuid</a>
<b><a name="132">  132</a></b>         mov     Leax,eax
<b><a name="133">  133</a></b>         mov     Lebx,ebx
<b><a name="134">  134</a></b>         mov     Lecx,ecx
<b><a name="135">  135</a></b>         mov     Ledx,edx
<b><a name="136">  136</a></b>         popad
<b><a name="137">  137</a></b>         }
<b><a name="138">  138</a></b>         *Reax = Leax;
<b><a name="139">  139</a></b>         *Rebx = Lebx;
<b><a name="140">  140</a></b>         *Recx = Lecx;
<b><a name="141">  141</a></b>         *Redx = Ledx;
<b><a name="142">  142</a></b> }
<b><a name="143">  143</a></b> 
<b><a name="144">  144</a></b> static unsigned long <a href="../../freebl/mpi/mpcpucache.c.dep.html#changeFlag">changeFlag</a>(unsigned long flag)
<b><a name="145">  145</a></b> {
<b><a name="146">  146</a></b>         unsigned long changedFlags, originalFlags;
<b><a name="147">  147</a></b>         __asm {
<b><a name="148">  148</a></b>                 push eax
<b><a name="149">  149</a></b>                 push ebx
<b><a name="150">  150</a></b>                 pushfd                         /* get the flags */
<b><a name="151">  151</a></b>                 pop  eax
<b><a name="152">  152</a></b>                 push eax                /* save the flags on the stack */
<b><a name="153">  153</a></b>                 mov  originalFlags,eax  /* save the original flags */
<b><a name="154">  154</a></b>                 mov  ebx,flag
<b><a name="155">  155</a></b>                 xor  eax,ebx            /* flip the bit */
<b><a name="156">  156</a></b>                 push eax                /* set the flags */
<b><a name="157">  157</a></b>                 popfd
<b><a name="158">  158</a></b>                 pushfd                  /* get the flags again (for return) */
<b><a name="159">  159</a></b>                 pop  eax        
<b><a name="160">  160</a></b>                 popfd                   /* restore the original flags */
<b><a name="161">  161</a></b>                 mov changedFlags,eax
<b><a name="162">  162</a></b>                 pop ebx
<b><a name="163">  163</a></b>                 pop eax
<b><a name="164">  164</a></b>         }
<b><a name="165">  165</a></b>         return changedFlags ^ originalFlags;
<b><a name="166">  166</a></b> }
<b><a name="167">  167</a></b> #endif
<b><a name="168">  168</a></b> 
<b><a name="169">  169</a></b> #if !defined(<a href="../../freebl/mpi/mpcpucache.c.dep.html#AMD_64">AMD_64</a>)
<b><a name="170">  170</a></b> #define <a href="#170">AC_FLAG</a> 0x40000
<b><a name="171">  171</a></b> #define <a href="#171">ID_FLAG</a> 0x200000
<b><a name="172">  172</a></b> 
<b><a name="173">  173</a></b> /* 386 processors can't flip the AC_FLAG, intel AP Note AP-485 */
<b><a name="174">  174</a></b> static int <a href="#174">is386</a>()
<b><a name="175">  175</a></b> {
<b><a name="176">  176</a></b>     return <a href="../../freebl/mpi/mpcpucache.c.dep.html#changeFlag">changeFlag</a>(<a href="../../freebl/mpi/mpcpucache.c.dep.html#AC_FLAG">AC_FLAG</a>) == 0;
<b><a name="177">  177</a></b> }
<b><a name="178">  178</a></b> 
<b><a name="179">  179</a></b> /* 486 processors can't flip the ID_FLAG, intel AP Note AP-485 */
<b><a name="180">  180</a></b> static int <a href="#180">is486</a>()
<b><a name="181">  181</a></b> {
<b><a name="182">  182</a></b>     return <a href="../../freebl/mpi/mpcpucache.c.dep.html#changeFlag">changeFlag</a>(<a href="../../freebl/mpi/mpcpucache.c.dep.html#ID_FLAG">ID_FLAG</a>) == 0;
<b><a name="183">  183</a></b> }
<b><a name="184">  184</a></b> #endif
<b><a name="185">  185</a></b> 
<b><a name="186">  186</a></b> 
<b><a name="187">  187</a></b> /*
<b><a name="188">  188</a></b>  * table for Intel Cache.
<b><a name="189">  189</a></b>  * See Intel Application Note AP-485 for more information 
<b><a name="190">  190</a></b>  */
<b><a name="191">  191</a></b> 
<b><a name="192">  192</a></b> typedef unsigned char <a href="#192">CacheTypeEntry</a>;
<b><a name="193">  193</a></b> 
<b><a name="194">  194</a></b> typedef enum {
<b><a name="195">  195</a></b>     Cache_NONE    = 0,
<b><a name="196">  196</a></b>     Cache_UNKNOWN = 1,
<b><a name="197">  197</a></b>     Cache_TLB     = 2,
<b><a name="198">  198</a></b>     Cache_TLBi    = 3,
<b><a name="199">  199</a></b>     Cache_TLBd    = 4,
<b><a name="200">  200</a></b>     Cache_Trace   = 5,
<b><a name="201">  201</a></b>     Cache_L1      = 6,
<b><a name="202">  202</a></b>     Cache_L1i     = 7,
<b><a name="203">  203</a></b>     Cache_L1d     = 8,
<b><a name="204">  204</a></b>     Cache_L2      = 9 ,
<b><a name="205">  205</a></b>     Cache_L2i     = 10 ,
<b><a name="206">  206</a></b>     Cache_L2d     = 11 ,
<b><a name="207">  207</a></b>     Cache_L3      = 12 ,
<b><a name="208">  208</a></b>     Cache_L3i     = 13,
<b><a name="209">  209</a></b>     Cache_L3d     = 14
<b><a name="210">  210</a></b> } <a href="#210">CacheType</a>;
<b><a name="211">  211</a></b> 
<b><a name="212">  212</a></b> struct <a href="#212">_cache</a> {
<b><a name="213">  213</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheTypeEntry">CacheTypeEntry</a> type;
<b><a name="214">  214</a></b>     unsigned char lineSize;
<b><a name="215">  215</a></b> };
<b><a name="216">  216</a></b> static const struct <a href="../../freebl/mpi/mpcpucache.c.dep.html#_cache">_cache</a> <a href="#216">CacheMap</a>[256] = {
<b><a name="217">  217</a></b> /* 00 */ {Cache_NONE,    0   },
<b><a name="218">  218</a></b> /* 01 */ {Cache_TLBi,    0   },
<b><a name="219">  219</a></b> /* 02 */ {Cache_TLBi,    0   },
<b><a name="220">  220</a></b> /* 03 */ {Cache_TLBd,    0   },
<b><a name="221">  221</a></b> /* 04 */ {Cache_TLBd,        },
<b><a name="222">  222</a></b> /* 05 */ {Cache_UNKNOWN, 0   },
<b><a name="223">  223</a></b> /* 06 */ {Cache_L1i,     32  },
<b><a name="224">  224</a></b> /* 07 */ {Cache_UNKNOWN, 0   },
<b><a name="225">  225</a></b> /* 08 */ {Cache_L1i,     32  },
<b><a name="226">  226</a></b> /* 09 */ {Cache_UNKNOWN, 0   },
<b><a name="227">  227</a></b> /* 0a */ {Cache_L1d,     32  },
<b><a name="228">  228</a></b> /* 0b */ {Cache_UNKNOWN, 0   },
<b><a name="229">  229</a></b> /* 0c */ {Cache_L1d,     32  },
<b><a name="230">  230</a></b> /* 0d */ {Cache_UNKNOWN, 0   },
<b><a name="231">  231</a></b> /* 0e */ {Cache_UNKNOWN, 0   },
<b><a name="232">  232</a></b> /* 0f */ {Cache_UNKNOWN, 0   },
<b><a name="233">  233</a></b> /* 10 */ {Cache_UNKNOWN, 0   },
<b><a name="234">  234</a></b> /* 11 */ {Cache_UNKNOWN, 0   },
<b><a name="235">  235</a></b> /* 12 */ {Cache_UNKNOWN, 0   },
<b><a name="236">  236</a></b> /* 13 */ {Cache_UNKNOWN, 0   },
<b><a name="237">  237</a></b> /* 14 */ {Cache_UNKNOWN, 0   },
<b><a name="238">  238</a></b> /* 15 */ {Cache_UNKNOWN, 0   },
<b><a name="239">  239</a></b> /* 16 */ {Cache_UNKNOWN, 0   },
<b><a name="240">  240</a></b> /* 17 */ {Cache_UNKNOWN, 0   },
<b><a name="241">  241</a></b> /* 18 */ {Cache_UNKNOWN, 0   },
<b><a name="242">  242</a></b> /* 19 */ {Cache_UNKNOWN, 0   },
<b><a name="243">  243</a></b> /* 1a */ {Cache_UNKNOWN, 0   },
<b><a name="244">  244</a></b> /* 1b */ {Cache_UNKNOWN, 0   },
<b><a name="245">  245</a></b> /* 1c */ {Cache_UNKNOWN, 0   },
<b><a name="246">  246</a></b> /* 1d */ {Cache_UNKNOWN, 0   },
<b><a name="247">  247</a></b> /* 1e */ {Cache_UNKNOWN, 0   },
<b><a name="248">  248</a></b> /* 1f */ {Cache_UNKNOWN, 0   },
<b><a name="249">  249</a></b> /* 20 */ {Cache_UNKNOWN, 0   },
<b><a name="250">  250</a></b> /* 21 */ {Cache_UNKNOWN, 0   },
<b><a name="251">  251</a></b> /* 22 */ {Cache_L3,      64  },
<b><a name="252">  252</a></b> /* 23 */ {Cache_L3,      64  },
<b><a name="253">  253</a></b> /* 24 */ {Cache_UNKNOWN, 0   },
<b><a name="254">  254</a></b> /* 25 */ {Cache_L3,      64  },
<b><a name="255">  255</a></b> /* 26 */ {Cache_UNKNOWN, 0   },
<b><a name="256">  256</a></b> /* 27 */ {Cache_UNKNOWN, 0   },
<b><a name="257">  257</a></b> /* 28 */ {Cache_UNKNOWN, 0   },
<b><a name="258">  258</a></b> /* 29 */ {Cache_L3,      64  },
<b><a name="259">  259</a></b> /* 2a */ {Cache_UNKNOWN, 0   },
<b><a name="260">  260</a></b> /* 2b */ {Cache_UNKNOWN, 0   },
<b><a name="261">  261</a></b> /* 2c */ {Cache_L1d,     64  },
<b><a name="262">  262</a></b> /* 2d */ {Cache_UNKNOWN, 0   },
<b><a name="263">  263</a></b> /* 2e */ {Cache_UNKNOWN, 0   },
<b><a name="264">  264</a></b> /* 2f */ {Cache_UNKNOWN, 0   },
<b><a name="265">  265</a></b> /* 30 */ {Cache_L1i,     64  },
<b><a name="266">  266</a></b> /* 31 */ {Cache_UNKNOWN, 0   },
<b><a name="267">  267</a></b> /* 32 */ {Cache_UNKNOWN, 0   },
<b><a name="268">  268</a></b> /* 33 */ {Cache_UNKNOWN, 0   },
<b><a name="269">  269</a></b> /* 34 */ {Cache_UNKNOWN, 0   },
<b><a name="270">  270</a></b> /* 35 */ {Cache_UNKNOWN, 0   },
<b><a name="271">  271</a></b> /* 36 */ {Cache_UNKNOWN, 0   },
<b><a name="272">  272</a></b> /* 37 */ {Cache_UNKNOWN, 0   },
<b><a name="273">  273</a></b> /* 38 */ {Cache_UNKNOWN, 0   },
<b><a name="274">  274</a></b> /* 39 */ {Cache_L2,      64  },
<b><a name="275">  275</a></b> /* 3a */ {Cache_UNKNOWN, 0   },
<b><a name="276">  276</a></b> /* 3b */ {Cache_L2,      64  },
<b><a name="277">  277</a></b> /* 3c */ {Cache_L2,      64  },
<b><a name="278">  278</a></b> /* 3d */ {Cache_UNKNOWN, 0   },
<b><a name="279">  279</a></b> /* 3e */ {Cache_UNKNOWN, 0   },
<b><a name="280">  280</a></b> /* 3f */ {Cache_UNKNOWN, 0   },
<b><a name="281">  281</a></b> /* 40 */ {Cache_L2,      0   },
<b><a name="282">  282</a></b> /* 41 */ {Cache_L2,      32  },
<b><a name="283">  283</a></b> /* 42 */ {Cache_L2,      32  },
<b><a name="284">  284</a></b> /* 43 */ {Cache_L2,      32  },
<b><a name="285">  285</a></b> /* 44 */ {Cache_L2,      32  },
<b><a name="286">  286</a></b> /* 45 */ {Cache_L2,      32  },
<b><a name="287">  287</a></b> /* 46 */ {Cache_UNKNOWN, 0   },
<b><a name="288">  288</a></b> /* 47 */ {Cache_UNKNOWN, 0   },
<b><a name="289">  289</a></b> /* 48 */ {Cache_UNKNOWN, 0   },
<b><a name="290">  290</a></b> /* 49 */ {Cache_UNKNOWN, 0   },
<b><a name="291">  291</a></b> /* 4a */ {Cache_UNKNOWN, 0   },
<b><a name="292">  292</a></b> /* 4b */ {Cache_UNKNOWN, 0   },
<b><a name="293">  293</a></b> /* 4c */ {Cache_UNKNOWN, 0   },
<b><a name="294">  294</a></b> /* 4d */ {Cache_UNKNOWN, 0   },
<b><a name="295">  295</a></b> /* 4e */ {Cache_UNKNOWN, 0   },
<b><a name="296">  296</a></b> /* 4f */ {Cache_UNKNOWN, 0   },
<b><a name="297">  297</a></b> /* 50 */ {Cache_TLBi,    0   },
<b><a name="298">  298</a></b> /* 51 */ {Cache_TLBi,    0   },
<b><a name="299">  299</a></b> /* 52 */ {Cache_TLBi,    0   },
<b><a name="300">  300</a></b> /* 53 */ {Cache_UNKNOWN, 0   },
<b><a name="301">  301</a></b> /* 54 */ {Cache_UNKNOWN, 0   },
<b><a name="302">  302</a></b> /* 55 */ {Cache_UNKNOWN, 0   },
<b><a name="303">  303</a></b> /* 56 */ {Cache_UNKNOWN, 0   },
<b><a name="304">  304</a></b> /* 57 */ {Cache_UNKNOWN, 0   },
<b><a name="305">  305</a></b> /* 58 */ {Cache_UNKNOWN, 0   },
<b><a name="306">  306</a></b> /* 59 */ {Cache_UNKNOWN, 0   },
<b><a name="307">  307</a></b> /* 5a */ {Cache_UNKNOWN, 0   },
<b><a name="308">  308</a></b> /* 5b */ {Cache_TLBd,    0   },
<b><a name="309">  309</a></b> /* 5c */ {Cache_TLBd,    0   },
<b><a name="310">  310</a></b> /* 5d */ {Cache_TLBd,    0   },
<b><a name="311">  311</a></b> /* 5e */ {Cache_UNKNOWN, 0   },
<b><a name="312">  312</a></b> /* 5f */ {Cache_UNKNOWN, 0   },
<b><a name="313">  313</a></b> /* 60 */ {Cache_UNKNOWN, 0   },
<b><a name="314">  314</a></b> /* 61 */ {Cache_UNKNOWN, 0   },
<b><a name="315">  315</a></b> /* 62 */ {Cache_UNKNOWN, 0   },
<b><a name="316">  316</a></b> /* 63 */ {Cache_UNKNOWN, 0   },
<b><a name="317">  317</a></b> /* 64 */ {Cache_UNKNOWN, 0   },
<b><a name="318">  318</a></b> /* 65 */ {Cache_UNKNOWN, 0   },
<b><a name="319">  319</a></b> /* 66 */ {Cache_L1d,     64  },
<b><a name="320">  320</a></b> /* 67 */ {Cache_L1d,     64  },
<b><a name="321">  321</a></b> /* 68 */ {Cache_L1d,     64  },
<b><a name="322">  322</a></b> /* 69 */ {Cache_UNKNOWN, 0   },
<b><a name="323">  323</a></b> /* 6a */ {Cache_UNKNOWN, 0   },
<b><a name="324">  324</a></b> /* 6b */ {Cache_UNKNOWN, 0   },
<b><a name="325">  325</a></b> /* 6c */ {Cache_UNKNOWN, 0   },
<b><a name="326">  326</a></b> /* 6d */ {Cache_UNKNOWN, 0   },
<b><a name="327">  327</a></b> /* 6e */ {Cache_UNKNOWN, 0   },
<b><a name="328">  328</a></b> /* 6f */ {Cache_UNKNOWN, 0   },
<b><a name="329">  329</a></b> /* 70 */ {Cache_Trace,   1   },
<b><a name="330">  330</a></b> /* 71 */ {Cache_Trace,   1   },
<b><a name="331">  331</a></b> /* 72 */ {Cache_Trace,   1   },
<b><a name="332">  332</a></b> /* 73 */ {Cache_UNKNOWN, 0   },
<b><a name="333">  333</a></b> /* 74 */ {Cache_UNKNOWN, 0   },
<b><a name="334">  334</a></b> /* 75 */ {Cache_UNKNOWN, 0   },
<b><a name="335">  335</a></b> /* 76 */ {Cache_UNKNOWN, 0   },
<b><a name="336">  336</a></b> /* 77 */ {Cache_UNKNOWN, 0   },
<b><a name="337">  337</a></b> /* 78 */ {Cache_UNKNOWN, 0   },
<b><a name="338">  338</a></b> /* 79 */ {Cache_L2,      64  },
<b><a name="339">  339</a></b> /* 7a */ {Cache_L2,      64  },
<b><a name="340">  340</a></b> /* 7b */ {Cache_L2,      64  },
<b><a name="341">  341</a></b> /* 7c */ {Cache_L2,      64  },
<b><a name="342">  342</a></b> /* 7d */ {Cache_UNKNOWN, 0   },
<b><a name="343">  343</a></b> /* 7e */ {Cache_UNKNOWN, 0   },
<b><a name="344">  344</a></b> /* 7f */ {Cache_UNKNOWN, 0   },
<b><a name="345">  345</a></b> /* 80 */ {Cache_UNKNOWN, 0   },
<b><a name="346">  346</a></b> /* 81 */ {Cache_UNKNOWN, 0   },
<b><a name="347">  347</a></b> /* 82 */ {Cache_L2,      32  },
<b><a name="348">  348</a></b> /* 83 */ {Cache_L2,      32  },
<b><a name="349">  349</a></b> /* 84 */ {Cache_L2,      32  },
<b><a name="350">  350</a></b> /* 85 */ {Cache_L2,      32  },
<b><a name="351">  351</a></b> /* 86 */ {Cache_L2,      64  },
<b><a name="352">  352</a></b> /* 87 */ {Cache_L2,      64  },
<b><a name="353">  353</a></b> /* 88 */ {Cache_UNKNOWN, 0   },
<b><a name="354">  354</a></b> /* 89 */ {Cache_UNKNOWN, 0   },
<b><a name="355">  355</a></b> /* 8a */ {Cache_UNKNOWN, 0   },
<b><a name="356">  356</a></b> /* 8b */ {Cache_UNKNOWN, 0   },
<b><a name="357">  357</a></b> /* 8c */ {Cache_UNKNOWN, 0   },
<b><a name="358">  358</a></b> /* 8d */ {Cache_UNKNOWN, 0   },
<b><a name="359">  359</a></b> /* 8e */ {Cache_UNKNOWN, 0   },
<b><a name="360">  360</a></b> /* 8f */ {Cache_UNKNOWN, 0   },
<b><a name="361">  361</a></b> /* 90 */ {Cache_UNKNOWN, 0   },
<b><a name="362">  362</a></b> /* 91 */ {Cache_UNKNOWN, 0   },
<b><a name="363">  363</a></b> /* 92 */ {Cache_UNKNOWN, 0   },
<b><a name="364">  364</a></b> /* 93 */ {Cache_UNKNOWN, 0   },
<b><a name="365">  365</a></b> /* 94 */ {Cache_UNKNOWN, 0   },
<b><a name="366">  366</a></b> /* 95 */ {Cache_UNKNOWN, 0   },
<b><a name="367">  367</a></b> /* 96 */ {Cache_UNKNOWN, 0   },
<b><a name="368">  368</a></b> /* 97 */ {Cache_UNKNOWN, 0   },
<b><a name="369">  369</a></b> /* 98 */ {Cache_UNKNOWN, 0   },
<b><a name="370">  370</a></b> /* 99 */ {Cache_UNKNOWN, 0   },
<b><a name="371">  371</a></b> /* 9a */ {Cache_UNKNOWN, 0   },
<b><a name="372">  372</a></b> /* 9b */ {Cache_UNKNOWN, 0   },
<b><a name="373">  373</a></b> /* 9c */ {Cache_UNKNOWN, 0   },
<b><a name="374">  374</a></b> /* 9d */ {Cache_UNKNOWN, 0   },
<b><a name="375">  375</a></b> /* 9e */ {Cache_UNKNOWN, 0   },
<b><a name="376">  376</a></b> /* 9f */ {Cache_UNKNOWN, 0   },
<b><a name="377">  377</a></b> /* a0 */ {Cache_UNKNOWN, 0   },
<b><a name="378">  378</a></b> /* a1 */ {Cache_UNKNOWN, 0   },
<b><a name="379">  379</a></b> /* a2 */ {Cache_UNKNOWN, 0   },
<b><a name="380">  380</a></b> /* a3 */ {Cache_UNKNOWN, 0   },
<b><a name="381">  381</a></b> /* a4 */ {Cache_UNKNOWN, 0   },
<b><a name="382">  382</a></b> /* a5 */ {Cache_UNKNOWN, 0   },
<b><a name="383">  383</a></b> /* a6 */ {Cache_UNKNOWN, 0   },
<b><a name="384">  384</a></b> /* a7 */ {Cache_UNKNOWN, 0   },
<b><a name="385">  385</a></b> /* a8 */ {Cache_UNKNOWN, 0   },
<b><a name="386">  386</a></b> /* a9 */ {Cache_UNKNOWN, 0   },
<b><a name="387">  387</a></b> /* aa */ {Cache_UNKNOWN, 0   },
<b><a name="388">  388</a></b> /* ab */ {Cache_UNKNOWN, 0   },
<b><a name="389">  389</a></b> /* ac */ {Cache_UNKNOWN, 0   },
<b><a name="390">  390</a></b> /* ad */ {Cache_UNKNOWN, 0   },
<b><a name="391">  391</a></b> /* ae */ {Cache_UNKNOWN, 0   },
<b><a name="392">  392</a></b> /* af */ {Cache_UNKNOWN, 0   },
<b><a name="393">  393</a></b> /* b0 */ {Cache_TLBi,    0   },
<b><a name="394">  394</a></b> /* b1 */ {Cache_UNKNOWN, 0   },
<b><a name="395">  395</a></b> /* b2 */ {Cache_UNKNOWN, 0   },
<b><a name="396">  396</a></b> /* b3 */ {Cache_TLBd,    0   },
<b><a name="397">  397</a></b> /* b4 */ {Cache_UNKNOWN, 0   },
<b><a name="398">  398</a></b> /* b5 */ {Cache_UNKNOWN, 0   },
<b><a name="399">  399</a></b> /* b6 */ {Cache_UNKNOWN, 0   },
<b><a name="400">  400</a></b> /* b7 */ {Cache_UNKNOWN, 0   },
<b><a name="401">  401</a></b> /* b8 */ {Cache_UNKNOWN, 0   },
<b><a name="402">  402</a></b> /* b9 */ {Cache_UNKNOWN, 0   },
<b><a name="403">  403</a></b> /* ba */ {Cache_UNKNOWN, 0   },
<b><a name="404">  404</a></b> /* bb */ {Cache_UNKNOWN, 0   },
<b><a name="405">  405</a></b> /* bc */ {Cache_UNKNOWN, 0   },
<b><a name="406">  406</a></b> /* bd */ {Cache_UNKNOWN, 0   },
<b><a name="407">  407</a></b> /* be */ {Cache_UNKNOWN, 0   },
<b><a name="408">  408</a></b> /* bf */ {Cache_UNKNOWN, 0   },
<b><a name="409">  409</a></b> /* c0 */ {Cache_UNKNOWN, 0   },
<b><a name="410">  410</a></b> /* c1 */ {Cache_UNKNOWN, 0   },
<b><a name="411">  411</a></b> /* c2 */ {Cache_UNKNOWN, 0   },
<b><a name="412">  412</a></b> /* c3 */ {Cache_UNKNOWN, 0   },
<b><a name="413">  413</a></b> /* c4 */ {Cache_UNKNOWN, 0   },
<b><a name="414">  414</a></b> /* c5 */ {Cache_UNKNOWN, 0   },
<b><a name="415">  415</a></b> /* c6 */ {Cache_UNKNOWN, 0   },
<b><a name="416">  416</a></b> /* c7 */ {Cache_UNKNOWN, 0   },
<b><a name="417">  417</a></b> /* c8 */ {Cache_UNKNOWN, 0   },
<b><a name="418">  418</a></b> /* c9 */ {Cache_UNKNOWN, 0   },
<b><a name="419">  419</a></b> /* ca */ {Cache_UNKNOWN, 0   },
<b><a name="420">  420</a></b> /* cb */ {Cache_UNKNOWN, 0   },
<b><a name="421">  421</a></b> /* cc */ {Cache_UNKNOWN, 0   },
<b><a name="422">  422</a></b> /* cd */ {Cache_UNKNOWN, 0   },
<b><a name="423">  423</a></b> /* ce */ {Cache_UNKNOWN, 0   },
<b><a name="424">  424</a></b> /* cf */ {Cache_UNKNOWN, 0   },
<b><a name="425">  425</a></b> /* d0 */ {Cache_UNKNOWN, 0   },
<b><a name="426">  426</a></b> /* d1 */ {Cache_UNKNOWN, 0   },
<b><a name="427">  427</a></b> /* d2 */ {Cache_UNKNOWN, 0   },
<b><a name="428">  428</a></b> /* d3 */ {Cache_UNKNOWN, 0   },
<b><a name="429">  429</a></b> /* d4 */ {Cache_UNKNOWN, 0   },
<b><a name="430">  430</a></b> /* d5 */ {Cache_UNKNOWN, 0   },
<b><a name="431">  431</a></b> /* d6 */ {Cache_UNKNOWN, 0   },
<b><a name="432">  432</a></b> /* d7 */ {Cache_UNKNOWN, 0   },
<b><a name="433">  433</a></b> /* d8 */ {Cache_UNKNOWN, 0   },
<b><a name="434">  434</a></b> /* d9 */ {Cache_UNKNOWN, 0   },
<b><a name="435">  435</a></b> /* da */ {Cache_UNKNOWN, 0   },
<b><a name="436">  436</a></b> /* db */ {Cache_UNKNOWN, 0   },
<b><a name="437">  437</a></b> /* dc */ {Cache_UNKNOWN, 0   },
<b><a name="438">  438</a></b> /* dd */ {Cache_UNKNOWN, 0   },
<b><a name="439">  439</a></b> /* de */ {Cache_UNKNOWN, 0   },
<b><a name="440">  440</a></b> /* df */ {Cache_UNKNOWN, 0   },
<b><a name="441">  441</a></b> /* e0 */ {Cache_UNKNOWN, 0   },
<b><a name="442">  442</a></b> /* e1 */ {Cache_UNKNOWN, 0   },
<b><a name="443">  443</a></b> /* e2 */ {Cache_UNKNOWN, 0   },
<b><a name="444">  444</a></b> /* e3 */ {Cache_UNKNOWN, 0   },
<b><a name="445">  445</a></b> /* e4 */ {Cache_UNKNOWN, 0   },
<b><a name="446">  446</a></b> /* e5 */ {Cache_UNKNOWN, 0   },
<b><a name="447">  447</a></b> /* e6 */ {Cache_UNKNOWN, 0   },
<b><a name="448">  448</a></b> /* e7 */ {Cache_UNKNOWN, 0   },
<b><a name="449">  449</a></b> /* e8 */ {Cache_UNKNOWN, 0   },
<b><a name="450">  450</a></b> /* e9 */ {Cache_UNKNOWN, 0   },
<b><a name="451">  451</a></b> /* ea */ {Cache_UNKNOWN, 0   },
<b><a name="452">  452</a></b> /* eb */ {Cache_UNKNOWN, 0   },
<b><a name="453">  453</a></b> /* ec */ {Cache_UNKNOWN, 0   },
<b><a name="454">  454</a></b> /* ed */ {Cache_UNKNOWN, 0   },
<b><a name="455">  455</a></b> /* ee */ {Cache_UNKNOWN, 0   },
<b><a name="456">  456</a></b> /* ef */ {Cache_UNKNOWN, 0   },
<b><a name="457">  457</a></b> /* f0 */ {Cache_UNKNOWN, 0   },
<b><a name="458">  458</a></b> /* f1 */ {Cache_UNKNOWN, 0   },
<b><a name="459">  459</a></b> /* f2 */ {Cache_UNKNOWN, 0   },
<b><a name="460">  460</a></b> /* f3 */ {Cache_UNKNOWN, 0   },
<b><a name="461">  461</a></b> /* f4 */ {Cache_UNKNOWN, 0   },
<b><a name="462">  462</a></b> /* f5 */ {Cache_UNKNOWN, 0   },
<b><a name="463">  463</a></b> /* f6 */ {Cache_UNKNOWN, 0   },
<b><a name="464">  464</a></b> /* f7 */ {Cache_UNKNOWN, 0   },
<b><a name="465">  465</a></b> /* f8 */ {Cache_UNKNOWN, 0   },
<b><a name="466">  466</a></b> /* f9 */ {Cache_UNKNOWN, 0   },
<b><a name="467">  467</a></b> /* fa */ {Cache_UNKNOWN, 0   },
<b><a name="468">  468</a></b> /* fb */ {Cache_UNKNOWN, 0   },
<b><a name="469">  469</a></b> /* fc */ {Cache_UNKNOWN, 0   },
<b><a name="470">  470</a></b> /* fd */ {Cache_UNKNOWN, 0   },
<b><a name="471">  471</a></b> /* fe */ {Cache_UNKNOWN, 0   },
<b><a name="472">  472</a></b> /* ff */ {Cache_UNKNOWN, 0   }
<b><a name="473">  473</a></b> };
<b><a name="474">  474</a></b> 
<b><a name="475">  475</a></b> 
<b><a name="476">  476</a></b> /*
<b><a name="477">  477</a></b>  * use the above table to determine the CacheEntryLineSize.
<b><a name="478">  478</a></b>  */
<b><a name="479">  479</a></b> static void
<b><a name="480">  480</a></b> <a href="#480">getIntelCacheEntryLineSize</a>(unsigned long val, int *level, 
<b><a name="481">  481</a></b>                                                 unsigned long *lineSize)
<b><a name="482">  482</a></b> {
<b><a name="483">  483</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheType">CacheType</a> type;
<b><a name="484">  484</a></b> 
<b><a name="485">  485</a></b>     type = <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheMap">CacheMap</a>[val].type;
<b><a name="486">  486</a></b>     /* only interested in data caches */
<b><a name="487">  487</a></b>     /* NOTE val = 0x40 is a special value that means no L2 or L3 cache.
<b><a name="488">  488</a></b>      * this data check has the side effect of rejecting that entry. If
<b><a name="489">  489</a></b>      * that wasn't the case, we could have to reject it explicitly */
<b><a name="490">  490</a></b>     if (<a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheMap">CacheMap</a>[val].lineSize == 0) {
<b><a name="491">  491</a></b>         return;
<b><a name="492">  492</a></b>     }
<b><a name="493">  493</a></b>     /* look at the caches, skip types we aren't interested in.
<b><a name="494">  494</a></b>      * if we already have a value for a lower level cache, skip the
<b><a name="495">  495</a></b>      * current entry */
<b><a name="496">  496</a></b>     if ((type == Cache_L1)|| (type == Cache_L1d)) {
<b><a name="497">  497</a></b>         *level = 1;
<b><a name="498">  498</a></b>         *lineSize = <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheMap">CacheMap</a>[val].lineSize;
<b><a name="499">  499</a></b>     } else if ((*level &gt;= 2) &amp;&amp; ((type == Cache_L2) || (type == Cache_L2d))) {
<b><a name="500">  500</a></b>         *level = 2;
<b><a name="501">  501</a></b>         *lineSize = <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheMap">CacheMap</a>[val].lineSize;
<b><a name="502">  502</a></b>     } else if ((*level &gt;= 3) &amp;&amp; ((type == Cache_L3) || (type == Cache_L3d))) {
<b><a name="503">  503</a></b>         *level = 3;
<b><a name="504">  504</a></b>         *lineSize = <a href="../../freebl/mpi/mpcpucache.c.dep.html#CacheMap">CacheMap</a>[val].lineSize;
<b><a name="505">  505</a></b>     }
<b><a name="506">  506</a></b>     return;
<b><a name="507">  507</a></b> }
<b><a name="508">  508</a></b> 
<b><a name="509">  509</a></b> 
<b><a name="510">  510</a></b> static void
<b><a name="511">  511</a></b> <a href="#511">getIntelRegisterCacheLineSize</a>(unsigned long val, 
<b><a name="512">  512</a></b>                         int *level, unsigned long *lineSize)
<b><a name="513">  513</a></b> {
<b><a name="514">  514</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelCacheEntryLineSize">getIntelCacheEntryLineSize</a>(val &gt;&gt; 24 &amp; 0xff, level, lineSize);
<b><a name="515">  515</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelCacheEntryLineSize">getIntelCacheEntryLineSize</a>(val &gt;&gt; 16 &amp; 0xff, level, lineSize);
<b><a name="516">  516</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelCacheEntryLineSize">getIntelCacheEntryLineSize</a>(val &gt;&gt; 8 &amp; 0xff, level, lineSize);
<b><a name="517">  517</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelCacheEntryLineSize">getIntelCacheEntryLineSize</a>(val &amp; 0xff, level, lineSize);
<b><a name="518">  518</a></b> }
<b><a name="519">  519</a></b> 
<b><a name="520">  520</a></b> /*
<b><a name="521">  521</a></b>  * returns '0' if no recognized cache is found, or if the cache
<b><a name="522">  522</a></b>  * information is supported by this processor 
<b><a name="523">  523</a></b>  */
<b><a name="524">  524</a></b> static unsigned long
<b><a name="525">  525</a></b> <a href="#525">getIntelCacheLineSize</a>(int cpuidLevel)
<b><a name="526">  526</a></b> {
<b><a name="527">  527</a></b>     int level = 4;
<b><a name="528">  528</a></b>     unsigned long lineSize = 0;
<b><a name="529">  529</a></b>     unsigned long eax, ebx, ecx, edx;
<b><a name="530">  530</a></b>     int repeat, count;
<b><a name="531">  531</a></b> 
<b><a name="532">  532</a></b>     if (cpuidLevel &lt; 2) {
<b><a name="533">  533</a></b>         return 0;
<b><a name="534">  534</a></b>     }
<b><a name="535">  535</a></b> 
<b><a name="536">  536</a></b>     /* command '2' of the cpuid is intel's cache info call. Each byte of the
<b><a name="537">  537</a></b>      * 4 registers contain a potential descriptor for the cache. The CacheMap        
<b><a name="538">  538</a></b>      * table maps the cache entry with the processor cache. Register 'al'
<b><a name="539">  539</a></b>      * contains a count value that cpuid '2' needs to be called in order to 
<b><a name="540">  540</a></b>      * find all the cache descriptors. Only registers with the high bit set
<b><a name="541">  541</a></b>      * to 'zero' have valid descriptors. This code loops through all the
<b><a name="542">  542</a></b>      * required calls to cpuid '2' and passes any valid descriptors it finds
<b><a name="543">  543</a></b>      * to the getIntelRegisterCacheLineSize code, which breaks the registers
<b><a name="544">  544</a></b>      * down into their component descriptors. In the end the lineSize of the
<b><a name="545">  545</a></b>      * lowest level cache data cache is returned. */
<b><a name="546">  546</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(2, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<b><a name="547">  547</a></b>     repeat = eax &amp; 0xf;
<b><a name="548">  548</a></b>     for (count = 0; count &lt; repeat; count++) {
<b><a name="549">  549</a></b>         if ((eax &amp; 0x80000000) == 0) {
<b><a name="550">  550</a></b>             <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelRegisterCacheLineSize">getIntelRegisterCacheLineSize</a>(eax &amp; 0xffffff00, &amp;level, &amp;lineSize);
<b><a name="551">  551</a></b>         }
<b><a name="552">  552</a></b>         if ((ebx &amp; 0x80000000) == 0) {
<b><a name="553">  553</a></b>             <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelRegisterCacheLineSize">getIntelRegisterCacheLineSize</a>(ebx, &amp;level, &amp;lineSize);
<b><a name="554">  554</a></b>         }
<b><a name="555">  555</a></b>         if ((ecx &amp; 0x80000000) == 0) {
<b><a name="556">  556</a></b>             <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelRegisterCacheLineSize">getIntelRegisterCacheLineSize</a>(ecx, &amp;level, &amp;lineSize);
<b><a name="557">  557</a></b>         }
<b><a name="558">  558</a></b>         if ((edx &amp; 0x80000000) == 0) {
<b><a name="559">  559</a></b>             <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelRegisterCacheLineSize">getIntelRegisterCacheLineSize</a>(edx, &amp;level, &amp;lineSize);
<b><a name="560">  560</a></b>         }
<b><a name="561">  561</a></b>         if (count+1 != repeat) {
<b><a name="562">  562</a></b>             <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(2, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<b><a name="563">  563</a></b>         }
<b><a name="564">  564</a></b>     }
<b><a name="565">  565</a></b>     return lineSize;
<b><a name="566">  566</a></b> }
<b><a name="567">  567</a></b> 
<b><a name="568">  568</a></b> /*
<b><a name="569">  569</a></b>  * returns '0' if the cache info is not supported by this processor.
<b><a name="570">  570</a></b>  * This is based on the AMD extended cache commands for cpuid. 
<b><a name="571">  571</a></b>  * (see "AMD Processor Recognition Application Note" Publication 20734).
<b><a name="572">  572</a></b>  * Some other processors use the identical scheme.
<b><a name="573">  573</a></b>  * (see "Processor Recognition, Transmeta Corporation").
<b><a name="574">  574</a></b>  */
<b><a name="575">  575</a></b> static unsigned long
<b><a name="576">  576</a></b> <a href="#576">getOtherCacheLineSize</a>(unsigned long cpuidLevel)
<b><a name="577">  577</a></b> {
<b><a name="578">  578</a></b>     unsigned long lineSize = 0;
<b><a name="579">  579</a></b>     unsigned long eax, ebx, ecx, edx;
<b><a name="580">  580</a></b> 
<b><a name="581">  581</a></b>     /* get the Extended CPUID level */
<b><a name="582">  582</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(0x80000000, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<b><a name="583">  583</a></b>     cpuidLevel = eax;
<b><a name="584">  584</a></b> 
<b><a name="585">  585</a></b>     if (cpuidLevel &gt;= 0x80000005) {
<b><a name="586">  586</a></b>         <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(0x80000005, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<b><a name="587">  587</a></b>         lineSize = ecx &amp; 0xff; /* line Size, L1 Data Cache */
<b><a name="588">  588</a></b>     }
<b><a name="589">  589</a></b>     return lineSize;
<b><a name="590">  590</a></b> }
<b><a name="591">  591</a></b> 
<b><a name="592">  592</a></b> static const char * const <a href="#592">manMap</a>[] = {
<b><a name="593">  593</a></b> #define <a href="#593">INTEL</a>     0
<b><a name="594">  594</a></b>     "GenuineIntel",
<b><a name="595">  595</a></b> #define <a href="#595">AMD</a>       1
<b><a name="596">  596</a></b>     "AuthenticAMD",
<b><a name="597">  597</a></b> #define <a href="#597">CYRIX</a>     2
<b><a name="598">  598</a></b>     "CyrixInstead",
<b><a name="599">  599</a></b> #define <a href="#599">CENTAUR</a>   2
<b><a name="600">  600</a></b>     "CentaurHauls",
<b><a name="601">  601</a></b> #define <a href="#601">NEXGEN</a>    3
<b><a name="602">  602</a></b>     "NexGenDriven",
<b><a name="603">  603</a></b> #define <a href="#603">TRANSMETA</a> 4
<b><a name="604">  604</a></b>     "GenuineTMx86",
<b><a name="605">  605</a></b> #define <a href="#605">RISE</a>      5
<b><a name="606">  606</a></b>     "RiseRiseRise",
<b><a name="607">  607</a></b> #define <a href="#607">UMC</a>       6
<b><a name="608">  608</a></b>     "<a href="../../freebl/mpi/mpcpucache.c.dep.html#UMC">UMC</a> <a href="../../freebl/mpi/mpcpucache.c.dep.html#UMC">UMC</a> <a href="../../freebl/mpi/mpcpucache.c.dep.html#UMC">UMC</a> ",
<b><a name="609">  609</a></b> #define <a href="#609">SIS</a>       7
<b><a name="610">  610</a></b>     "Sis Sis Sis ",
<b><a name="611">  611</a></b> #define <a href="#611">NATIONAL</a>  8
<b><a name="612">  612</a></b>     "Geode by NSC",
<b><a name="613">  613</a></b> };
<b><a name="614">  614</a></b> 
<b><a name="615">  615</a></b> static const int <a href="#615">n_manufacturers</a> = sizeof(<a href="../../freebl/mpi/mpcpucache.c.dep.html#manMap">manMap</a>)/sizeof(<a href="../../freebl/mpi/mpcpucache.c.dep.html#manMap">manMap</a>[0]);
<b><a name="616">  616</a></b> 
<b><a name="617">  617</a></b> #define <a href="#617">MAN_UNKNOWN</a> 9
<b><a name="618">  618</a></b> 
<b><a name="619">  619</a></b> 
<b><a name="620">  620</a></b> unsigned long
<b><a name="621">  621</a></b> <a href="#621">s_mpi_getProcessorLineSize</a>()
<b><a name="622">  622</a></b> {
<b><a name="623">  623</a></b>     unsigned long eax, ebx, ecx, edx;
<b><a name="624">  624</a></b>     unsigned long cpuidLevel;
<b><a name="625">  625</a></b>     unsigned long cacheLineSize = 0;
<b><a name="626">  626</a></b>     int manufacturer = <a href="../../freebl/mpi/mpcpucache.c.dep.html#MAN_UNKNOWN">MAN_UNKNOWN</a>;
<b><a name="627">  627</a></b>     <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>nt <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>;
<b><a name="628">  628</a></b>     char string[65];
<b><a name="629">  629</a></b> 
<b><a name="630">  630</a></b> #if !defined(<a href="../../freebl/mpi/mpcpucache.c.dep.html#AMD_64">AMD_64</a>)
<b><a name="631">  631</a></b>     if (<a href="../../freebl/mpi/mpcpucache.c.dep.html#is386">is386</a>()) {
<b><a name="632">  632</a></b>         return 0; /* 386 had no cache */
<b><a name="633">  633</a></b>     } if (<a href="../../freebl/mpi/mpcpucache.c.dep.html#is486">is486</a>()) {
<b><a name="634">  634</a></b>         return 32; /* really? need more info */
<b><a name="635">  635</a></b>     }
<b><a name="636">  636</a></b> #endif
<b><a name="637">  637</a></b> 
<b><a name="638">  638</a></b>     /* Pentium, cpuid command is available */
<b><a name="639">  639</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#cpuid">cpuid</a></a>(0, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);
<b><a name="640">  640</a></b>     cpuidLevel = eax;
<b><a name="641">  641</a></b>     *(int *)string = ebx;
<b><a name="642">  642</a></b>     *(int *)&amp;string[4] = edx;
<b><a name="643">  643</a></b>     *(int *)&amp;string[8] = ecx;
<b><a name="644">  644</a></b>     string[12] = 0;
<b><a name="645">  645</a></b> 
<b><a name="646">  646</a></b>     manufacturer = <a href="../../freebl/mpi/mpcpucache.c.dep.html#MAN_UNKNOWN">MAN_UNKNOWN</a>;
<b><a name="647">  647</a></b>     for (<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>=0; <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a> &lt; <a href="../../freebl/mp<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>/mpcpucache.c.dep.html#n_manufacturers">n_manufacturers</a>; <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>++) {
<b><a name="648">  648</a></b>         <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>f ( strcmp(<a href="../../freebl/mp<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>/mpcpucache.c.dep.html#manMap">manMap</a>[<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>],str<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>ng) == 0) {
<b><a name="649">  649</a></b>             manufacturer = <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>;
<b><a name="650">  650</a></b>         }
<b><a name="651">  651</a></b>     }
<b><a name="652">  652</a></b> 
<b><a name="653">  653</a></b>     if (manufacturer == <a href="../../freebl/mpi/mpcpucache.c.dep.html#INTEL">INTEL</a>) {
<b><a name="654">  654</a></b>         cacheLineSize = <a href="../../freebl/mpi/mpcpucache.c.dep.html#getIntelCacheLineSize">getIntelCacheLineSize</a>(cpuidLevel);
<b><a name="655">  655</a></b>     } else {
<b><a name="656">  656</a></b>         cacheLineSize = <a href="../../freebl/mpi/mpcpucache.c.dep.html#getOtherCacheLineSize">getOtherCacheLineSize</a>(cpuidLevel);
<b><a name="657">  657</a></b>     }
<b><a name="658">  658</a></b>     /* doesn't support cache info based on cpuid. This means
<b><a name="659">  659</a></b>      * an old pentium class processor, which have cache lines of
<b><a name="660">  660</a></b>      * 32. If we learn differently, we can use a switch based on
<b><a name="661">  661</a></b>      * the Manufacturer id  */
<b><a name="662">  662</a></b>     if (cacheLineSize == 0) {
<b><a name="663">  663</a></b>         cacheLineSize = 32;
<b><a name="664">  664</a></b>     }
<b><a name="665">  665</a></b>     return cacheLineSize;
<b><a name="666">  666</a></b> }
<b><a name="667">  667</a></b> #define <a href="#667">MPI_GET_PROCESSOR_LINE_SIZE_DEFINED</a> 1
<b><a name="668">  668</a></b> #endif
<b><a name="669">  669</a></b> 
<b><a name="670">  670</a></b> #if defined(__ppc64__) 
<b><a name="671">  671</a></b> /*
<b><a name="672">  672</a></b>  *  Sigh, The PPC has some really nice features to help us determine cache
<b><a name="673">  673</a></b>  *  size, since it had lots of direct control functions to do so. The POWER
<b><a name="674">  674</a></b>  *  processor even has an instruction to do this, but it was dropped in
<b><a name="675">  675</a></b>  *  PowerPC. Unfortunately most of them are not available in user mode.
<b><a name="676">  676</a></b>  *
<b><a name="677">  677</a></b>  *  The dcbz function would be a great way to determine cache line size except
<b><a name="678">  678</a></b>  *  1) it only works on write-back memory (it throws an exception otherwise), 
<b><a name="679">  679</a></b>  *  and 2) because so many mac programs 'knew' the processor cache size was
<b><a name="680">  680</a></b>  *  32 bytes, they used this instruction as a fast 'zero 32 bytes'. Now the new
<b><a name="681">  681</a></b>  *  G5 processor has 128 byte cache, but dcbz only clears 32 bytes to keep
<b><a name="682">  682</a></b>  *  these programs happy. dcbzl work if 64 bit instructions are supported.
<b><a name="683">  683</a></b>  *  If you know 64 bit instructions are supported, and that stack is 
<b><a name="684">  684</a></b>  *  write-back, you can use this code.
<b><a name="685">  685</a></b>  */
<b><a name="686">  686</a></b> #include "memory.h"
<b><a name="687">  687</a></b> 
<b><a name="688">  688</a></b> /* clear the cache line that contains 'array' */
<b><a name="689">  689</a></b> static inline void <a href="#689">dcbzl</a>(char *array)
<b><a name="690">  690</a></b> {
<b><a name="691">  691</a></b>         register char *a asm("r2") = array;
<b><a name="692">  692</a></b>         __asm__ __volatile__( "<a href="../../freebl/mpi/mpcpucache.c.dep.html#dcbzl">dcbzl</a> %0,r0" : "=r" (a): "0"(a) );
<b><a name="693">  693</a></b> }
<b><a name="694">  694</a></b> 
<b><a name="695">  695</a></b> 
<b><a name="696">  696</a></b> #define <a href="#696">PPC_DO_ALIGN</a>(x,y) ((char *)\
<b><a name="697">  697</a></b>                         ((((long long) (x))+((y)-1))&amp;~((y)-1)))
<b><a name="698">  698</a></b> 
<b><a name="699">  699</a></b> #define <a href="#699">PPC_MAX_LINE_SIZE</a> 256
<b><a name="700">  700</a></b> unsigned long
<b><a name="701">  701</a></b> <a href="#701">s_mpi_getProcessorLineSize</a>()
<b><a name="702">  702</a></b> {
<b><a name="703">  703</a></b>     char testArray[2*<a href="../../freebl/mpi/mpcpucache.c.dep.html#PPC_MAX_LINE_SIZE">PPC_MAX_LINE_SIZE</a>+1];
<b><a name="704">  704</a></b>     char *test;
<b><a name="705">  705</a></b>     <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>nt <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>;
<b><a name="706">  706</a></b> 
<b><a name="707">  707</a></b>     /* align the array on a maximum line size boundary, so we
<b><a name="708">  708</a></b>      * know we are starting to clear from the first address */
<b><a name="709">  709</a></b>     test = <a href="../../freebl/mpi/mpcpucache.c.dep.html#PPC_DO_ALIGN">PPC_DO_ALIGN</a>(testArray, <a href="../../freebl/mpi/mpcpucache.c.dep.html#PPC_MAX_LINE_SIZE">PPC_MAX_LINE_SIZE</a>); 
<b><a name="710">  710</a></b>     /* set all the values to 1's */
<b><a name="711">  711</a></b>     memset(test, 0xff, <a href="../../freebl/mpi/mpcpucache.c.dep.html#PPC_MAX_LINE_SIZE">PPC_MAX_LINE_SIZE</a>);
<b><a name="712">  712</a></b>     /* clear one cache block starting at 'test' */
<b><a name="713">  713</a></b>     <a href="../../freebl/mpi/mpcpucache.c.dep.html#dcbzl">dcbzl</a>(test);
<b><a name="714">  714</a></b> 
<b><a name="715">  715</a></b>     /* find the size of the cleared area, that's our block size */
<b><a name="716">  716</a></b>     for (<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>=<a href="../../freebl/mp<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>/mpcpucache.c.dep.html#PPC_MAX_LINE_SIZE">PPC_MAX_LINE_SIZE</a>; <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a> != 0; <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a> = <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>/2) {
<b><a name="717">  717</a></b>         <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>f (test[<a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>-1] == 0) {
<b><a name="718">  718</a></b>             return <a href="../../softoken/pk11pars.h.dep.html#i">i</a></a></a>;
<b><a name="719">  719</a></b>         }
<b><a name="720">  720</a></b>     }
<b><a name="721">  721</a></b>     return 0;
<b><a name="722">  722</a></b> }
<b><a name="723">  723</a></b> 
<b><a name="724">  724</a></b> #define <a href="#724">MPI_GET_PROCESSOR_LINE_SIZE_DEFINED</a> 1
<b><a name="725">  725</a></b> #endif
<b><a name="726">  726</a></b> 
<b><a name="727">  727</a></b> 
<b><a name="728">  728</a></b> /*
<b><a name="729">  729</a></b>  * put other processor and platform specific cache code here
<b><a name="730">  730</a></b>  * return the smallest cache line size in bytes on the processor 
<b><a name="731">  731</a></b>  * (usually the L1 cache). If the OS has a call, this would be
<b><a name="732">  732</a></b>  * a greate place to put it.
<b><a name="733">  733</a></b>  *
<b><a name="734">  734</a></b>  * If there is no cache, return 0;
<b><a name="735">  735</a></b>  * 
<b><a name="736">  736</a></b>  * define MPI_GET_PROCESSOR_LINE_SIZE_DEFINED so the generic functions
<b><a name="737">  737</a></b>  * below aren't compiled.
<b><a name="738">  738</a></b>  *
<b><a name="739">  739</a></b>  */
<b><a name="740">  740</a></b> 
<b><a name="741">  741</a></b> 
<b><a name="742">  742</a></b> /* target.mk can define MPI_CACHE_LINE_SIZE if it's common for the family or 
<b><a name="743">  743</a></b>  * OS */
<b><a name="744">  744</a></b> #if defined(MPI_CACHE_LINE_SIZE) &amp;&amp; !defined(<a href="../../freebl/mpi/mpcpucache.c.dep.html#MPI_GET_PROCESSOR_LINE_SIZE_DEFINED">MPI_GET_PROCESSOR_LINE_SIZE_DEFINED</a></a></a>)
<b><a name="745">  745</a></b> 
<b><a name="746">  746</a></b> unsigned long
<b><a name="747">  747</a></b> <a href="#747">s_mpi_getProcessorLineSize</a>()
<b><a name="748">  748</a></b> {
<b><a name="749">  749</a></b>    return MPI_CACHE_LINE_SIZE;
<b><a name="750">  750</a></b> }
<b><a name="751">  751</a></b> #define <a href="#751">MPI_GET_PROCESSOR_LINE_SIZE_DEFINED</a> 1
<b><a name="752">  752</a></b> #endif
<b><a name="753">  753</a></b> 
<b><a name="754">  754</a></b> 
<b><a name="755">  755</a></b> /* If no way to get the processor cache line size has been defined, assume
<b><a name="756">  756</a></b>  * it's 32 bytes (most common value, does not significantly impact performance)
<b><a name="757">  757</a></b>  */ 
<b><a name="758">  758</a></b> #ifndef <a href="../../freebl/mpi/mpcpucache.c.dep.html#MPI_GET_PROCESSOR_LINE_SIZE_DEFINED">MPI_GET_PROCESSOR_LINE_SIZE_DEFINED</a></a></a>
<b><a name="759">  759</a></b> unsigned long
<b><a name="760">  760</a></b> <a href="#760">s_mpi_getProcessorLineSize</a>()
<b><a name="761">  761</a></b> {
<b><a name="762">  762</a></b>    return 32;
<b><a name="763">  763</a></b> }
<b><a name="764">  764</a></b> #endif
<b><a name="765">  765</a></b> 
<b><a name="766">  766</a></b> #ifdef TEST_IT
<b><a name="767">  767</a></b> #include &lt;stdio.h&gt;
<b><a name="768">  768</a></b> 
<b><a name="769">  769</a></b> <a href="../../freebl/mknewpc2.c.dep.html#main">main</a><a href="../../freebl/mksp.c.dep.html#main"><sup>[1]</sup></a><a href="../../freebl/rijndael_tables.c.dep.html#main"><sup>[2]</sup></a><a href="../../freebl/sha512.c.dep.html#main"><sup>[3]</sup></a><a href="../../freebl/ecl/tests/ec2_test.c.dep.html#main"><sup>[4]</sup></a><a href="../../freebl/ecl/tests/ec_naft.c.dep.html#main"><sup>[5]</sup></a><a href="../../freebl/ecl/tests/ecp_fpt.c.dep.html#main"><sup>[6]</sup></a><a href="../../freebl/ecl/tests/ecp_test.c.dep.html#main"><sup>[7]</sup></a><a href="../../freebl/mpi/mdxptest.c.dep.html#main"><sup>[8]</sup></a><a href="../../freebl/mpi/tests/mptest-3a.c.dep.html#main"><sup>[9]</sup></a><a href="../../freebl/mpi/tests/mptest-1.c.dep.html#main"><sup>[10]</sup></a><a href="../../freebl/mpi/tests/mptest-2.c.dep.html#main"><sup>[11]</sup></a><a href="../../freebl/mpi/tests/mptest-3.c.dep.html#main"><sup>[12]</sup></a><a href="../../freebl/mpi/tests/mptest-4a.c.dep.html#main"><sup>[13]</sup></a><a href="../../freebl/mpi/tests/mptest-4.c.dep.html#main"><sup>[14]</sup></a><a href="../../freebl/mpi/tests/mptest-4b.c.dep.html#main"><sup>[15]</sup></a><a href="../../freebl/mpi/tests/mptest-5.c.dep.html#main"><sup>[16]</sup></a><a href="../../freebl/mpi/tests/mptest-5a.c.dep.html#main"><sup>[17]</sup></a><a href="../../freebl/mpi/tests/mptest-6.c.dep.html#main"><sup>[18]</sup></a><a href="../../freebl/mpi/tests/mptest-7.c.dep.html#main"><sup>[19]</sup></a><a href="../../freebl/mpi/tests/mptest-8.c.dep.html#main"><sup>[20]</sup></a><a href="../../freebl/mpi/tests/mptest-9.c.dep.html#main"><sup>[21]</sup></a><a href="../../freebl/mpi/tests/mptest-b.c.dep.html#main"><sup>[22]</sup></a><a href="../../freebl/mpi/utils/basecvt.c.dep.html#main"><sup>[23]</sup></a><a href="../../freebl/mpi/utils/makeprime.c.dep.html#main"><sup>[24]</sup></a><a href="../../freebl/mpi/utils/bbsrand.c.dep.html#main"><sup>[25]</sup></a><a href="../../freebl/mpi/utils/dec2hex.c.dep.html#main"><sup>[26]</sup></a><a href="../../freebl/mpi/utils/exptmod.c.dep.html#main"><sup>[27]</sup></a><a href="../../freebl/mpi/utils/fact.c.dep.html#main"><sup>[28]</sup></a><a href="../../freebl/mpi/utils/gcd.c.dep.html#main"><sup>[29]</sup></a><a href="../../freebl/mpi/utils/hex2dec.c.dep.html#main"><sup>[30]</sup></a><a href="../../freebl/mpi/utils/identest.c.dep.html#main"><sup>[31]</sup></a><a href="../../freebl/mpi/utils/invmod.c.dep.html#main"><sup>[32]</sup></a><a href="../../freebl/mpi/utils/isprime.c.dep.html#main"><sup>[33]</sup></a><a href="../../freebl/mpi/utils/lap.c.dep.html#main"><sup>[34]</sup></a><a href="../../freebl/mpi/utils/metime.c.dep.html#main"><sup>[35]</sup></a><a href="../../freebl/mpi/utils/pi.c.dep.html#main"><sup>[36]</sup></a><a href="../../freebl/mpi/utils/primegen.c.dep.html#main"><sup>[37]</sup></a><a href="../../freebl/mpi/utils/prng.c.dep.html#main"><sup>[38]</sup></a><a href="../../freebl/mpi/utils/sieve.c.dep.html#main"><sup>[39]</sup></a><a href="../../freebl/mpi/mpi-test.c.dep.html#main"><sup>[40]</sup></a><a href="../../freebl/mpi/mulsqr.c.dep.html#main"><sup>[41]</sup></a><a href="../../util/utf8.c.dep.html#main"><sup>[42]</sup></a>()
<b><a name="770">  770</a></b> {
<b><a name="771">  771</a></b>     printf("line size = %d\n", <a href="../../freebl/mpi/mpcpucache.c.dep.html#s_mpi_getProcessorLineSize">s_mpi_getProcessorLineSize</a></a></a></a>());
<b><a name="772">  772</a></b> } 
<b><a name="773">  773</a></b> #endif
</pre>


<?
require_once "{$config['file_root']}/includes/footer.inc.php"
?>
