alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v $dsn/src/serialIn.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 MainModule.v : (17, 73): Undefined module: LSOSC was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5220 serialIn.v : (23, 42): Variable reference to a non-variable serialIn.
# Error: VCP5118 serialIn.v : (23, 1): Non-typed object used in expression: serialIn [module].
# Error: VCP2980 serialIn.v : (23, 1): Variable 'msg' cannot be driven by both procedural and continuous assignment.
# Compile failure 3 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v $dsn/src/serialIn.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 MainModule.v : (19, 42): SERCLK_OUT is not a valid left-hand side of a procedural assignment.
# Error: VCP5220 serialIn.v : (23, 42): Variable reference to a non-variable serialIn.
# Error: VCP5118 serialIn.v : (23, 1): Non-typed object used in expression: serialIn [module].
# Error: VCP2980 serialIn.v : (23, 1): Variable 'msg' cannot be driven by both procedural and continuous assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module serialOut found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: easySerialOut.
# $root top modules: MainModule easySerialOut.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Warning: VCP2515 MainModule.v : (67, 7): Undefined module: codeCkeck was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 MainModule.v : (19, 42): SERCLK_OUT is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/serialOut.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: MainModule easySerialOut.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/timer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: timer.
# $root top modules: MainModule easySerialOut timer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/codeCheckV2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: codeCkeck.
# $root top modules: MainModule easySerialOut timer codeCkeck.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/serialIn.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5220 serialIn.v : (23, 42): Variable reference to a non-variable serialIn.
# Error: VCP5118 serialIn.v : (23, 1): Non-typed object used in expression: serialIn [module].
# Error: VCP2980 serialIn.v : (23, 1): Variable 'msg' cannot be driven by both procedural and continuous assignment.
# Compile failure 3 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Info: VCP2113 Module codeCkeck found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 MainModule.v : (19, 42): SERCLK_OUT is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Info: VCP2113 Module codeCkeck found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: MainModule.
# $root top modules: MainModule.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: MainModule.
# $root top modules: MainModule.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2590 MainTestBench.v : (19, 1): Undefined port CTRL_IN in module MainModule.
# Warning: VCP2590 MainTestBench.v : (19, 1): Undefined port CTRL_RECV in module MainModule.
# Warning: VCP2590 MainTestBench.v : (19, 1): Undefined port CTRL_CLK in module MainModule.
# Warning: VCP2590 MainTestBench.v : (20, 1): Undefined port RESET_OUT in module MainModule.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 4 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4116 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:24, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (35): $finish called.
# KERNEL: Time: 449 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 449 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4116 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:24, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (35): $finish called.
# KERNEL: Time: 449 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 449 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4116 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:26, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4116 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:27, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:28, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /Test/RESET_IN not found in D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (37): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:28, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (37): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:29, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:31, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Info: VCP2113 Module codeCkeck found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:35, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/serialOut.v $dsn/src/timer.v $dsn/src/codeCheckV2.v $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 MainTestBench.v : (22, 1): Variable 'SERCLK_OUT_' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:40, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2980 MainTestBench.v : (23, 1): Variable 'SERCLK_OUT_' cannot be driven by both procedural and continuous assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainModule.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module timer found in current working library.
# Info: VCP2113 Module easySerialOut found in current working library.
# Info: VCP2113 Module codeCkeck found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:41, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 69 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 69 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work Prueba2 $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\ITBA\3-Electro 3\TPs\TP2-G2_E3\TEST2\Prueba2\src\wave.asdb
#  19:41, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/ITBA/3-Electro 3/TPs/TP2-G2_E3/TEST2/Prueba2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 105 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 105 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
