Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /softslin/vivado_14.1/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L blk_mem_gen_v8_2 -L fifo_generator_v12_0 -L proc_common_v4_0 -L axi_bram_ctrl_v4_0 -L xil_defaultlib -L secureip --snapshot tb_ram_top_behav --prj /tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.sim/sim_1/behav/tb_ram_top.prj xil_defaultlib.tb_ram_top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/softslin/vivado_14.1/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/family.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/family_support.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/coregen_comp_defs.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/common_types_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/proc_common_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/conv_funs_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ipif_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/async_fifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/sync_fifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/basic_sfifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/addsub.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/direct_path_cntr.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/down_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/eval_timer.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/inferred_lut4.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ipif_steer.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ipif_steer128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ipif_mirror128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ld_arith_reg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/ld_arith_reg2.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_bits.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_muxcy.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_gate.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_gate128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_adder_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_adder.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_counter_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_counter_top.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_occ_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_occ_counter_top.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pf_dpram_select.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_mask.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl16_fifo.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo2.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo3.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/valid_be.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_with_enable_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/muxf_struct_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/mux_onehot_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/compare_vectors_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/counter_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_muxcy_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/or_gate_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/soft_reset.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/coregen_comp_defs.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl_top.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/0289339c/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/bd/ram_axi/ip/ram_axi_axi_bram_ctrl_0_0/sim/ram_axi_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/bd/ram_axi/ip/ram_axi_blk_mem_gen_0_0/sim/ram_axi_blk_mem_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/bd/ram_axi/hdl/ram_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/bd/ram_axi/hdl/ram_axi_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sim_1/new/tb_ram_top.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal memory_i on file /tp/xph3sle/xph3sle508/project_NI/ip_ram_axi_bus/ip_ram_axi_bus.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/simulation/blk_mem_gen_v8_2.vhd at line 3198 size 524288 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.ua_narrow [\ua_narrow(32,2,2)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wrap_brst [\wrap_brst(16,2,32)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture imp of entity axi_bram_ctrl_v4_0.SRL_FIFO [\SRL_FIFO(1,8,false)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wr_chnl [\wr_chnl(16,2,32,1,1,"AXI4",0,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.rd_chnl [\rd_chnl(16,2,32,1,1,"AXI4",0,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.full_axi [\full_axi(16,32,1,"AXI4",1,0,32,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(14,16,32,1,"A...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl [\axi_bram_ctrl("EXTERNAL",16384,...]
Compiling architecture ram_axi_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.ram_axi_axi_bram_ctrl_0_0 [ram_axi_axi_bram_ctrl_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1FHMR11 [s00_couplers_imp_1fhmr11_default]
Compiling architecture structure of entity xil_defaultlib.ram_axi_axi_interconnect_0_0 [ram_axi_axi_interconnect_0_0_def...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture ram_axi_blk_mem_gen_0_0_arch of entity xil_defaultlib.ram_axi_blk_mem_gen_0_0 [ram_axi_blk_mem_gen_0_0_default]
Compiling architecture structure of entity xil_defaultlib.ram_axi [ram_axi_default]
Compiling architecture structure of entity xil_defaultlib.ram_axi_wrapper [ram_axi_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ram_top
Built simulation snapshot tb_ram_top_behav
