/****************************************/
/* Configure the PLL and clock dividers */
/****************************************/



/* MC REQ */
MWR 0x02018C20 0x2C400000 /* DDR starts at 0xB1000000 */
MWR 0x02018C24 0x2D400000 /* DDR is 64MB in size - this value is in words, not bytes */
MWR 0x02018C28 0x00000000 /* Offset into Physical memory */
MWR 0x02018C2C 0x00000000 /* Port 0 */

/* Turn off circular buffers  - DVB-H Link-Layer circular buffering registers (documented in the UCCP320 TRM).  */
/* They are on by default for backward compatibility reasons, but will default to off for all except DVBH- RS/TS Demux from UCCP330 */
MWR 0x0200061C 0x00000000
MWR 0x0200065C 0x00000000
MWR 0x0200066C 0x00000000
MWR 0x0200068C 0x00000000
MWR 0x0200069C 0x00000000
MWR 0x020006AC 0x00000000
MWR 0x020006BC 0x00000000
MWR 0x020006CC 0x00000000
MWR 0x020006DC 0x00000000
MWR 0x020006EC 0x00000000

MPAUSE 7000

/* Timer Clock Configuration - Must be set to (core clock rate - 1) */
MWR 0x04830140 399 /* TIMERCONFIG */
