// Seed: 911552264
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9
);
  bit id_11;
  id_12 :
  assert property (@(posedge id_4) 1)
  else id_11 <= -1'b0;
  assign id_11 = id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_15 = 32'd96,
    parameter id_7  = 32'd4
) (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri0 _id_7,
    input wand id_8,
    input supply1 id_9,
    input uwire _id_10,
    output wire id_11,
    input supply0 id_12,
    input wand id_13
);
  wire  [ id_10  >  -1 : -1] _id_15;
  logic [id_7 : -1  *  id_7] id_16;
  ;
  logic [7:0][1 : 1] id_17, id_18;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_2,
      id_3,
      id_9,
      id_3,
      id_6,
      id_3,
      id_1,
      id_13
  );
  assign id_18[id_15()] = -1;
endmodule
