/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[84] ? in_data[13] : in_data[24]);
  assign celloutsig_1_0z = !(in_data[176] ? in_data[109] : in_data[144]);
  assign celloutsig_1_10z = !(celloutsig_1_9z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_26z = !(_01_ ? _01_ : _00_);
  assign celloutsig_1_2z = ~((in_data[188] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_1z[17]));
  assign celloutsig_1_19z = ~((celloutsig_1_10z | celloutsig_1_8z[0]) & (celloutsig_1_18z | celloutsig_1_11z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[78]) & (celloutsig_0_0z | in_data[1]));
  assign celloutsig_0_5z = celloutsig_0_4z[6] ^ celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_2z ^ celloutsig_0_26z;
  assign celloutsig_0_4z = { celloutsig_0_3z[6:2], 1'h0, celloutsig_0_2z } + { in_data[88:84], celloutsig_0_1z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= celloutsig_1_1z[15:8];
  reg [2:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 3'h0;
    else _15_ <= celloutsig_0_8z[15:13];
  assign { _01_, _00_, _03_[0] } = _15_;
  assign celloutsig_1_9z = _02_ > { _02_[3], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_31z = { celloutsig_0_30z[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_28z } % { 1'h1, celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_0_8z = { celloutsig_0_6z[3:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[4:2], celloutsig_0_7z[13:1], in_data[0] };
  assign celloutsig_1_3z = in_data[117] ? celloutsig_1_1z[8:3] : { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[161] ? _02_[6:2] : { celloutsig_1_3z[5:2], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_5z ? { celloutsig_0_6z[7:4], celloutsig_0_9z } : { celloutsig_0_7z[12:9], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_4z[3:2], _01_, _00_, _03_[0] } | { celloutsig_0_11z[4:1], celloutsig_0_14z };
  assign celloutsig_0_6z = { in_data[54:51], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } | { in_data[62:55], celloutsig_0_5z };
  assign celloutsig_0_10z = in_data[22:5] | { in_data[65:59], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[172:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[121:105], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, _02_, celloutsig_1_0z, celloutsig_1_2z } >> in_data[137:127];
  assign celloutsig_0_23z = { celloutsig_0_10z[2:0], celloutsig_0_14z } >> { in_data[2:1], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_7z = in_data[26:13] ^ { celloutsig_0_3z[5:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[55]) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[0] & in_data[165]) | (celloutsig_1_1z[13] & in_data[165]));
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_0z) | (celloutsig_1_3z[5] & celloutsig_1_6z[8]));
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_11z) | (celloutsig_1_9z & celloutsig_1_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_3z[3]) | (celloutsig_0_6z[7] & in_data[22]));
  assign celloutsig_0_14z = ~((celloutsig_0_7z[2] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_11z[3]));
  assign { celloutsig_0_3z[3], celloutsig_0_3z[8:4], celloutsig_0_3z[2] } = { celloutsig_0_2z, in_data[73:69], celloutsig_0_0z } ^ { in_data[67], in_data[72:68], in_data[66] };
  assign _03_[2:1] = { _01_, _00_ };
  assign celloutsig_0_3z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
