
*** Running vivado
    with args -log fir_compiler_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fir_compiler_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 297.684 ; gain = 87.555
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (12#1) [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 361.441 ; gain = 151.313
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 361.441 ; gain = 151.313
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 567.473 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 567.473 ; gain = 357.344
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 567.473 ; gain = 357.344
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 567.473 ; gain = 357.344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 567.473 ; gain = 357.344
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 567.473 ; gain = 357.344
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 636.063 ; gain = 425.934
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 647.758 ; gain = 437.629
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 656.492 ; gain = 446.363
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 656.492 ; gain = 446.363

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    10|
|2     |DSP48E1 |     1|
|3     |LUT1    |    41|
|4     |LUT2    |    10|
|5     |LUT3    |    10|
|6     |LUT4    |    10|
|7     |LUT5    |    13|
|8     |LUT6    |     7|
|9     |SRL16E  |     7|
|10    |FDRE    |    87|
|11    |FDSE    |    17|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 656.492 ; gain = 446.363
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 656.492 ; gain = 437.191
