{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749339675955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749339675955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 08 03:11:15 2025 " "Processing started: Sun Jun 08 03:11:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749339675955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339675955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s10000001detectorQ -c s10000001detectorQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off s10000001detectorQ -c s10000001detectorQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339675955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749339676219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749339676219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s10000001detectorq.v 1 1 " "Found 1 design units, including 1 entities, in source file s10000001detectorq.v" { { "Info" "ISGN_ENTITY_NAME" "1 s10000001detectorQ " "Found entity 1: s10000001detectorQ" {  } { { "s10000001detectorQ.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/s10000001detectorQ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749339683144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339683144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_3 " "Found entity 1: Counter_3" {  } { { "Counter.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749339683144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339683144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J_Sync s10000001detectorQ.v(10) " "Verilog HDL Implicit Net warning at s10000001detectorQ.v(10): created implicit net for \"J_Sync\"" {  } { { "s10000001detectorQ.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/s10000001detectorQ.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749339683144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lden Counter.v(3) " "Verilog HDL Implicit Net warning at Counter.v(3): created implicit net for \"lden\"" {  } { { "Counter.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/Counter.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749339683144 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "J_Sync s10000001detectorQ.v(32) " "Verilog HDL Procedural Assignment error at s10000001detectorQ.v(32): object \"J_Sync\" on left-hand side of assignment must have a variable data type" {  } { { "s10000001detectorQ.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/s10000001detectorQ.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749339683250 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "J_Sync s10000001detectorQ.v(33) " "Verilog HDL Procedural Assignment error at s10000001detectorQ.v(33): object \"J_Sync\" on left-hand side of assignment must have a variable data type" {  } { { "s10000001detectorQ.v" "" { Text "D:/University/4th Semester/Digital Systems 1/CA4/Post/s10000001detectorQ.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1749339683250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749339683297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 08 03:11:23 2025 " "Processing ended: Sun Jun 08 03:11:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749339683297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749339683297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749339683297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339683297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749339683884 ""}
