// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.2.0.97.3
// Netlist written on Thu Feb 25 22:40:39 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.2/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.2/ip/pmi/pmi_ice40up.vhd"
// file 2 "f:/whathisface/vision-fpga-som/som/rtl/cdc_utils/rtl/verilog/cc561.v"
// file 3 "f:/whathisface/vision-fpga-som/som/rtl/cdc_utils/rtl/verilog/sync2_pgen.v"
// file 4 "f:/whathisface/vision-fpga-som/som/rtl/common/ice40_resetn.v"
// file 5 "f:/whathisface/vision-fpga-som/som/rtl/common/lsc_i2cm_16.v"
// file 6 "f:/whathisface/vision-fpga-som/som/rtl/common/lsc_i2cm_himax.v"
// file 7 "f:/whathisface/vision-fpga-som/som/rtl/vision/src/blink_himax.sv"
// file 8 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/dpram512x8/rtl/dpram512x8.v"
// file 9 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/dual_clock_fifo.v"
// file 10 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/fifo.v"
// file 11 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/ice40_spram_128kx8.sv"
// file 12 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/lsc_uart.v"
// file 13 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/stream_dual_clock_fifo.v"
// file 14 "f:/whathisface/vision-fpga-som/som/rtl/vision/synth/source/impl_1/stream_fifo_if.v"
// file 15 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/lscc/radiant/2.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "f:/whathisface/vision-fpga-som/som/rtl/vision/src/ram256x16_himax.mem"
// file 35 "c:/lscc/radiant/2.2/ip/common/adder/rtl/lscc_adder.v"
// file 36 "c:/lscc/radiant/2.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 37 "c:/lscc/radiant/2.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 38 "c:/lscc/radiant/2.2/ip/common/counter/rtl/lscc_cntr.v"
// file 39 "c:/lscc/radiant/2.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 40 "c:/lscc/radiant/2.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 41 "c:/lscc/radiant/2.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 42 "c:/lscc/radiant/2.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 43 "c:/lscc/radiant/2.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 44 "c:/lscc/radiant/2.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 45 "c:/lscc/radiant/2.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 46 "c:/lscc/radiant/2.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 47 "c:/lscc/radiant/2.2/ip/common/rom/rtl/lscc_rom.v"
// file 48 "c:/lscc/radiant/2.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 49 "c:/lscc/radiant/2.2/ip/pmi/pmi_add.v"
// file 50 "c:/lscc/radiant/2.2/ip/pmi/pmi_addsub.v"
// file 51 "c:/lscc/radiant/2.2/ip/pmi/pmi_complex_mult.v"
// file 52 "c:/lscc/radiant/2.2/ip/pmi/pmi_counter.v"
// file 53 "c:/lscc/radiant/2.2/ip/pmi/pmi_dsp.v"
// file 54 "c:/lscc/radiant/2.2/ip/pmi/pmi_fifo.v"
// file 55 "c:/lscc/radiant/2.2/ip/pmi/pmi_fifo_dc.v"
// file 56 "c:/lscc/radiant/2.2/ip/pmi/pmi_mac.v"
// file 57 "c:/lscc/radiant/2.2/ip/pmi/pmi_mult.v"
// file 58 "c:/lscc/radiant/2.2/ip/pmi/pmi_multaddsub.v"
// file 59 "c:/lscc/radiant/2.2/ip/pmi/pmi_multaddsubsum.v"
// file 60 "c:/lscc/radiant/2.2/ip/pmi/pmi_ram_dp.v"
// file 61 "c:/lscc/radiant/2.2/ip/pmi/pmi_ram_dp_be.v"
// file 62 "c:/lscc/radiant/2.2/ip/pmi/pmi_ram_dq.v"
// file 63 "c:/lscc/radiant/2.2/ip/pmi/pmi_ram_dq_be.v"
// file 64 "c:/lscc/radiant/2.2/ip/pmi/pmi_rom.v"
// file 65 "c:/lscc/radiant/2.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module blink_himax
//

module blink_himax (input uart_rx, output uart_tx, output [2:0]gpio, output host_intr, 
            output i2c_scl, output i2c_sda, output sensor_clk, input px_clk, 
            input px_fv, input px_lv, input [3:0]pxd, output sensor_led, 
            (* black_box_pad_pin=1 *) output led_red, (* black_box_pad_pin=1 *) output led_green, 
            (* black_box_pad_pin=1 *) output led_blue);   /* synthesis lineinfo="@7(40[8],40[19])"*/
    
    wire gpio_c_3_c;   /* synthesis lineinfo="@7(42[24],42[31])"*/
    wire gpio_c_2;   /* synthesis lineinfo="@7(43[24],43[31])"*/
    (* is_clock=1 *) wire px_clk_c;   /* synthesis lineinfo="@7(52[24],52[30])"*/
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire GND_net, VCC_net, sensor_clk_c, px_fv_c, px_lv_c, pxd_c_3, 
        pxd_c_2, pxd_c_1, pxd_c_0, sensor_led_c, red, green;
    wire [7:0]uart_rx_data;   /* synthesis lineinfo="@7(75[17],75[29])"*/
    wire [7:0]uart_tx_data;   /* synthesis lineinfo="@7(75[31],75[43])"*/
    
    wire host_intr_c, uart_tx_valid, uart_tx_empty, load_fifo, pixel_valid;
    wire [16:0]num_pixels;   /* synthesis lineinfo="@7(89[18],89[28])"*/
    
    wire init, init_done;
    wire [19:0]timer;   /* synthesis lineinfo="@7(117[18],117[23])"*/
    
    wire n105, n106, n89, n88, n87_2;
    wire [31:0]s_state;   /* synthesis lineinfo="@7(128[7],128[14])"*/
    wire [31:0]s_next;   /* synthesis lineinfo="@7(128[16],128[22])"*/
    wire [7:0]cam_data;   /* synthesis lineinfo="@7(223[17],223[25])"*/
    wire [3:0]pxd_d;   /* synthesis lineinfo="@7(224[17],224[22])"*/
    
    wire hsync, vsync, n9_2;
    wire [9:0]pxl_cnt;   /* synthesis lineinfo="@7(226[17],226[24])"*/
    
    wire n4645;
    wire [3:0]pxd_p;   /* synthesis lineinfo="@7(228[24],228[29])"*/
    
    wire px_lv_p;
    wire [1:0]vsync_d;   /* synthesis lineinfo="@7(329[17],329[24])"*/
    
    wire eof;
    wire [1:0]eof_d;   /* synthesis lineinfo="@7(337[17],337[22])"*/
    wire [16:0]ram_addr;   /* synthesis lineinfo="@7(356[18],356[26])"*/
    
    wire ram_wr_en;
    wire [7:0]ram_wr_data;   /* synthesis lineinfo="@7(359[18],359[29])"*/
    
    wire n4578, n7287, n35, n100, n101, n102, n103, n104, n9_adj_924;
    wire [2:0]s_next_2__N_82;
    
    wire s_next_2__N_72, n9_adj_925, n34;
    wire [7:0]reset_cnt;   /* synthesis lineinfo="@4(19[28],19[37])"*/
    
    wire n4576, n9_adj_926, n7278;
    wire [19:0]timer_19__N_124;
    
    wire w_scl_out_N_191, w_sda_out_N_193, n9_adj_927, n7377, n9_adj_928, 
        load_fifo_N_211, load_fifo_N_210, uart_tx_valid_N_204, n7374, 
        n32, n9_adj_929, n31, n1916, n1909, n1907, n1898, n1889, 
        n26, n9_adj_930, n6051, n9_adj_931, n9_adj_932, red_N_199, 
        green_N_202, n2839, n6050, lsb_addr;
    wire [15:0]i2c_cmd;   /* synthesis lineinfo="@6(30[17],30[24])"*/
    
    wire i2c_running;
    wire [15:0]ofs_addr;   /* synthesis lineinfo="@6(39[16],39[24])"*/
    
    wire n4643, n7410, resetn_N_232, n2926, n2925, n9_adj_933;
    wire [7:0]fifo_dout;   /* synthesis lineinfo="@13(19[21],19[30])"*/
    
    wire fifo_empty, full;
    wire [3:0]we;   /* synthesis lineinfo="@11(54[18],54[20])"*/
    wire [3:0]ram_cs;   /* synthesis lineinfo="@11(55[18],55[24])"*/
    
    wire n7350, n6, n4, n3, n7407, n2899, n11, n2898, fifo_we;
    wire [11:0]fifo_waddr;   /* synthesis lineinfo="@12(32[12],32[22])"*/
    wire [11:0]fifo_waddr_p1;   /* synthesis lineinfo="@12(38[13],38[26])"*/
    
    wire n99, rx_bit_tick, rx_sample_tick, n7383, n93, n94, n95, 
        n96, n2892, n4641, n9_adj_934, n4639, n6041, n9_adj_935, 
        n4637, n9_adj_936, n4634, n4632, n6033, n4630, n7404, 
        n90, n91, n92, n4628, n6724, n7281, n2, n9_adj_937;
    wire [7:0]wr_data_lat;   /* synthesis lineinfo="@5(30[11],30[22])"*/
    
    wire n7401, n4_adj_938, n9_adj_939, n9_adj_940, n4626, n1763, 
        n3034, n2845, n9_adj_941, n3032, n97_2, n98;
    wire [3:0]wr_addr;   /* synthesis lineinfo="@9(48[22],48[29])"*/
    wire [3:0]wr_addr_gray;   /* synthesis lineinfo="@9(49[22],49[34])"*/
    wire [3:0]rd_addr_gray;   /* synthesis lineinfo="@9(53[22],53[34])"*/
    wire [3:0]full_o_N_462;
    
    wire n6_adj_942;
    wire [2:0]full_o_N_463;
    
    wire n4624, n7275, n3030, n7398, n4622, n4590, n7305;
    wire [31:0]empty_o_N_479;
    wire [2:0]empty_o_N_480;
    wire [7:0]rd_data_o_7__N_450;
    
    wire n7395, fifo_valid, n7314, n4620, n3026, n3024, n4588, 
        n3018, n3016, n7284, n3014, n4618, n5679, n2657, n9_adj_943, 
        n3012, n3011, n9_adj_944, n3010, n1704, n3009, n3008, 
        n3007, n3006, n3005, n3004, n3003, n7505, n3002, n3001, 
        n3000, n2999, n2998, n2997, n2996, n2995, n2994, n2993, 
        n2992, n2991, n2990, n2989, n2988, n4586, n2987, n2986, 
        n998, n2985, n2984, n7392, n2981, n2980, n2979, n2978, 
        n2977, n2976, n2975, n2974, n30, n2973, n2972, n2971, 
        n2970, n2969, n7389, n2968, n29_2, n79, n80, n81, n82, 
        n83, n84, n85, n86, n87_adj_945, n88_adj_946, n89_adj_947, 
        n90_adj_948, n91_adj_949, n92_adj_950, n93_adj_951, n94_adj_952, 
        n95_adj_953, n2967, n90_adj_954, n89_adj_955, n88_adj_956, 
        n87_adj_957, n86_adj_958, n85_adj_959, n84_adj_960, n83_adj_961, 
        n82_adj_962, n81_adj_963, n80_adj_964, n79_adj_965, n78, n77, 
        n76, n75, n74, n7293, n7290, n4584, n28, n4616, n7386, 
        n27, n10, n7380, n4582, n2579, n4651, n4580, n7506, 
        n7507, n4649, n4647, n7428, n7425, n7422, n7419, n10_adj_966, 
        n3129, n18, n7416, n14_2, n7272, n38, n7413;
    
    VHI i2 (.Z(VCC_net));
    \stream_dual_clock_fifo(DW=8,AW=4)  i_stream_dual_clock_fifo (n2845, resetn_N_232, 
            {fifo_dout}, n1916, {ram_wr_data}, clk, n2981, pixel_valid, 
            n2976, fifo_valid, full, px_clk_c, wr_addr[2], wr_addr[3], 
            pxd_d[0], cam_data[1], cam_data[2], cam_data[3], cam_data[4], 
            cam_data[5], cam_data[6], cam_data[7], {rd_data_o_7__N_450}, 
            VCC_net, GND_net, n1907, fifo_empty, n1909, empty_o_N_480[1], 
            full_o_N_463[1], full_o_N_463[2], empty_o_N_479[3], full_o_N_462[3], 
            n6_adj_942, n3034, rd_addr_gray[3], n3032, rd_addr_gray[2], 
            n3030, rd_addr_gray[1], n3014, wr_addr_gray[1], n3016, 
            wr_addr_gray[2], n3026, n3024, n3018, wr_addr_gray[3], 
            n3012, empty_o_N_480[2], n3011, n3010, n3009, n3008, 
            n3007, n3006, n2977);   /* synthesis lineinfo="@7(312[46],323[6])"*/
    (* syn_instantiated=1 *) IOL_B \u_io_pxd[3]  (.PADDI(pxd_c_3), .DO1(GND_net), 
            .DO0(GND_net), .CE(VCC_net), .IOLTO(VCC_net), .HOLD(GND_net), 
            .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(pxd_p[3]));
    defparam \u_io_pxd[3] .LATCHIN = "NONE_DDR";
    defparam \u_io_pxd[3] .DDROUT = "NO";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1584_3_lut (.A(ofs_addr[8]), 
            .B(i2c_cmd[8]), .C(lsb_addr), .Z(n2990));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1584_3_lut.INIT = "0xcaca";
    FD1P3XZ vsync_d_i0 (.D(vsync), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(vsync_d[0]));   /* synthesis lineinfo="@7(331[15],332[40])"*/
    defparam vsync_d_i0.REGSET = "RESET";
    defparam vsync_d_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1571_3_lut (.A(fifo_dout[0]), 
            .B(rd_data_o_7__N_450[0]), .C(fifo_empty), .Z(n2977));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1571_3_lut.INIT = "0xacac";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i13 (.D(n77), .SP(n2898), 
            .CK(clk), .SR(n2926), .Q(ram_addr[13]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i13.REGSET = "RESET";
    defparam ram_addr_573__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i9 (.D(n81_adj_963), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[9]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i9.REGSET = "RESET";
    defparam ram_addr_573__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1583_3_lut (.A(ofs_addr[9]), 
            .B(i2c_cmd[9]), .C(lsb_addr), .Z(n2989));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1583_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i6 (.D(n84_adj_960), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[6]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i6.REGSET = "RESET";
    defparam ram_addr_573__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i5 (.D(n85_adj_959), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[5]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i5.REGSET = "RESET";
    defparam ram_addr_573__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ hsync_c (.D(px_lv_p), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(hsync));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam hsync_c.REGSET = "RESET";
    defparam hsync_c.SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1 *) RGB_CORE u_led_driver_RGB_CORE_inst (.CURREN(VCC_net), 
            .RGBLEDEN(VCC_net), .RGB0PWM(red), .RGB1PWM(green), .RGB2PWM(px_fv_c), 
            .RGB2(n7505), .RGB1(n7506), .RGB0(n7507));
    defparam u_led_driver_RGB_CORE_inst.CURRENT_MODE = "1";
    defparam u_led_driver_RGB_CORE_inst.RGB0_CURRENT = "0b000001";
    defparam u_led_driver_RGB_CORE_inst.RGB1_CURRENT = "0b000001";
    defparam u_led_driver_RGB_CORE_inst.RGB2_CURRENT = "0b000001";
    defparam u_led_driver_RGB_CORE_inst.FABRIC_TRIME = "DISABLE";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1582_3_lut (.A(ofs_addr[10]), 
            .B(i2c_cmd[10]), .C(lsb_addr), .Z(n2988));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1582_3_lut.INIT = "0xcaca";
    (* syn_instantiated=1 *) IOL_B \u_io_pxd[2]  (.PADDI(pxd_c_2), .DO1(GND_net), 
            .DO0(GND_net), .CE(VCC_net), .IOLTO(VCC_net), .HOLD(GND_net), 
            .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(pxd_p[2]));
    defparam \u_io_pxd[2] .LATCHIN = "NONE_DDR";
    defparam \u_io_pxd[2] .DDROUT = "NO";
    (* syn_instantiated=1 *) IOL_B \u_io_pxd[1]  (.PADDI(pxd_c_1), .DO1(GND_net), 
            .DO0(GND_net), .CE(VCC_net), .IOLTO(VCC_net), .HOLD(GND_net), 
            .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(pxd_p[1]));
    defparam \u_io_pxd[1] .LATCHIN = "NONE_DDR";
    defparam \u_io_pxd[1] .DDROUT = "NO";
    (* syn_instantiated=1 *) IOL_B \u_io_pxd[0]  (.PADDI(pxd_c_0), .DO1(GND_net), 
            .DO0(GND_net), .CE(VCC_net), .IOLTO(VCC_net), .HOLD(GND_net), 
            .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(pxd_p[0]));
    defparam \u_io_pxd[0] .LATCHIN = "NONE_DDR";
    defparam \u_io_pxd[0] .DDROUT = "NO";
    (* syn_instantiated=1 *) IOL_B u_io_lv (.PADDI(px_lv_c), .DO1(GND_net), 
            .DO0(GND_net), .CE(VCC_net), .IOLTO(VCC_net), .HOLD(GND_net), 
            .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(px_lv_p));
    defparam u_io_lv.LATCHIN = "NONE_DDR";
    defparam u_io_lv.DDROUT = "NO";
    FD1P3XZ vsync_c (.D(px_fv_c), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(vsync));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam vsync_c.REGSET = "RESET";
    defparam vsync_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ eof_d_i0 (.D(eof), .SP(VCC_net), .CK(clk), .SR(GND_net), 
            .Q(eof_d[0]));   /* synthesis lineinfo="@7(338[15],339[34])"*/
    defparam eof_d_i0.REGSET = "RESET";
    defparam eof_d_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i4 (.D(n86_adj_958), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[4]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i4.REGSET = "RESET";
    defparam ram_addr_573__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__2_i1 (.D(s_next[1]), .SP(VCC_net), .CK(clk), .SR(resetn_N_232), 
            .Q(s_state[1]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__2_i1.REGSET = "RESET";
    defparam s_state__2_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i1570_2_lut (.A(resetn_N_232), .B(fifo_empty), 
            .Z(n2976));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam i1570_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1581_3_lut (.A(ofs_addr[12]), 
            .B(i2c_cmd[12]), .C(lsb_addr), .Z(n2987));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1581_3_lut.INIT = "0xcaca";
    FD1P3XZ init_c (.D(s_next_2__N_72), .SP(VCC_net), .CK(clk), .SR(resetn_N_232), 
            .Q(init));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam init_c.REGSET = "RESET";
    defparam init_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1569_3_lut (.A(fifo_waddr[3]), 
            .B(fifo_waddr_p1[3]), .C(fifo_we), .Z(n2975));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1569_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i12 (.D(n78), .SP(n2898), 
            .CK(clk), .SR(n2926), .Q(ram_addr[12]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i12.REGSET = "RESET";
    defparam ram_addr_573__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1580_3_lut (.A(ofs_addr[13]), 
            .B(i2c_cmd[13]), .C(lsb_addr), .Z(n2986));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1580_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i3 (.D(n87_adj_957), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[3]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i3.REGSET = "RESET";
    defparam ram_addr_573__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_3084_11 (.A0(GND_net), .B0(num_pixels[9]), .C0(s_state[0]), 
        .D0(n4645), .CI0(n4645), .A1(GND_net), .B1(num_pixels[10]), 
        .C1(s_state[0]), .D1(n7389), .CI1(n7389), .CO0(n7389), .CO1(n4647), 
        .S0(n86), .S1(n85));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_11.INIT0 = "0xc33c";
    defparam add_3084_11.INIT1 = "0xc33c";
    FA2 ram_addr_573_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[15]), 
        .D0(n4590), .CI0(n4590), .A1(GND_net), .B1(GND_net), .C1(ram_addr[16]), 
        .D1(n7305), .CI1(n7305), .CO0(n7305), .S0(n75), .S1(n74));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_17.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_17.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i16 (.D(n74), .SP(n2898), 
            .CK(clk), .SR(n2926), .Q(ram_addr[16]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i16.REGSET = "RESET";
    defparam ram_addr_573__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i2 (.D(n88_adj_956), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[2]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i2.REGSET = "RESET";
    defparam ram_addr_573__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i1 (.D(s_next[0]), .SP(VCC_net), .CK(clk), .SR(resetn_N_232), 
            .Q(s_state[0]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i1.REGSET = "RESET";
    defparam s_state__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i4387_4_lut (.A(uart_rx_data[0]), 
            .B(uart_rx_data[4]), .C(uart_rx_data[2]), .D(n2839), .Z(red_N_199));   /* synthesis lineinfo="@7(501[22],501[43])"*/
    defparam i4387_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 mux_471_i1_3_lut (.A(pixel_valid), 
            .B(uart_tx_empty), .C(s_state[0]), .Z(n1704));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam mux_471_i1_3_lut.INIT = "0x3a3a";
    FD1P3XZ timer__i0 (.D(timer_19__N_124[0]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[0]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i0.REGSET = "RESET";
    defparam timer__i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i1 (.D(n89_adj_955), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[1]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i1.REGSET = "RESET";
    defparam ram_addr_573__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1567_3_lut (.A(fifo_waddr[4]), 
            .B(fifo_waddr_p1[4]), .C(fifo_we), .Z(n2973));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1567_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1566_3_lut (.A(fifo_waddr[5]), 
            .B(fifo_waddr_p1[5]), .C(fifo_we), .Z(n2972));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1566_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i11 (.D(n79_adj_965), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[11]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i11.REGSET = "RESET";
    defparam ram_addr_573__i11.SRMODE = "CE_OVER_LSR";
    FA2 pxl_cnt_569_668_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(pxl_cnt[0]), .D1(n7350), .CI1(n7350), 
        .CO0(n7350), .S1(n10));   /* synthesis lineinfo="@7(302[24],302[37])"*/
    defparam pxl_cnt_569_668_add_4_1.INIT0 = "0xc33c";
    defparam pxl_cnt_569_668_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i14 (.D(n76), .SP(n2898), 
            .CK(clk), .SR(n2926), .Q(ram_addr[14]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i14.REGSET = "RESET";
    defparam ram_addr_573__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1579_3_lut (.A(ofs_addr[15]), 
            .B(i2c_cmd[15]), .C(lsb_addr), .Z(n2985));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1579_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1565_3_lut (.A(fifo_waddr[6]), 
            .B(fifo_waddr_p1[6]), .C(fifo_we), .Z(n2971));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1565_3_lut.INIT = "0xcaca";
    FA2 ram_addr_573_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[13]), 
        .D0(n4588), .CI0(n4588), .A1(GND_net), .B1(GND_net), .C1(ram_addr[14]), 
        .D1(n7293), .CI1(n7293), .CO0(n7293), .CO1(n4590), .S0(n77), 
        .S1(n76));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_15.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i8 (.D(n82_adj_962), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[8]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i8.REGSET = "RESET";
    defparam ram_addr_573__i8.SRMODE = "CE_OVER_LSR";
    OBZ_B i2c_scl_pad (.I(GND_net), .T_N(w_scl_out_N_191), .O(i2c_scl));   /* synthesis lineinfo="@7(210[12],210[19])"*/
    FA2 ram_addr_573_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[11]), 
        .D0(n4586), .CI0(n4586), .A1(GND_net), .B1(GND_net), .C1(ram_addr[12]), 
        .D1(n7290), .CI1(n7290), .CO0(n7290), .CO1(n4588), .S0(n79_adj_965), 
        .S1(n78));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_13.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_13.INIT1 = "0xc33c";
    FD1P3XZ green_c (.D(green_N_202), .SP(n1889), .CK(clk), .SR(resetn_N_232), 
            .Q(green));   /* synthesis lineinfo="@7(495[15],504[8])"*/
    defparam green_c.REGSET = "RESET";
    defparam green_c.SRMODE = "CE_OVER_LSR";
    FA2 ram_addr_573_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[9]), 
        .D0(n4584), .CI0(n4584), .A1(GND_net), .B1(GND_net), .C1(ram_addr[10]), 
        .D1(n7287), .CI1(n7287), .CO0(n7287), .CO1(n4586), .S0(n81_adj_963), 
        .S1(n80_adj_964));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_11.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1564_3_lut (.A(fifo_waddr[7]), 
            .B(fifo_waddr_p1[7]), .C(fifo_we), .Z(n2970));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1564_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i15 (.D(n75), .SP(n2898), 
            .CK(clk), .SR(n2926), .Q(ram_addr[15]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i15.REGSET = "RESET";
    defparam ram_addr_573__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1563_3_lut (.A(fifo_waddr[8]), 
            .B(fifo_waddr_p1[8]), .C(fifo_we), .Z(n2969));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1563_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i10 (.D(n80_adj_964), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[10]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i10.REGSET = "RESET";
    defparam ram_addr_573__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ red_c (.D(red_N_199), .SP(n1889), .CK(clk), .SR(resetn_N_232), 
            .Q(red));   /* synthesis lineinfo="@7(495[15],504[8])"*/
    defparam red_c.REGSET = "RESET";
    defparam red_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1562_3_lut (.A(fifo_waddr[0]), 
            .B(fifo_waddr_p1[0]), .C(fifo_we), .Z(n2968));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1562_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1575_2_lut (.A(fifo_valid), .B(resetn_N_232), 
            .Z(n2981));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam i1575_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1561_3_lut (.A(ofs_addr[0]), 
            .B(i2c_cmd[0]), .C(lsb_addr), .Z(n2967));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1561_3_lut.INIT = "0xcaca";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(s_state[1]), 
            .B(s_state[0]), .C(host_intr_c), .D(s_state[2]), .Z(load_fifo_N_211));
    defparam i2_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(clk), .B(init_done), 
            .Z(sensor_clk_c));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[1]), .D(n9_adj_929), .Z(timer_19__N_124[1]));
    defparam i1_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut (.A(n105), 
            .B(timer[1]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_929));
    defparam i22_4_lut.INIT = "0xc0ca";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(ram_wr_en), 
            .B(ram_addr[15]), .C(ram_addr[16]), .Z(we[2]));   /* synthesis lineinfo="@7(372[24],372[63])"*/
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_121 (.A(ram_wr_en), 
            .B(ram_addr[15]), .C(ram_addr[16]), .Z(we[0]));   /* synthesis lineinfo="@7(372[24],372[63])"*/
    defparam i1_2_lut_3_lut_adj_121.INIT = "0x0202";
    FA2 ram_addr_573_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[7]), 
        .D0(n4582), .CI0(n4582), .A1(GND_net), .B1(GND_net), .C1(ram_addr[8]), 
        .D1(n7284), .CI1(n7284), .CO0(n7284), .CO1(n4584), .S0(n83_adj_961), 
        .S1(n82_adj_962));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_9.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_122 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[2]), .D(n9_adj_939), .Z(timer_19__N_124[2]));
    defparam i1_4_lut_adj_122.INIT = "0xb3a0";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n4_adj_938), 
            .B(n1763), .C(ram_addr[16]), .D(ram_addr[15]), .Z(ram_cs[3]));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x4000";
    FA2 ram_addr_573_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[5]), 
        .D0(n4580), .CI0(n4580), .A1(GND_net), .B1(GND_net), .C1(ram_addr[6]), 
        .D1(n7281), .CI1(n7281), .CO0(n7281), .CO1(n4582), .S0(n85_adj_959), 
        .S1(n84_adj_960));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_7.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_123 (.A(n104), 
            .B(timer[2]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_939));
    defparam i22_4_lut_adj_123.INIT = "0xc0ca";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_3_lut_4_lut_adj_124 (.A(n4_adj_938), 
            .B(n1763), .C(ram_addr[16]), .D(ram_addr[15]), .Z(ram_cs[2]));
    defparam i2_3_lut_4_lut_adj_124.INIT = "0x0040";
    (* lut_function="(A (B))" *) LUT4 i1574_2_lut (.A(i2c_running), .B(n2657), 
            .Z(n2980));   /* synthesis lineinfo="@5(82[8],88[4])"*/
    defparam i1574_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1573_3_lut (.A(fifo_waddr[1]), 
            .B(fifo_waddr_p1[1]), .C(fifo_we), .Z(n2979));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1573_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_125 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[3]), .D(n9_adj_937), .Z(timer_19__N_124[3]));
    defparam i1_4_lut_adj_125.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_126 (.A(n103), 
            .B(timer[3]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_937));
    defparam i22_4_lut_adj_126.INIT = "0xc0ca";
    FA2 add_3084_9 (.A0(GND_net), .B0(num_pixels[7]), .C0(s_state[0]), 
        .D0(n4643), .CI0(n4643), .A1(GND_net), .B1(num_pixels[8]), .C1(s_state[0]), 
        .D1(n7386), .CI1(n7386), .CO0(n7386), .CO1(n4645), .S0(n88_adj_946), 
        .S1(n87_adj_945));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_9.INIT0 = "0xc33c";
    defparam add_3084_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_127 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[4]), .D(n9_adj_935), .Z(timer_19__N_124[4]));
    defparam i1_4_lut_adj_127.INIT = "0xb3a0";
    OB host_intr_pad (.I(host_intr_c), .O(host_intr));   /* synthesis lineinfo="@7(46[24],46[33])"*/
    OB \gpio_pad[0]  (.I(gpio_c_3_c), .O(gpio[0]));   /* synthesis lineinfo="@7(45[24],45[28])"*/
    OB \gpio_pad[1]  (.I(gpio_c_2), .O(gpio[1]));   /* synthesis lineinfo="@7(45[24],45[28])"*/
    OB \gpio_pad[2]  (.I(host_intr_c), .O(gpio[2]));   /* synthesis lineinfo="@7(45[24],45[28])"*/
    OB uart_tx_pad (.I(gpio_c_2), .O(uart_tx));   /* synthesis lineinfo="@7(43[24],43[31])"*/
    FA2 ram_addr_573_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[3]), 
        .D0(n4578), .CI0(n4578), .A1(GND_net), .B1(GND_net), .C1(ram_addr[4]), 
        .D1(n7278), .CI1(n7278), .CO0(n7278), .CO1(n4580), .S0(n87_adj_957), 
        .S1(n86_adj_958));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_5.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1572_3_lut (.A(fifo_waddr[2]), 
            .B(fifo_waddr_p1[2]), .C(fifo_we), .Z(n2978));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam i1572_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_128 (.A(n102), 
            .B(timer[4]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_935));
    defparam i22_4_lut_adj_128.INIT = "0xc0ca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i0 (.D(n90_adj_954), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[0]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i0.REGSET = "RESET";
    defparam ram_addr_573__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_129 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[5]), .D(n9_adj_934), .Z(timer_19__N_124[5]));
    defparam i1_4_lut_adj_129.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_130 (.A(n101), 
            .B(timer[5]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_934));
    defparam i22_4_lut_adj_130.INIT = "0xc0ca";
    (* syn_use_carry_chain=1 *) FD1P3XZ pxl_cnt_569_668__i1 (.D(n10), .SP(VCC_net), 
            .CK(px_clk_c), .SR(n2925), .Q(pxl_cnt[0]));   /* synthesis lineinfo="@7(302[24],302[37])"*/
    defparam pxl_cnt_569_668__i1.REGSET = "RESET";
    defparam pxl_cnt_569_668__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ sensor_led_i0 (.D(host_intr_c), .SP(n2892), .CK(clk), .SR(resetn_N_232), 
            .Q(sensor_led_c));   /* synthesis lineinfo="@7(183[15],192[8])"*/
    defparam sensor_led_i0.REGSET = "RESET";
    defparam sensor_led_i0.SRMODE = "CE_OVER_LSR";
    FA2 ram_addr_573_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(ram_addr[1]), 
        .D0(n4576), .CI0(n4576), .A1(GND_net), .B1(GND_net), .C1(ram_addr[2]), 
        .D1(n7275), .CI1(n7275), .CO0(n7275), .CO1(n4578), .S0(n89_adj_955), 
        .S1(n88_adj_956));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_3.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_131 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[6]), .D(n9_adj_933), .Z(timer_19__N_124[6]));
    defparam i1_4_lut_adj_131.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_132 (.A(n100), 
            .B(timer[6]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_933));
    defparam i22_4_lut_adj_132.INIT = "0xc0ca";
    FA2 add_3084_7 (.A0(GND_net), .B0(num_pixels[5]), .C0(s_state[0]), 
        .D0(n4641), .CI0(n4641), .A1(GND_net), .B1(num_pixels[6]), .C1(s_state[0]), 
        .D1(n7383), .CI1(n7383), .CO0(n7383), .CO1(n4643), .S0(n90_adj_948), 
        .S1(n89_adj_947));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_7.INIT0 = "0xc33c";
    defparam add_3084_7.INIT1 = "0xc33c";
    FA2 add_3084_5 (.A0(GND_net), .B0(num_pixels[3]), .C0(s_state[0]), 
        .D0(n4639), .CI0(n4639), .A1(GND_net), .B1(num_pixels[4]), .C1(s_state[0]), 
        .D1(n7380), .CI1(n7380), .CO0(n7380), .CO1(n4641), .S0(n92_adj_950), 
        .S1(n91_adj_949));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_5.INIT0 = "0xc33c";
    defparam add_3084_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_133 (.A(n87_2), 
            .B(timer[19]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_943));
    defparam i22_4_lut_adj_133.INIT = "0xc0ca";
    (* lut_function="(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A (D))" *) LUT4 n6724_bdd_4_lut_4_lut (.A(s_state[0]), 
            .B(host_intr_c), .C(s_state[2]), .D(n6724), .Z(s_next[1]));
    defparam n6724_bdd_4_lut_4_lut.INIT = "0xf70a";
    FA2 ram_addr_573_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n1763), .C1(ram_addr[0]), .D1(n7272), .CI1(n7272), 
        .CO0(n7272), .CO1(n4576), .S1(n90_adj_954));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573_add_4_1.INIT0 = "0xc33c";
    defparam ram_addr_573_add_4_1.INIT1 = "0xc33c";
    FA2 add_3084_3 (.A0(GND_net), .B0(num_pixels[1]), .C0(s_state[0]), 
        .D0(n4637), .CI0(n4637), .A1(GND_net), .B1(num_pixels[2]), .C1(s_state[0]), 
        .D1(n7377), .CI1(n7377), .CO0(n7377), .CO1(n4639), .S0(n94_adj_952), 
        .S1(n93_adj_951));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_3.INIT0 = "0xc33c";
    defparam add_3084_3.INIT1 = "0xc33c";
    FD1P3XZ s_state__2_i2 (.D(s_next[2]), .SP(VCC_net), .CK(clk), .SR(resetn_N_232), 
            .Q(s_state[2]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__2_i2.REGSET = "RESET";
    defparam s_state__2_i2.SRMODE = "CE_OVER_LSR";
    FA2 add_3084_1 (.A0(GND_net), .B0(s_state[0]), .C0(GND_net), .A1(GND_net), 
        .B1(num_pixels[0]), .C1(n1704), .D1(n7374), .CI1(n7374), .CO0(n7374), 
        .CO1(n4637), .S1(n95_adj_953));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_1.INIT0 = "0xc33c";
    defparam add_3084_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_134 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[7]), .D(n9_adj_927), .Z(timer_19__N_124[7]));
    defparam i1_4_lut_adj_134.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_135 (.A(n99), 
            .B(timer[7]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_927));
    defparam i22_4_lut_adj_135.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_136 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[8]), .D(n9_adj_924), .Z(timer_19__N_124[8]));
    defparam i1_4_lut_adj_136.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_137 (.A(n98), 
            .B(timer[8]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_924));
    defparam i22_4_lut_adj_137.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_138 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[9]), .D(n9_adj_940), .Z(timer_19__N_124[9]));
    defparam i1_4_lut_adj_138.INIT = "0xb3a0";
    FA2 add_149_add_5_21 (.A0(GND_net), .B0(timer[19]), .C0(GND_net), 
        .D0(n4634), .CI0(n4634), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7428), .CI1(n7428), .CO0(n7428), .S0(n87_2));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_21.INIT0 = "0xc33c";
    defparam add_149_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_139 (.A(n97_2), 
            .B(timer[9]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_940));
    defparam i22_4_lut_adj_139.INIT = "0xc0ca";
    FD1P3XZ eof_d_i1 (.D(eof_d[0]), .SP(VCC_net), .CK(clk), .SR(GND_net), 
            .Q(eof_d[1]));   /* synthesis lineinfo="@7(338[15],339[34])"*/
    defparam eof_d_i1.REGSET = "RESET";
    defparam eof_d_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_140 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[10]), .D(n9_adj_936), .Z(timer_19__N_124[10]));
    defparam i1_4_lut_adj_140.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_141 (.A(n96), 
            .B(timer[10]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_936));
    defparam i22_4_lut_adj_141.INIT = "0xc0ca";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_4_lut (.A(ram_addr[15]), 
            .B(n4_adj_938), .C(n1763), .D(ram_addr[16]), .Z(ram_cs[0]));
    defparam i1_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1724_3_lut (.A(n998), .B(n2579), 
            .C(rx_bit_tick), .Z(n3129));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam i1724_3_lut.INIT = "0xdcdc";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_142 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[11]), .D(n9_adj_932), .Z(timer_19__N_124[11]));
    defparam i1_4_lut_adj_142.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_143 (.A(n95), 
            .B(timer[11]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_932));
    defparam i22_4_lut_adj_143.INIT = "0xc0ca";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_144 (.A(s_state[0]), 
            .B(s_state[1]), .C(s_state[2]), .D(uart_tx_empty), .Z(uart_tx_valid_N_204));
    defparam i2_3_lut_4_lut_adj_144.INIT = "0x2000";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_145 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[12]), .D(n9_adj_931), .Z(timer_19__N_124[12]));
    defparam i1_4_lut_adj_145.INIT = "0xb3a0";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_4_lut_adj_146 (.A(ram_addr[15]), 
            .B(n4_adj_938), .C(n1763), .D(ram_addr[16]), .Z(ram_cs[1]));
    defparam i1_2_lut_4_lut_adj_146.INIT = "0x0020";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_147 (.A(n94), 
            .B(timer[12]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_931));
    defparam i22_4_lut_adj_147.INIT = "0xc0ca";
    FD1P3XZ vsync_d_i1 (.D(vsync_d[0]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(vsync_d[1]));   /* synthesis lineinfo="@7(331[15],332[40])"*/
    defparam vsync_d_i1.REGSET = "RESET";
    defparam vsync_d_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_148 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[13]), .D(n9_adj_930), .Z(timer_19__N_124[13]));
    defparam i1_4_lut_adj_148.INIT = "0xb3a0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \s_state[1]_bdd_4_lut  (.A(s_state[1]), 
            .B(n6050), .C(n6051), .D(s_state[2]), .Z(n6724));
    defparam \s_state[1]_bdd_4_lut .INIT = "0xe4aa";
    FD1P3XZ cam_data_i7 (.D(cam_data[3]), .SP(VCC_net), .CK(px_clk_c), 
            .SR(GND_net), .Q(cam_data[7]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i7.REGSET = "RESET";
    defparam cam_data_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_149 (.A(n93), 
            .B(timer[13]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_930));
    defparam i22_4_lut_adj_149.INIT = "0xc0ca";
    (* lut_function="(!(A))" *) LUT4 i1519_1_lut (.A(px_lv_p), .Z(n2925));   /* synthesis lineinfo="@7(273[11],273[18])"*/
    defparam i1519_1_lut.INIT = "0x5555";
    FA2 add_149_add_5_19 (.A0(GND_net), .B0(timer[17]), .C0(GND_net), 
        .D0(n4632), .CI0(n4632), .A1(GND_net), .B1(timer[18]), .C1(GND_net), 
        .D1(n7425), .CI1(n7425), .CO0(n7425), .CO1(n4634), .S0(n89), 
        .S1(n88));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_19.INIT0 = "0xc33c";
    defparam add_149_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_150 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[14]), .D(n9_adj_928), .Z(timer_19__N_124[14]));
    defparam i1_4_lut_adj_150.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_151 (.A(n92), 
            .B(timer[14]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_928));
    defparam i22_4_lut_adj_151.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_152 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[15]), .D(n9_adj_926), .Z(timer_19__N_124[15]));
    defparam i1_4_lut_adj_152.INIT = "0xb3a0";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(ram_wr_en), .B(ram_addr[15]), 
            .C(ram_addr[16]), .Z(we[1]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_153 (.A(n91), 
            .B(timer[15]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_926));
    defparam i22_4_lut_adj_153.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_154 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[16]), .D(n9_adj_941), .Z(timer_19__N_124[16]));
    defparam i1_4_lut_adj_154.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_155 (.A(n90), 
            .B(timer[16]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_941));
    defparam i22_4_lut_adj_155.INIT = "0xc0ca";
    (* lut_function="(!(A (B (C (D)))))" *) LUT4 i4413_4_lut (.A(reset_cnt[0]), 
            .B(n14_2), .C(n10_adj_966), .D(reset_cnt[6]), .Z(resetn_N_232));
    defparam i4413_4_lut.INIT = "0x7fff";
    FD1P3XZ cam_data_i6 (.D(cam_data[2]), .SP(VCC_net), .CK(px_clk_c), 
            .SR(GND_net), .Q(cam_data[6]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i6.REGSET = "RESET";
    defparam cam_data_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cam_data_i5 (.D(cam_data[1]), .SP(VCC_net), .CK(px_clk_c), 
            .SR(GND_net), .Q(cam_data[5]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i5.REGSET = "RESET";
    defparam cam_data_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cam_data_i4 (.D(pxd_d[0]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(cam_data[4]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i4.REGSET = "RESET";
    defparam cam_data_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_156 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[17]), .D(n9_adj_925), .Z(timer_19__N_124[17]));
    defparam i1_4_lut_adj_156.INIT = "0xb3a0";
    FD1P3XZ cam_data_i3 (.D(pxd_p[3]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(cam_data[3]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i3.REGSET = "RESET";
    defparam cam_data_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cam_data_i2 (.D(pxd_p[2]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(cam_data[2]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i2.REGSET = "RESET";
    defparam cam_data_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_157 (.A(n89), 
            .B(timer[17]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_925));
    defparam i22_4_lut_adj_157.INIT = "0xc0ca";
    (* lut_function="(A+!(B ((D)+!C)+!B !(D)))" *) LUT4 i4415_4_lut_4_lut (.A(resetn_N_232), 
            .B(s_state[1]), .C(s_state[0]), .D(s_state[2]), .Z(n2898));
    defparam i4415_4_lut_4_lut.INIT = "0xbbea";
    (* lut_function="(A+(B))" *) LUT4 i633_2_lut (.A(n2845), .B(resetn_N_232), 
            .Z(n1907));
    defparam i633_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_158 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[18]), .D(n9_adj_944), .Z(timer_19__N_124[18]));
    defparam i1_4_lut_adj_158.INIT = "0xb3a0";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_159 (.A(n88), 
            .B(timer[18]), .C(s_state[0]), .D(s_state[2]), .Z(n9_adj_944));
    defparam i22_4_lut_adj_159.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_160 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[19]), .D(n9_adj_943), .Z(timer_19__N_124[19]));
    defparam i1_4_lut_adj_160.INIT = "0xb3a0";
    FD1P3XZ cam_data_i1 (.D(pxd_p[1]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(cam_data[1]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam cam_data_i1.REGSET = "RESET";
    defparam cam_data_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i2 (.D(n95_adj_953), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[0]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i2.REGSET = "RESET";
    defparam s_state__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1568_3_lut_3_lut (.A(wr_data_lat[0]), 
            .B(i2c_cmd[0]), .C(i2c_running), .Z(n2974));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1568_3_lut_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1593_3_lut_3_lut (.A(wr_data_lat[1]), 
            .B(i2c_cmd[1]), .C(i2c_running), .Z(n2999));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1593_3_lut_3_lut.INIT = "0xacac";
    FA2 add_149_add_5_17 (.A0(GND_net), .B0(timer[15]), .C0(GND_net), 
        .D0(n4630), .CI0(n4630), .A1(GND_net), .B1(timer[16]), .C1(GND_net), 
        .D1(n7422), .CI1(n7422), .CO0(n7422), .CO1(n4632), .S0(n91), 
        .S1(n90));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_17.INIT0 = "0xc33c";
    defparam add_149_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1626_4_lut (.A(resetn_N_232), 
            .B(rd_addr_gray[2]), .C(empty_o_N_480[2]), .D(n1909), .Z(n3032));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i1626_4_lut.INIT = "0x5044";
    FD1P3XZ load_fifo_c (.D(n2984), .SP(VCC_net), .CK(clk), .SR(GND_net), 
            .Q(load_fifo));   /* synthesis lineinfo="@7(344[15],353[8])"*/
    defparam load_fifo_c.REGSET = "RESET";
    defparam load_fifo_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i3 (.D(n94_adj_952), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[1]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i3.REGSET = "RESET";
    defparam s_state__i3.SRMODE = "CE_OVER_LSR";
    OBZ_B i2c_sda_pad (.I(GND_net), .T_N(w_sda_out_N_193), .O(i2c_sda));   /* synthesis lineinfo="@7(211[12],211[19])"*/
    OB sensor_clk_pad (.I(sensor_clk_c), .O(sensor_clk));   /* synthesis lineinfo="@7(50[24],50[34])"*/
    OB sensor_led_pad (.I(sensor_led_c), .O(sensor_led));   /* synthesis lineinfo="@7(57[24],57[34])"*/
    IB gpio_c_3_pad (.I(uart_rx), .O(gpio_c_3_c));   /* synthesis lineinfo="@7(42[24],42[31])"*/
    IB px_clk_pad (.I(px_clk), .O(px_clk_c));   /* synthesis lineinfo="@7(52[24],52[30])"*/
    IB px_fv_pad (.I(px_fv), .O(px_fv_c));   /* synthesis lineinfo="@7(53[24],53[29])"*/
    IB px_lv_pad (.I(px_lv), .O(px_lv_c));   /* synthesis lineinfo="@7(54[24],54[29])"*/
    IB \pxd_pad[3]  (.I(pxd[3]), .O(pxd_c_3));   /* synthesis lineinfo="@7(56[24],56[27])"*/
    IB \pxd_pad[2]  (.I(pxd[2]), .O(pxd_c_2));   /* synthesis lineinfo="@7(56[24],56[27])"*/
    IB \pxd_pad[1]  (.I(pxd[1]), .O(pxd_c_1));   /* synthesis lineinfo="@7(56[24],56[27])"*/
    IB \pxd_pad[0]  (.I(pxd[0]), .O(pxd_c_0));   /* synthesis lineinfo="@7(56[24],56[27])"*/
    FD1P3XZ s_state__i4 (.D(n93_adj_951), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[2]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i4.REGSET = "RESET";
    defparam s_state__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1594_3_lut_3_lut (.A(wr_data_lat[2]), 
            .B(i2c_cmd[2]), .C(i2c_running), .Z(n3000));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1594_3_lut_3_lut.INIT = "0xacac";
    FA2 add_149_add_5_15 (.A0(GND_net), .B0(timer[13]), .C0(GND_net), 
        .D0(n4628), .CI0(n4628), .A1(GND_net), .B1(timer[14]), .C1(GND_net), 
        .D1(n7419), .CI1(n7419), .CO0(n7419), .CO1(n4630), .S0(n93), 
        .S1(n92));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_15.INIT0 = "0xc33c";
    defparam add_149_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1595_3_lut_3_lut (.A(wr_data_lat[3]), 
            .B(i2c_cmd[3]), .C(i2c_running), .Z(n3001));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1595_3_lut_3_lut.INIT = "0xacac";
    FD1P3XZ s_state__i5 (.D(n92_adj_950), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[3]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i5.REGSET = "RESET";
    defparam s_state__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i6 (.D(n91_adj_949), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[4]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i6.REGSET = "RESET";
    defparam s_state__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i7 (.D(n90_adj_948), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[5]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i7.REGSET = "RESET";
    defparam s_state__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i8 (.D(n89_adj_947), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[6]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i8.REGSET = "RESET";
    defparam s_state__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i9 (.D(n88_adj_946), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[7]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i9.REGSET = "RESET";
    defparam s_state__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i10 (.D(n87_adj_945), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[8]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i10.REGSET = "RESET";
    defparam s_state__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i11 (.D(n86), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[9]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i11.REGSET = "RESET";
    defparam s_state__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i12 (.D(n85), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[10]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i12.REGSET = "RESET";
    defparam s_state__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i13 (.D(n84), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[11]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i13.REGSET = "RESET";
    defparam s_state__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i14 (.D(n83), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[12]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i14.REGSET = "RESET";
    defparam s_state__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i15 (.D(n82), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[13]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i15.REGSET = "RESET";
    defparam s_state__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i16 (.D(n81), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[14]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i16.REGSET = "RESET";
    defparam s_state__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i17 (.D(n80), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[15]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i17.REGSET = "RESET";
    defparam s_state__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ s_state__i18 (.D(n79), .SP(n2899), .CK(clk), .SR(resetn_N_232), 
            .Q(num_pixels[16]));   /* synthesis lineinfo="@7(130[15],133[8])"*/
    defparam s_state__i18.REGSET = "RESET";
    defparam s_state__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i1 (.D(timer_19__N_124[1]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[1]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i1.REGSET = "RESET";
    defparam timer__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i2 (.D(timer_19__N_124[2]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[2]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i2.REGSET = "RESET";
    defparam timer__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i3 (.D(timer_19__N_124[3]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[3]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i3.REGSET = "RESET";
    defparam timer__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i4 (.D(timer_19__N_124[4]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[4]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i4.REGSET = "RESET";
    defparam timer__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i5 (.D(timer_19__N_124[5]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[5]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i5.REGSET = "RESET";
    defparam timer__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i6 (.D(timer_19__N_124[6]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[6]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i6.REGSET = "RESET";
    defparam timer__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i7 (.D(timer_19__N_124[7]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[7]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i7.REGSET = "RESET";
    defparam timer__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i8 (.D(timer_19__N_124[8]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[8]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i8.REGSET = "RESET";
    defparam timer__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i9 (.D(timer_19__N_124[9]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[9]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i9.REGSET = "RESET";
    defparam timer__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i10 (.D(timer_19__N_124[10]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[10]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i10.REGSET = "RESET";
    defparam timer__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i11 (.D(timer_19__N_124[11]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[11]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i11.REGSET = "RESET";
    defparam timer__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i12 (.D(timer_19__N_124[12]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[12]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i12.REGSET = "RESET";
    defparam timer__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i13 (.D(timer_19__N_124[13]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[13]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i13.REGSET = "RESET";
    defparam timer__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i14 (.D(timer_19__N_124[14]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[14]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i14.REGSET = "RESET";
    defparam timer__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i15 (.D(timer_19__N_124[15]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[15]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i15.REGSET = "RESET";
    defparam timer__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i16 (.D(timer_19__N_124[16]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[16]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i16.REGSET = "RESET";
    defparam timer__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i17 (.D(timer_19__N_124[17]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[17]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i17.REGSET = "RESET";
    defparam timer__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i18 (.D(timer_19__N_124[18]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[18]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i18.REGSET = "RESET";
    defparam timer__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ timer__i19 (.D(timer_19__N_124[19]), .SP(VCC_net), .CK(clk), 
            .SR(resetn_N_232), .Q(timer[19]));   /* synthesis lineinfo="@7(158[15],175[8])"*/
    defparam timer__i19.REGSET = "RESET";
    defparam timer__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ ram_rd_valid (.D(n2998), .SP(VCC_net), .CK(clk), .SR(GND_net), 
            .Q(uart_tx_valid));   /* synthesis lineinfo="@7(376[15],408[8])"*/
    defparam ram_rd_valid.REGSET = "RESET";
    defparam ram_rd_valid.SRMODE = "CE_OVER_LSR";
    FA2 add_149_add_5_13 (.A0(GND_net), .B0(timer[11]), .C0(GND_net), 
        .D0(n4626), .CI0(n4626), .A1(GND_net), .B1(timer[12]), .C1(GND_net), 
        .D1(n7416), .CI1(n7416), .CO0(n7416), .CO1(n4628), .S0(n95), 
        .S1(n94));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_13.INIT0 = "0xc33c";
    defparam add_149_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1596_3_lut_3_lut (.A(wr_data_lat[4]), 
            .B(i2c_cmd[4]), .C(i2c_running), .Z(n3002));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1596_3_lut_3_lut.INIT = "0xacac";
    FA2 add_149_add_5_11 (.A0(GND_net), .B0(timer[9]), .C0(GND_net), .D0(n4624), 
        .CI0(n4624), .A1(GND_net), .B1(timer[10]), .C1(GND_net), .D1(n7413), 
        .CI1(n7413), .CO0(n7413), .CO1(n4626), .S0(n97_2), .S1(n96));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_11.INIT0 = "0xc33c";
    defparam add_149_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1597_3_lut_3_lut (.A(wr_data_lat[5]), 
            .B(i2c_cmd[5]), .C(i2c_running), .Z(n3003));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1597_3_lut_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1598_3_lut_3_lut (.A(wr_data_lat[6]), 
            .B(i2c_cmd[6]), .C(i2c_running), .Z(n3004));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1598_3_lut_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1599_3_lut_3_lut (.A(wr_data_lat[7]), 
            .B(i2c_cmd[7]), .C(i2c_running), .Z(n3005));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam i1599_3_lut_3_lut.INIT = "0xacac";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1612_4_lut_4_lut (.A(resetn_N_232), 
            .B(wr_addr_gray[3]), .C(full_o_N_462[3]), .D(n2845), .Z(n3018));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i1612_4_lut_4_lut.INIT = "0x5044";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1610_4_lut (.A(resetn_N_232), 
            .B(wr_addr_gray[2]), .C(full_o_N_463[2]), .D(n1907), .Z(n3016));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i1610_4_lut.INIT = "0x5044";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1618_4_lut_4_lut (.A(resetn_N_232), 
            .B(wr_addr[2]), .C(n6_adj_942), .D(n2845), .Z(n3024));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i1618_4_lut_4_lut.INIT = "0x5044";
    FA2 add_149_add_5_9 (.A0(GND_net), .B0(timer[7]), .C0(GND_net), .D0(n4622), 
        .CI0(n4622), .A1(GND_net), .B1(timer[8]), .C1(GND_net), .D1(n7410), 
        .CI1(n7410), .CO0(n7410), .CO1(n4624), .S0(n99), .S1(n98));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_9.INIT0 = "0xc33c";
    defparam add_149_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1620_4_lut_4_lut (.A(resetn_N_232), 
            .B(wr_addr[3]), .C(full_o_N_462[3]), .D(n2845), .Z(n3026));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i1620_4_lut_4_lut.INIT = "0x5044";
    FA2 add_149_add_5_7 (.A0(GND_net), .B0(timer[5]), .C0(GND_net), .D0(n4620), 
        .CI0(n4620), .A1(GND_net), .B1(timer[6]), .C1(GND_net), .D1(n7407), 
        .CI1(n7407), .CO0(n7407), .CO1(n4622), .S0(n101), .S1(n100));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_7.INIT0 = "0xc33c";
    defparam add_149_add_5_7.INIT1 = "0xc33c";
    FA2 add_149_add_5_5 (.A0(GND_net), .B0(timer[3]), .C0(GND_net), .D0(n4618), 
        .CI0(n4618), .A1(GND_net), .B1(timer[4]), .C1(GND_net), .D1(n7404), 
        .CI1(n7404), .CO0(n7404), .CO1(n4620), .S0(n103), .S1(n102));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_5.INIT0 = "0xc33c";
    defparam add_149_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i4389_4_lut (.A(uart_rx_data[0]), 
            .B(uart_rx_data[4]), .C(uart_rx_data[2]), .D(n2839), .Z(green_N_202));   /* synthesis lineinfo="@7(502[22],502[43])"*/
    defparam i4389_4_lut.INIT = "0x0020";
    (* lut_function="(A+(B))" *) LUT4 i624_2_lut (.A(resetn_N_232), .B(host_intr_c), 
            .Z(n1889));   /* synthesis lineinfo="@7(495[15],504[8])"*/
    defparam i624_2_lut.INIT = "0xeeee";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i4_4_lut (.A(n5679), .B(uart_rx_data[7]), 
            .C(uart_rx_data[3]), .D(uart_rx_data[5]), .Z(n2839));   /* synthesis lineinfo="@7(501[22],501[43])"*/
    defparam i4_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B))" *) LUT4 i3875_2_lut (.A(uart_rx_data[1]), .B(uart_rx_data[6]), 
            .Z(n5679));
    defparam i3875_2_lut.INIT = "0x8888";
    FA2 add_149_add_5_3 (.A0(GND_net), .B0(timer[1]), .C0(GND_net), .D0(n4616), 
        .CI0(n4616), .A1(GND_net), .B1(timer[2]), .C1(GND_net), .D1(n7401), 
        .CI1(n7401), .CO0(n7401), .CO1(n4618), .S0(n105), .S1(n104));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_3.INIT0 = "0xc33c";
    defparam add_149_add_5_3.INIT1 = "0xc33c";
    FA2 add_149_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(timer[0]), .C1(VCC_net), .D1(n7314), .CI1(n7314), .CO0(n7314), 
        .CO1(n4616), .S1(n106));   /* synthesis lineinfo="@7(166[40],166[51])"*/
    defparam add_149_add_5_1.INIT0 = "0xc33c";
    defparam add_149_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1606_3_lut (.A(fifo_dout[7]), 
            .B(rd_data_o_7__N_450[7]), .C(fifo_empty), .Z(n3012));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1606_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1605_3_lut (.A(fifo_dout[6]), 
            .B(rd_data_o_7__N_450[6]), .C(fifo_empty), .Z(n3011));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1605_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1604_3_lut (.A(fifo_dout[5]), 
            .B(rd_data_o_7__N_450[5]), .C(fifo_empty), .Z(n3010));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1604_3_lut.INIT = "0xacac";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1608_4_lut_4_lut (.A(resetn_N_232), 
            .B(wr_addr_gray[1]), .C(full_o_N_463[1]), .D(n2845), .Z(n3014));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i1608_4_lut_4_lut.INIT = "0x5044";
    (* lut_function="(!(A ((C)+!B)+!A !(B)))" *) LUT4 i4206_3_lut (.A(uart_tx_empty), 
            .B(s_state[0]), .C(s_next_2__N_82[2]), .Z(n6050));
    defparam i4206_3_lut.INIT = "0x4c4c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1603_3_lut (.A(fifo_dout[4]), 
            .B(rd_data_o_7__N_450[4]), .C(fifo_empty), .Z(n3009));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1603_3_lut.INIT = "0xacac";
    (* lut_function="(A+!(B))" *) LUT4 equal_459_i4_2_lut (.A(s_state[1]), 
            .B(s_state[2]), .Z(n4_adj_938));   /* synthesis lineinfo="@7(142[13],142[25])"*/
    defparam equal_459_i4_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1602_3_lut (.A(fifo_dout[3]), 
            .B(rd_data_o_7__N_450[3]), .C(fifo_empty), .Z(n3008));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1602_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1601_3_lut (.A(fifo_dout[2]), 
            .B(rd_data_o_7__N_450[2]), .C(fifo_empty), .Z(n3007));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1601_3_lut.INIT = "0xacac";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_161 (.A(load_fifo), 
            .B(full), .C(pxl_cnt[0]), .D(hsync), .Z(n2845));
    defparam i1_4_lut_adj_161.INIT = "0x0200";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1600_3_lut (.A(fifo_dout[1]), 
            .B(rd_data_o_7__N_450[1]), .C(fifo_empty), .Z(n3006));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam i1600_3_lut.INIT = "0xacac";
    (* lut_function="((B)+!A)" *) LUT4 i4195_2_lut (.A(uart_tx_empty), .B(s_state[0]), 
            .Z(n6051));
    defparam i4195_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 s_next_2__N_76_I_0_2_lut_3_lut_4_lut (.A(s_state[0]), 
            .B(s_state[1]), .C(s_state[2]), .D(eof), .Z(load_fifo_N_210));   /* synthesis lineinfo="@7(142[13],142[25])"*/
    defparam s_next_2__N_76_I_0_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 i1592_3_lut (.A(uart_tx_valid), 
            .B(uart_tx_valid_N_204), .C(resetn_N_232), .Z(n2998));   /* synthesis lineinfo="@7(376[15],408[8])"*/
    defparam i1592_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1591_3_lut (.A(ofs_addr[1]), 
            .B(i2c_cmd[1]), .C(lsb_addr), .Z(n2997));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1591_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1590_3_lut (.A(ofs_addr[2]), 
            .B(i2c_cmd[2]), .C(lsb_addr), .Z(n2996));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1590_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1589_3_lut (.A(ofs_addr[3]), 
            .B(i2c_cmd[3]), .C(lsb_addr), .Z(n2995));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1589_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C+(D))+!B !((D)+!C))))" *) LUT4 i1624_4_lut_4_lut (.A(resetn_N_232), 
            .B(rd_addr_gray[1]), .C(empty_o_N_480[1]), .D(fifo_empty), 
            .Z(n3030));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i1624_4_lut_4_lut.INIT = "0x4450";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_494_i1_3_lut (.A(pixel_valid), 
            .B(uart_tx_empty), .C(s_state[0]), .Z(n1763));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam mux_494_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1588_3_lut (.A(ofs_addr[4]), 
            .B(i2c_cmd[4]), .C(lsb_addr), .Z(n2994));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1588_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1587_3_lut (.A(ofs_addr[5]), 
            .B(i2c_cmd[5]), .C(lsb_addr), .Z(n2993));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1587_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 pixel_valid_I_0_2_lut_3_lut_4_lut (.A(s_state[0]), 
            .B(s_state[1]), .C(s_state[2]), .D(pixel_valid), .Z(ram_wr_en));   /* synthesis lineinfo="@7(142[13],142[25])"*/
    defparam pixel_valid_I_0_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1586_3_lut (.A(ofs_addr[6]), 
            .B(i2c_cmd[6]), .C(lsb_addr), .Z(n2992));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1586_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1585_3_lut (.A(ofs_addr[7]), 
            .B(i2c_cmd[7]), .C(lsb_addr), .Z(n2991));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam i1585_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ ram_addr_573__i7 (.D(n83_adj_961), 
            .SP(n2898), .CK(clk), .SR(n2926), .Q(ram_addr[7]));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam ram_addr_573__i7.REGSET = "RESET";
    defparam ram_addr_573__i7.SRMODE = "CE_OVER_LSR";
    \lsc_i2cm_himax(INIT_FILE="ram256x16_himax.mem")  u_lsc_i2cm_himax (clk, 
            resetn_N_232, init, lsb_addr, i2c_cmd[0], i2c_cmd[1], 
            i2c_cmd[2], i2c_cmd[3], i2c_cmd[4], i2c_cmd[5], i2c_cmd[6], 
            i2c_cmd[7], i2c_cmd[8], i2c_cmd[9], i2c_cmd[10], i2c_cmd[12], 
            i2c_cmd[13], i2c_cmd[15], VCC_net, GND_net, init_done, 
            n2997, ofs_addr[1], n2996, ofs_addr[2], n2995, ofs_addr[3], 
            n2994, ofs_addr[4], n2993, ofs_addr[5], n2992, ofs_addr[6], 
            n2991, ofs_addr[7], n2990, ofs_addr[8], n2989, ofs_addr[9], 
            n2988, ofs_addr[10], n2987, ofs_addr[12], n2986, ofs_addr[13], 
            n2985, ofs_addr[15], n2967, ofs_addr[0], i2c_running, 
            n2657, w_sda_out_N_193, w_scl_out_N_191, {wr_data_lat}, 
            n3005, n3004, n3003, n3002, n3001, n3000, n2999, n2980, 
            n2974, host_intr_c, s_state[0], s_state[1], n3, n38, 
            timer[8], n34, n26, timer[13]);   /* synthesis lineinfo="@7(199[83],208[6])"*/
    \lsc_uart(PERIOD=16'b0110100)  u_lsc_uart (fifo_waddr_p1[5], fifo_waddr_p1[0], 
            GND_net, VCC_net, fifo_waddr_p1[2], fifo_waddr_p1[3], n1898, 
            clk, resetn_N_232, host_intr_c, rx_bit_tick, gpio_c_3_c, 
            rx_sample_tick, {uart_rx_data}, uart_tx_empty, n3129, uart_tx_valid, 
            fifo_we, fifo_waddr_p1[6], fifo_waddr_p1[1], fifo_waddr_p1[4], 
            n998, fifo_waddr_p1[8], fifo_waddr_p1[7], gpio_c_2, fifo_waddr[0], 
            fifo_waddr[6], fifo_waddr[1], fifo_waddr[5], fifo_waddr[8], 
            fifo_waddr[7], n2579, fifo_waddr[4], fifo_waddr[2], fifo_waddr[3], 
            n2979, n2978, n2975, n2973, n2972, n2971, n2970, n2969, 
            n2968, {uart_tx_data});   /* synthesis lineinfo="@7(434[38],448[6])"*/
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_475_Mux_0_i7_4_lut (.A(n2), 
            .B(n6041), .C(s_state[2]), .D(host_intr_c), .Z(s_next[2]));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam mux_475_Mux_0_i7_4_lut.INIT = "0xcac0";
    ice40_spram_128kx8 i_ice40_spram_128kx8 ({ram_addr}, GND_net, VCC_net, 
            clk, {ram_wr_data}, Open_0, we[2], we[1], Open_1, {ram_cs}, 
            we[0], {uart_tx_data}, ram_wr_en, uart_tx_valid_N_204);   /* synthesis lineinfo="@7(361[24],369[6])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_479_Mux_0_i7_3_lut (.A(n3), 
            .B(n6), .C(s_state[2]), .Z(s_next[0]));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam mux_479_Mux_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i4210_3_lut (.A(s_next_2__N_82[2]), 
            .B(s_state[1]), .C(s_state[0]), .Z(n6041));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam i4210_3_lut.INIT = "0xefef";
    (* lut_function="(!(A+!(B (C+(D))+!B !((D)+!C))))" *) LUT4 i1628_4_lut_4_lut (.A(resetn_N_232), 
            .B(rd_addr_gray[3]), .C(empty_o_N_479[3]), .D(fifo_empty), 
            .Z(n3034));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i1628_4_lut_4_lut.INIT = "0x4450";
    ice40_resetn u_reset_n (Open_2, Open_3, Open_4, Open_5, Open_6, 
            Open_7, Open_8, reset_cnt[0], clk, n14_2, reset_cnt[6], 
            n10_adj_966, GND_net, resetn_N_232);   /* synthesis lineinfo="@7(102[18],102[55])"*/
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))" *) LUT4 mux_479_Mux_0_i6_4_lut (.A(n4), 
            .B(uart_tx_empty), .C(s_state[1]), .D(s_state[0]), .Z(n6));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam mux_479_Mux_0_i6_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_162 (.A(resetn_N_232), 
            .B(n11), .Z(n2926));
    defparam i1_2_lut_adj_162.INIT = "0xeeee";
    (* lut_function="(!(A (B+!(C))+!A ((C+!(D))+!B)))" *) LUT4 i17_4_lut (.A(s_state[1]), 
            .B(s_state[2]), .C(s_state[0]), .D(eof), .Z(n11));
    defparam i17_4_lut.INIT = "0x2420";
    (* lut_function="(A (B (C)))" *) LUT4 i18_3_lut (.A(n35), .B(n31), .C(n32), 
            .Z(n38));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i18_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 vsync_d_1__I_0_2_lut (.A(vsync_d[1]), 
            .B(vsync_d[0]), .Z(eof));   /* synthesis lineinfo="@7(334[18],334[42])"*/
    defparam vsync_d_1__I_0_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i14_4_lut (.A(timer[5]), .B(timer[19]), 
            .C(timer[10]), .D(timer[4]), .Z(n34));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i14_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i6_2_lut (.A(timer[17]), .B(timer[1]), 
            .Z(n26));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i6_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_163 (.A(s_state[1]), .B(s_state[0]), 
            .Z(n2));
    defparam i1_2_lut_adj_163.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_479_Mux_0_i4_4_lut (.A(eof_d[1]), 
            .B(n6033), .C(s_state[0]), .D(eof_d[0]), .Z(n4));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam mux_479_Mux_0_i4_4_lut.INIT = "0xc5c0";
    (* lut_function="((B)+!A)" *) LUT4 i4172_2_lut (.A(s_next_2__N_82[2]), 
            .B(uart_tx_empty), .Z(n6033));   /* synthesis lineinfo="@7(137[9],155[16])"*/
    defparam i4172_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C (D))))" *) LUT4 i15_4_lut (.A(timer[12]), .B(timer[2]), 
            .C(timer[15]), .D(timer[11]), .Z(n35));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i15_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i11_4_lut (.A(timer[7]), .B(timer[16]), 
            .C(timer[18]), .D(timer[3]), .Z(n31));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i11_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i12_4_lut (.A(timer[6]), .B(timer[9]), 
            .C(timer[0]), .D(timer[14]), .Z(n32));   /* synthesis lineinfo="@7(138[34],138[40])"*/
    defparam i12_4_lut.INIT = "0x8000";
    FA2 add_3084_17 (.A0(GND_net), .B0(num_pixels[15]), .C0(s_state[0]), 
        .D0(n4651), .CI0(n4651), .A1(GND_net), .B1(num_pixels[16]), 
        .C1(s_state[0]), .D1(n7398), .CI1(n7398), .CO0(n7398), .S0(n80), 
        .S1(n79));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_17.INIT0 = "0xc33c";
    defparam add_3084_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(n27), .B(n29_2), 
            .C(n28), .D(n30), .Z(s_next_2__N_82[2]));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(num_pixels[10]), 
            .B(num_pixels[2]), .C(num_pixels[1]), .D(num_pixels[7]), .Z(n27));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut_adj_164 (.A(num_pixels[12]), 
            .B(num_pixels[15]), .C(num_pixels[16]), .D(num_pixels[11]), 
            .Z(n29_2));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i12_4_lut_adj_164.INIT = "0xfffe";
    (* lut_function="((B)+!A)" *) LUT4 i4381_2_lut (.A(fifo_empty), .B(resetn_N_232), 
            .Z(n1909));
    defparam i4381_2_lut.INIT = "0xdddd";
    FA2 add_3084_15 (.A0(GND_net), .B0(num_pixels[13]), .C0(s_state[0]), 
        .D0(n4649), .CI0(n4649), .A1(GND_net), .B1(num_pixels[14]), 
        .C1(s_state[0]), .D1(n7395), .CI1(n7395), .CO0(n7395), .CO1(n4651), 
        .S0(n82), .S1(n81));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_15.INIT0 = "0xc33c";
    defparam add_3084_15.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i637_2_lut (.A(fifo_valid), .B(resetn_N_232), 
            .Z(n1916));
    defparam i637_2_lut.INIT = "0xeeee";
    FA2 add_3084_13 (.A0(GND_net), .B0(num_pixels[11]), .C0(s_state[0]), 
        .D0(n4647), .CI0(n4647), .A1(GND_net), .B1(num_pixels[12]), 
        .C1(s_state[0]), .D1(n7392), .CI1(n7392), .CO0(n7392), .CO1(n4649), 
        .S0(n84), .S1(n83));   /* synthesis lineinfo="@7(377[9],407[12])"*/
    defparam add_3084_13.INIT0 = "0xc33c";
    defparam add_3084_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut_adj_165 (.A(num_pixels[13]), 
            .B(num_pixels[6]), .C(num_pixels[14]), .D(num_pixels[9]), 
            .Z(n28));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i11_4_lut_adj_165.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(num_pixels[5]), 
            .B(num_pixels[8]), .C(num_pixels[0]), .D(n18), .Z(n30));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i13_4_lut.INIT = "0xfffe";
    (* syn_instantiated=1 *) HSOSC_CORE u_hfosc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(clk));
    defparam u_hfosc.CLKHF_DIV = "0b10";
    defparam u_hfosc.FABRIC_TRIME = "DISABLE";
    (* syn_instantiated=1 *) OB_RGB u_led_driver_rgb0Pad (.T_N(VCC_net), .I(n7507), 
            .B(led_red));
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_166 (.A(num_pixels[4]), 
            .B(num_pixels[3]), .Z(n18));   /* synthesis lineinfo="@7(145[25],145[41])"*/
    defparam i1_2_lut_adj_166.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_167 (.A(resetn_N_232), 
            .B(pixel_valid), .C(host_intr_c), .Z(n2892));
    defparam i2_3_lut_adj_167.INIT = "0xfefe";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4384_3_lut (.A(s_state[1]), 
            .B(s_state[2]), .C(s_state[0]), .Z(s_next_2__N_72));   /* synthesis lineinfo="@7(139[13],139[19])"*/
    defparam i4384_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_168 (.A(s_state[2]), 
            .B(s_state[1]), .C(timer[0]), .D(n9_2), .Z(timer_19__N_124[0]));
    defparam i1_4_lut_adj_168.INIT = "0xb3a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i22_4_lut_adj_169 (.A(n106), 
            .B(timer[0]), .C(s_state[0]), .D(s_state[2]), .Z(n9_2));
    defparam i22_4_lut_adj_169.INIT = "0xc0ca";
    (* syn_instantiated=1 *) OB_RGB u_led_driver_rgb1Pad (.T_N(VCC_net), .I(n7506), 
            .B(led_green));
    (* lut_function="(A+!((C)+!B))" *) LUT4 i4414_3_lut (.A(resetn_N_232), 
            .B(s_state[2]), .C(s_state[1]), .Z(n2899));
    defparam i4414_3_lut.INIT = "0xaeae";
    (* lut_function="(A+(B))" *) LUT4 i629_2_lut (.A(rx_sample_tick), .B(resetn_N_232), 
            .Z(n1898));
    defparam i629_2_lut.INIT = "0xeeee";
    (* syn_instantiated=1 *) OB_RGB u_led_driver_rgb2Pad (.T_N(VCC_net), .I(n7505), 
            .B(led_blue));
    (* lut_function="(!(A+!(B (C+!(D))+!B (C))))" *) LUT4 i1578_4_lut (.A(resetn_N_232), 
            .B(load_fifo), .C(load_fifo_N_211), .D(load_fifo_N_210), .Z(n2984));   /* synthesis lineinfo="@7(344[15],353[8])"*/
    defparam i1578_4_lut.INIT = "0x5054";
    FD1P3XZ pxd_d_i0 (.D(pxd_p[0]), .SP(VCC_net), .CK(px_clk_c), .SR(GND_net), 
            .Q(pxd_d[0]));   /* synthesis lineinfo="@7(294[15],303[8])"*/
    defparam pxd_d_i0.REGSET = "RESET";
    defparam pxd_d_i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \stream_dual_clock_fifo(DW=8,AW=4) 
//

module \stream_dual_clock_fifo(DW=8,AW=4)  (input n2845, input resetn_N_232, 
            output [7:0]fifo_dout, input n1916, output [7:0]ram_wr_data, 
            input clk, input n2981, output pixel_valid, input n2976, 
            output fifo_valid, output full, input px_clk_c, output \wr_addr[2] , 
            output \wr_addr[3] , input \pxd_d[0] , input \cam_data[1] , 
            input \cam_data[2] , input \cam_data[3] , input \cam_data[4] , 
            input \cam_data[5] , input \cam_data[6] , input \cam_data[7] , 
            output [7:0]rd_data_o_7__N_450, input VCC_net, input GND_net, 
            input n1907, output fifo_empty, input n1909, output \empty_o_N_480[1] , 
            output \full_o_N_463[1] , output \full_o_N_463[2] , output \empty_o_N_479[3] , 
            output \full_o_N_462[3] , output n6, input n3034, output \rd_addr_gray[3] , 
            input n3032, output \rd_addr_gray[2] , input n3030, output \rd_addr_gray[1] , 
            input n3014, output \wr_addr_gray[1] , input n3016, output \wr_addr_gray[2] , 
            input n3026, input n3024, input n3018, output \wr_addr_gray[3] , 
            input n3012, output \empty_o_N_480[2] , input n3011, input n3010, 
            input n3009, input n3008, input n3007, input n3006, input n2977);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    (* is_clock=1 *) wire px_clk_c;   /* synthesis lineinfo="@7(52[24],52[30])"*/
    
    wire fifo_dout_7__N_408;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(n2845), .B(resetn_N_232), 
            .Z(fifo_dout_7__N_408));
    defparam i1_2_lut.INIT = "0x2222";
    \stream_fifo_if(DW=8)  stream_if ({fifo_dout}, n1916, {ram_wr_data}, 
            clk, resetn_N_232, n2981, pixel_valid, n2976, fifo_valid);   /* synthesis lineinfo="@13(45[4],53[42])"*/
    \dual_clock_fifo(ADDR_WIDTH=4,DATA_WIDTH=8)  dual_clock_fifo (full, px_clk_c, 
            resetn_N_232, \wr_addr[2] , \wr_addr[3] , \pxd_d[0] , \cam_data[1] , 
            \cam_data[2] , \cam_data[3] , \cam_data[4] , \cam_data[5] , 
            \cam_data[6] , \cam_data[7] , {rd_data_o_7__N_450}, fifo_dout_7__N_408, 
            VCC_net, clk, GND_net, n1907, fifo_empty, n1909, \empty_o_N_480[1] , 
            \full_o_N_463[1] , \full_o_N_463[2] , \empty_o_N_479[3] , 
            \full_o_N_462[3] , n6, n3034, \rd_addr_gray[3] , n3032, 
            \rd_addr_gray[2] , n3030, \rd_addr_gray[1] , n3014, \wr_addr_gray[1] , 
            n3016, \wr_addr_gray[2] , n3026, n3024, n3018, \wr_addr_gray[3] , 
            n2845, n3012, {fifo_dout}, \empty_o_N_480[2] , n3011, 
            n3010, n3009, n3008, n3007, n3006, n2977);   /* synthesis lineinfo="@13(30[4],41[31])"*/
    
endmodule

//
// Verilog Description of module \stream_fifo_if(DW=8) 
//

module \stream_fifo_if(DW=8)  (input [7:0]fifo_dout, input n1916, output [7:0]ram_wr_data, 
            input clk, input resetn_N_232, input n2981, output pixel_valid, 
            input n2976, output fifo_valid);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i7 (.D(fifo_dout[7]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[7]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i7.REGSET = "RESET";
    defparam stream_m_data_o__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i6 (.D(fifo_dout[6]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[6]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i6.REGSET = "RESET";
    defparam stream_m_data_o__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i5 (.D(fifo_dout[5]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[5]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i5.REGSET = "RESET";
    defparam stream_m_data_o__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i4 (.D(fifo_dout[4]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[4]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i4.REGSET = "RESET";
    defparam stream_m_data_o__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i3 (.D(fifo_dout[3]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[3]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i3.REGSET = "RESET";
    defparam stream_m_data_o__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i2 (.D(fifo_dout[2]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[2]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i2.REGSET = "RESET";
    defparam stream_m_data_o__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i1 (.D(fifo_dout[1]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[1]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i1.REGSET = "RESET";
    defparam stream_m_data_o__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_valid_o (.D(n2981), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(pixel_valid));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_valid_o.REGSET = "RESET";
    defparam stream_m_valid_o.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ fifo_valid_c (.D(n2976), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(fifo_valid));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam fifo_valid_c.REGSET = "RESET";
    defparam fifo_valid_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=42, LSE_LLINE=45, LSE_RLINE=53 *) FD1P3XZ stream_m_data_o__i0 (.D(fifo_dout[0]), 
            .SP(n1916), .CK(clk), .SR(resetn_N_232), .Q(ram_wr_data[0]));   /* synthesis lineinfo="@14(23[11],54[13])"*/
    defparam stream_m_data_o__i0.REGSET = "RESET";
    defparam stream_m_data_o__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dual_clock_fifo(ADDR_WIDTH=4,DATA_WIDTH=8) 
//

module \dual_clock_fifo(ADDR_WIDTH=4,DATA_WIDTH=8)  (output full, input px_clk_c, 
            input resetn_N_232, output \wr_addr[2] , output \wr_addr[3] , 
            input \pxd_d[0] , input \cam_data[1] , input \cam_data[2] , 
            input \cam_data[3] , input \cam_data[4] , input \cam_data[5] , 
            input \cam_data[6] , input \cam_data[7] , output [7:0]rd_data_o_7__N_450, 
            input fifo_dout_7__N_408, input VCC_net, input clk, input GND_net, 
            input n1907, output fifo_empty, input n1909, output \empty_o_N_480[1] , 
            output \full_o_N_463[1] , output \full_o_N_463[2] , output \empty_o_N_479[3] , 
            output \full_o_N_462[3] , output n6, input n3034, output \rd_addr_gray[3] , 
            input n3032, output \rd_addr_gray[2] , input n3030, output \rd_addr_gray[1] , 
            input n3014, output \wr_addr_gray[1] , input n3016, output \wr_addr_gray[2] , 
            input n3026, input n3024, input n3018, output \wr_addr_gray[3] , 
            input n2845, input n3012, output [7:0]fifo_dout, output \empty_o_N_480[2] , 
            input n3011, input n3010, input n3009, input n3008, input n3007, 
            input n3006, input n2977);
    
    (* is_clock=1 *) wire px_clk_c;   /* synthesis lineinfo="@7(52[24],52[30])"*/
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire full_o_N_459;
    wire [3:0]wr_addr;   /* synthesis lineinfo="@9(48[22],48[29])"*/
    wire [3:0]n14;
    wire [2:0]full_o_N_463;
    wire [3:0]wr_addr_gray;   /* synthesis lineinfo="@9(49[22],49[34])"*/
    wire [3:0]n15;
    wire [3:0]rd_addr_gray;   /* synthesis lineinfo="@9(53[22],53[34])"*/
    wire [3:0]rd_addr_gray_wr;   /* synthesis lineinfo="@9(54[22],54[37])"*/
    wire [3:0]rd_addr_gray_wr_r;   /* synthesis lineinfo="@9(55[22],55[39])"*/
    wire [3:0]wr_addr_gray_rd;   /* synthesis lineinfo="@9(50[22],50[37])"*/
    wire [3:0]wr_addr_gray_rd_r;   /* synthesis lineinfo="@9(51[22],51[39])"*/
    
    wire empty_o_N_472;
    wire [3:0]rd_addr;   /* synthesis lineinfo="@9(52[22],52[29])"*/
    wire [2:0]empty_o_N_480;
    
    wire n5667, n5150, n8_adj_922;
    wire [3:0]n117;
    
    wire n5673, n5431, n5430, n2883, n3020, n5699, n5703, n2885, 
        n5689, n5675, n5168, VCC_net_c, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\i_stream_dual_clock_fifo/dual_clock_fifo/mem", ECO_MEM_SIZE="[8, 16]", ECO_MEM_BLOCK_SIZE="[8, 16]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mem0 (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net), .RADDR7(GND_net), .RADDR6(GND_net), 
            .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(n14[3]), .RADDR2(n14[2]), 
            .RADDR1(n14[1]), .RADDR0(n14[0]), .WADDR10(GND_net_c), .WADDR9(GND_net_c), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(\wr_addr[3] ), .WADDR2(\wr_addr[2] ), 
            .WADDR1(wr_addr[1]), .WADDR0(wr_addr[0]), .MASK_N15(GND_net_c), 
            .MASK_N14(GND_net_c), .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), 
            .MASK_N11(GND_net_c), .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), 
            .MASK_N8(GND_net_c), .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), 
            .MASK_N5(GND_net_c), .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), 
            .MASK_N2(GND_net_c), .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), 
            .WDATA15(GND_net_c), .WDATA14(\cam_data[7] ), .WDATA13(GND_net_c), 
            .WDATA12(\cam_data[6] ), .WDATA11(GND_net_c), .WDATA10(\cam_data[5] ), 
            .WDATA9(GND_net_c), .WDATA8(\cam_data[4] ), .WDATA7(GND_net_c), 
            .WDATA6(\cam_data[3] ), .WDATA5(GND_net_c), .WDATA4(\cam_data[2] ), 
            .WDATA3(GND_net_c), .WDATA2(\cam_data[1] ), .WDATA1(GND_net_c), 
            .WDATA0(\pxd_d[0] ), .RCLKE(VCC_net), .RCLK(clk), .RE(VCC_net), 
            .WCLKE(VCC_net), .WCLK(px_clk_c), .WE(fifo_dout_7__N_408), 
            .RDATA14(rd_data_o_7__N_450[7]), .RDATA12(rd_data_o_7__N_450[6]), 
            .RDATA10(rd_data_o_7__N_450[5]), .RDATA8(rd_data_o_7__N_450[4]), 
            .RDATA6(rd_data_o_7__N_450[3]), .RDATA4(rd_data_o_7__N_450[2]), 
            .RDATA2(rd_data_o_7__N_450[1]), .RDATA0(rd_data_o_7__N_450[0]));
    defparam mem0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.DATA_WIDTH_W = "8";
    defparam mem0.DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray__i0 (.D(full_o_N_463[0]), 
            .SP(n1907), .CK(px_clk_c), .SR(resetn_N_232), .Q(wr_addr_gray[0]));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr_gray__i0.REGSET = "RESET";
    defparam wr_addr_gray__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr__i0 (.D(n15[0]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(resetn_N_232), .Q(wr_addr[0]));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr__i0.REGSET = "RESET";
    defparam wr_addr__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_i0 (.D(rd_addr_gray[0]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr[0]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_i0.REGSET = "RESET";
    defparam rd_addr_gray_wr_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_r_i0 (.D(rd_addr_gray_wr[0]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr_r[0]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_r_i0.REGSET = "RESET";
    defparam rd_addr_gray_wr_r_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_i0 (.D(wr_addr_gray[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd[0]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_i0.REGSET = "RESET";
    defparam wr_addr_gray_rd_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_r_i0 (.D(wr_addr_gray_rd[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd_r[0]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_r_i0.REGSET = "RESET";
    defparam wr_addr_gray_rd_r_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ empty_o (.D(empty_o_N_472), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(fifo_empty));   /* synthesis lineinfo="@9(105[8],111[66])"*/
    defparam empty_o.REGSET = "SET";
    defparam empty_o.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr__i0 (.D(n14[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(rd_addr[0]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr__i0.REGSET = "RESET";
    defparam rd_addr__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray__i0 (.D(empty_o_N_480[0]), 
            .SP(n1909), .CK(clk), .SR(resetn_N_232), .Q(rd_addr_gray[0]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr_gray__i0.REGSET = "RESET";
    defparam rd_addr_gray__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray__i3 (.D(n3034), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_c), .Q(\rd_addr_gray[3] ));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr_gray__i3.REGSET = "RESET";
    defparam rd_addr_gray__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 full_o_I_53_4_lut (.A(n5667), 
            .B(n5150), .C(fifo_dout_7__N_408), .D(n8_adj_922), .Z(full_o_N_459));   /* synthesis lineinfo="@9(84[7],87[71])"*/
    defparam full_o_I_53_4_lut.INIT = "0x3530";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 xor_30_i2_2_lut_3_lut (.A(rd_addr[1]), 
            .B(rd_addr[0]), .C(n117[2]), .Z(\empty_o_N_480[1] ));   /* synthesis lineinfo="@9(94[14],94[28])"*/
    defparam xor_30_i2_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3863_4_lut (.A(\full_o_N_463[1] ), 
            .B(\full_o_N_463[2] ), .C(rd_addr_gray_wr_r[1]), .D(rd_addr_gray_wr_r[2]), 
            .Z(n5667));
    defparam i3863_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i759_3_lut_4_lut (.A(rd_addr[1]), 
            .B(rd_addr[0]), .C(rd_addr[2]), .D(rd_addr[3]), .Z(\empty_o_N_479[3] ));   /* synthesis lineinfo="@9(94[14],94[28])"*/
    defparam i759_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i752_2_lut_3_lut (.A(rd_addr[1]), 
            .B(rd_addr[0]), .C(rd_addr[2]), .Z(n117[2]));   /* synthesis lineinfo="@9(94[14],94[28])"*/
    defparam i752_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="((B+!(C (D)+!C !(D)))+!A)" *) LUT4 i3_4_lut (.A(n5673), 
            .B(n5431), .C(rd_addr_gray_wr_r[3]), .D(n5430), .Z(n5150));   /* synthesis lineinfo="@9(85[13],85[56])"*/
    defparam i3_4_lut.INIT = "0xdffd";
    (* lut_function="(A (B (C (D)))+!A !((C+!(D))+!B))" *) LUT4 i3_4_lut_adj_119 (.A(\full_o_N_462[3] ), 
            .B(full), .C(rd_addr_gray_wr_r[3]), .D(n2883), .Z(n8_adj_922));
    defparam i3_4_lut_adj_119.INIT = "0x8400";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i3869_4_lut (.A(wr_addr[0]), 
            .B(\wr_addr[2] ), .C(n2883), .D(rd_addr_gray_wr_r[1]), .Z(n5673));
    defparam i3869_4_lut.INIT = "0x1248";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+((D)+!C))))" *) LUT4 i2376_4_lut_4_lut (.A(rd_addr[3]), 
            .B(resetn_N_232), .C(\empty_o_N_479[3] ), .D(fifo_empty), 
            .Z(n14[3]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i2376_4_lut_4_lut.INIT = "0x2230";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+((D)+!C))))" *) LUT4 i2375_4_lut_4_lut (.A(rd_addr[2]), 
            .B(resetn_N_232), .C(n117[2]), .D(fifo_empty), .Z(n14[2]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i2375_4_lut_4_lut.INIT = "0x2230";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i723_2_lut_3_lut (.A(wr_addr[1]), 
            .B(wr_addr[0]), .C(\wr_addr[2] ), .Z(n6));   /* synthesis lineinfo="@9(70[14],70[28])"*/
    defparam i723_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B+!(C))+!A (B+(C))))" *) LUT4 i2327_3_lut_3_lut (.A(rd_addr[0]), 
            .B(resetn_N_232), .C(fifo_empty), .Z(n14[0]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam i2327_3_lut_3_lut.INIT = "0x2121";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i730_3_lut_4_lut (.A(wr_addr[1]), 
            .B(wr_addr[0]), .C(\wr_addr[2] ), .D(\wr_addr[3] ), .Z(\full_o_N_462[3] ));   /* synthesis lineinfo="@9(70[14],70[28])"*/
    defparam i730_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 xor_6_i2_2_lut_3_lut (.A(wr_addr[1]), 
            .B(wr_addr[0]), .C(n6), .Z(\full_o_N_463[1] ));   /* synthesis lineinfo="@9(70[14],70[28])"*/
    defparam xor_6_i2_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A))" *) LUT4 i1194_1_lut (.A(wr_addr[1]), .Z(full_o_N_463[0]));
    defparam i1194_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (D)+!B !(D))+!A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i3_4_lut_4_lut (.A(\wr_addr[2] ), 
            .B(rd_addr_gray_wr_r[2]), .C(wr_addr[1]), .D(\wr_addr[3] ), 
            .Z(n5431));   /* synthesis lineinfo="@9(85[23],85[34])"*/
    defparam i3_4_lut_4_lut.INIT = "0xc936";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray__i2 (.D(n3032), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_c), .Q(\rd_addr_gray[2] ));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr_gray__i2.REGSET = "RESET";
    defparam rd_addr_gray__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray__i1 (.D(n3030), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_c), .Q(\rd_addr_gray[1] ));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr_gray__i1.REGSET = "RESET";
    defparam rd_addr_gray__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 xor_6_i3_2_lut (.A(n6), .B(\full_o_N_462[3] ), 
            .Z(\full_o_N_463[2] ));   /* synthesis lineinfo="@9(61[8],61[47])"*/
    defparam xor_6_i3_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray__i1 (.D(n3014), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(\wr_addr_gray[1] ));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr_gray__i1.REGSET = "RESET";
    defparam wr_addr_gray__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray__i2 (.D(n3016), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(\wr_addr_gray[2] ));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr_gray__i2.REGSET = "RESET";
    defparam wr_addr_gray__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr__i3 (.D(n3026), 
            .SP(VCC_net), .CK(px_clk_c), .SR(GND_net_c), .Q(\wr_addr[3] ));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr__i3.REGSET = "RESET";
    defparam wr_addr__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr__i2 (.D(n3024), 
            .SP(VCC_net), .CK(px_clk_c), .SR(GND_net_c), .Q(\wr_addr[2] ));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr__i2.REGSET = "RESET";
    defparam wr_addr__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray__i3 (.D(n3018), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(\wr_addr_gray[3] ));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr_gray__i3.REGSET = "RESET";
    defparam wr_addr_gray__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr__i1 (.D(n3020), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(wr_addr[1]));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam wr_addr__i1.REGSET = "RESET";
    defparam wr_addr__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_i1 (.D(\rd_addr_gray[1] ), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr[1]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_i1.REGSET = "RESET";
    defparam rd_addr_gray_wr_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_i2 (.D(\rd_addr_gray[2] ), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr[2]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_i2.REGSET = "RESET";
    defparam rd_addr_gray_wr_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A !(B+(C))))" *) LUT4 i860_2_lut_3_lut (.A(wr_addr[0]), 
            .B(n2845), .C(resetn_N_232), .Z(n15[0]));   /* synthesis lineinfo="@9(65[8],73[4])"*/
    defparam i860_2_lut_3_lut.INIT = "0x5656";
    (* lut_function="(!(A (B ((D)+!C)+!B (D))+!A ((C+(D))+!B)))" *) LUT4 i2374_4_lut_4_lut_4_lut (.A(rd_addr[1]), 
            .B(rd_addr[0]), .C(fifo_empty), .D(resetn_N_232), .Z(n14[1]));   /* synthesis lineinfo="@9(94[14],94[28])"*/
    defparam i2374_4_lut_4_lut_4_lut.INIT = "0x00a6";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_i3 (.D(\rd_addr_gray[3] ), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr[3]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_i3.REGSET = "RESET";
    defparam rd_addr_gray_wr_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_r_i1 (.D(rd_addr_gray_wr[1]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr_r[1]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_r_i1.REGSET = "RESET";
    defparam rd_addr_gray_wr_r_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_r_i2 (.D(rd_addr_gray_wr[2]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr_r[2]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_r_i2.REGSET = "RESET";
    defparam rd_addr_gray_wr_r_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr_gray_wr_r_i3 (.D(rd_addr_gray_wr[3]), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(GND_net_c), .Q(rd_addr_gray_wr_r[3]));   /* synthesis lineinfo="@9(76[8],79[4])"*/
    defparam rd_addr_gray_wr_r_i3.REGSET = "RESET";
    defparam rd_addr_gray_wr_r_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_i1 (.D(\wr_addr_gray[1] ), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd[1]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_i1.REGSET = "RESET";
    defparam wr_addr_gray_rd_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_i2 (.D(\wr_addr_gray[2] ), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd[2]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_i2.REGSET = "RESET";
    defparam wr_addr_gray_rd_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_i3 (.D(\wr_addr_gray[3] ), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd[3]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_i3.REGSET = "RESET";
    defparam wr_addr_gray_rd_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i17_4_lut (.A(n5699), 
            .B(n5703), .C(fifo_empty), .D(n2885), .Z(empty_o_N_472));   /* synthesis lineinfo="@9(108[7],111[66])"*/
    defparam i17_4_lut.INIT = "0x3530";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i3894_3_lut (.A(\empty_o_N_479[3] ), 
            .B(n5689), .C(wr_addr_gray_rd_r[3]), .Z(n5699));
    defparam i3894_3_lut.INIT = "0xdede";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i3898_4_lut (.A(n5675), 
            .B(rd_addr[0]), .C(n5168), .D(n2885), .Z(n5703));
    defparam i3898_4_lut.INIT = "0xfbfe";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_r_i1 (.D(wr_addr_gray_rd[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd_r[1]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_r_i1.REGSET = "RESET";
    defparam wr_addr_gray_rd_r_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_r_i2 (.D(wr_addr_gray_rd[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd_r[2]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_r_i2.REGSET = "RESET";
    defparam wr_addr_gray_rd_r_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ wr_addr_gray_rd_r_i3 (.D(wr_addr_gray_rd[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_addr_gray_rd_r[3]));   /* synthesis lineinfo="@9(100[8],103[4])"*/
    defparam wr_addr_gray_rd_r_i3.REGSET = "RESET";
    defparam wr_addr_gray_rd_r_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr__i1 (.D(n14[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(rd_addr[1]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr__i1.REGSET = "RESET";
    defparam rd_addr__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i7 (.D(n3012), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[7]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i7.REGSET = "RESET";
    defparam rd_data_o_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i6 (.D(n3011), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[6]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i6.REGSET = "RESET";
    defparam rd_data_o_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3884_4_lut (.A(\empty_o_N_480[1] ), 
            .B(\empty_o_N_480[2] ), .C(wr_addr_gray_rd_r[1]), .D(wr_addr_gray_rd_r[2]), 
            .Z(n5689));
    defparam i3884_4_lut.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i5 (.D(n3010), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[5]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i5.REGSET = "RESET";
    defparam rd_data_o_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr__i2 (.D(n14[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(rd_addr[2]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr__i2.REGSET = "RESET";
    defparam rd_addr__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_addr__i3 (.D(n14[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(rd_addr[3]));   /* synthesis lineinfo="@9(89[8],97[4])"*/
    defparam rd_addr__i3.REGSET = "RESET";
    defparam rd_addr__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i4 (.D(n3009), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[4]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i4.REGSET = "RESET";
    defparam rd_data_o_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i3 (.D(n3008), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[3]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i3.REGSET = "RESET";
    defparam rd_data_o_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B ((D)+!C))+!A !(B (C (D))+!B !(C+(D))))" *) LUT4 i3871_4_lut (.A(wr_addr_gray_rd_r[2]), 
            .B(rd_addr[3]), .C(rd_addr[2]), .D(wr_addr_gray_rd_r[3]), 
            .Z(n5675));
    defparam i3871_4_lut.INIT = "0xb7de";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(wr_addr_gray_rd_r[1]), 
            .B(rd_addr[2]), .C(rd_addr[1]), .Z(n5168));   /* synthesis lineinfo="@9(111[24],111[65])"*/
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 xor_30_i3_2_lut (.A(n117[2]), 
            .B(\empty_o_N_479[3] ), .Z(\empty_o_N_480[2] ));   /* synthesis lineinfo="@9(61[8],61[47])"*/
    defparam xor_30_i3_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(rd_addr[1]), 
            .B(wr_addr_gray_rd_r[0]), .Z(n2885));   /* synthesis lineinfo="@9(111[24],111[65])"*/
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i1198_1_lut (.A(rd_addr[1]), .Z(empty_o_N_480[0]));
    defparam i1198_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (((D)+!C)+!B)))" *) LUT4 i1614_4_lut_4_lut_4_lut (.A(wr_addr[1]), 
            .B(wr_addr[0]), .C(n2845), .D(resetn_N_232), .Z(n3020));   /* synthesis lineinfo="@9(70[14],70[28])"*/
    defparam i1614_4_lut_4_lut_4_lut.INIT = "0x006a";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i2 (.D(n3007), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[2]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i2.REGSET = "RESET";
    defparam rd_data_o_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i1 (.D(n3006), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[1]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i1.REGSET = "RESET";
    defparam rd_data_o_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ rd_data_o_i0_i0 (.D(n2977), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[0]));   /* synthesis lineinfo="@9(116[8],118[29])"*/
    defparam rd_data_o_i0_i0.REGSET = "RESET";
    defparam rd_data_o_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i1_3_lut (.A(\wr_addr[3] ), 
            .B(\wr_addr[2] ), .C(wr_addr[1]), .Z(n5430));   /* synthesis lineinfo="@9(85[23],85[34])"*/
    defparam i1_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_120 (.A(wr_addr[1]), 
            .B(rd_addr_gray_wr_r[0]), .Z(n2883));
    defparam i1_2_lut_adj_120.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=4, LSE_RCOL=31, LSE_LLINE=30, LSE_RLINE=41 *) FD1P3XZ full_o (.D(full_o_N_459), 
            .SP(VCC_net_c), .CK(px_clk_c), .SR(resetn_N_232), .Q(full));   /* synthesis lineinfo="@9(81[8],87[71])"*/
    defparam full_o.REGSET = "RESET";
    defparam full_o.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \lsc_i2cm_himax(INIT_FILE="ram256x16_himax.mem") 
//

module \lsc_i2cm_himax(INIT_FILE="ram256x16_himax.mem")  (input clk, input resetn_N_232, 
            input init, output lsb_addr, output \i2c_cmd[0] , output \i2c_cmd[1] , 
            output \i2c_cmd[2] , output \i2c_cmd[3] , output \i2c_cmd[4] , 
            output \i2c_cmd[5] , output \i2c_cmd[6] , output \i2c_cmd[7] , 
            output \i2c_cmd[8] , output \i2c_cmd[9] , output \i2c_cmd[10] , 
            output \i2c_cmd[12] , output \i2c_cmd[13] , output \i2c_cmd[15] , 
            input VCC_net, input GND_net, output init_done, input n2997, 
            output \ofs_addr[1] , input n2996, output \ofs_addr[2] , input n2995, 
            output \ofs_addr[3] , input n2994, output \ofs_addr[4] , input n2993, 
            output \ofs_addr[5] , input n2992, output \ofs_addr[6] , input n2991, 
            output \ofs_addr[7] , input n2990, output \ofs_addr[8] , input n2989, 
            output \ofs_addr[9] , input n2988, output \ofs_addr[10] , 
            input n2987, output \ofs_addr[12] , input n2986, output \ofs_addr[13] , 
            input n2985, output \ofs_addr[15] , input n2967, output \ofs_addr[0] , 
            output i2c_running, output n2657, output w_sda_out_N_193, 
            output w_scl_out_N_191, output [7:0]wr_data_lat, input n3005, 
            input n3004, input n3003, input n3002, input n3001, input n3000, 
            input n2999, input n2980, input n2974, input host_intr_c, 
            input \s_state[0] , input \s_state[1] , output n3, input n38, 
            input \timer[8] , input n34, input n26, input \timer[13] );
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire n2917, n1891;
    wire [6:0]i2c_cnt;   /* synthesis lineinfo="@6(28[17],28[24])"*/
    wire [1:0]init_d;   /* synthesis lineinfo="@6(37[15],37[21])"*/
    
    wire init_req_N_287, init_req;
    wire [6:0]n42;
    
    wire i2c_cnt_6__N_284, n2913, n58, n1974, n69, n2947, n2945, 
        n2943, n2941, n4537, n7317, n4535, n7302, n4533, n7299, 
        n7296, n10, n957;
    wire [7:0]n938;
    
    wire i2c_set, n2290, n2911, i2c_done, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ init_d_i1 (.D(init_d[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(init_d[1]));   /* synthesis lineinfo="@6(43[13],46[45])"*/
    defparam init_d_i1.REGSET = "RESET";
    defparam init_d_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ init_d_i0 (.D(init), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(init_d[0]));   /* synthesis lineinfo="@6(43[13],46[45])"*/
    defparam init_d_i0.REGSET = "RESET";
    defparam init_d_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ init_req_c (.D(init_req_N_287), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(init_req));   /* synthesis lineinfo="@6(51[13],56[34])"*/
    defparam init_req_c.REGSET = "SET";
    defparam init_req_c.SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="mux_283", ECO_MEM_SIZE="[14, 256]", ECO_MEM_BLOCK_SIZE="[16, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_283 (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(i2c_cnt[6]), 
            .RADDR6(i2c_cnt[5]), .RADDR5(i2c_cnt[4]), .RADDR4(i2c_cnt[3]), 
            .RADDR3(i2c_cnt[2]), .RADDR2(i2c_cnt[1]), .RADDR1(i2c_cnt[0]), 
            .RADDR0(lsb_addr), .WADDR10(GND_net_c), .WADDR9(GND_net_c), 
            .WADDR8(GND_net_c), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(GND_net), .WDATA14(GND_net), .WDATA13(GND_net), .WDATA12(GND_net), 
            .WDATA11(GND_net), .WDATA10(GND_net), .WDATA9(GND_net), .WDATA8(GND_net), 
            .WDATA7(GND_net), .WDATA6(GND_net), .WDATA5(GND_net), .WDATA4(GND_net), 
            .WDATA3(GND_net), .WDATA2(GND_net), .WDATA1(GND_net), .WDATA0(GND_net), 
            .RCLKE(VCC_net), .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA13(\i2c_cmd[15] ), .RDATA12(\i2c_cmd[13] ), 
            .RDATA11(\i2c_cmd[12] ), .RDATA10(\i2c_cmd[10] ), .RDATA9(\i2c_cmd[9] ), 
            .RDATA8(\i2c_cmd[8] ), .RDATA7(\i2c_cmd[7] ), .RDATA6(\i2c_cmd[6] ), 
            .RDATA5(\i2c_cmd[5] ), .RDATA4(\i2c_cmd[4] ), .RDATA3(\i2c_cmd[3] ), 
            .RDATA2(\i2c_cmd[2] ), .RDATA1(\i2c_cmd[1] ), .RDATA0(\i2c_cmd[0] ));
    defparam mux_283.INIT_0 = "0x00C01850000A184700001845000A184400080807000808030000010000000103";
    defparam mux_283.INIT_1 = "0x001F18580029185700F8185600F7185500031854000018530050185200421851";
    defparam mux_283.INIT_2 = "0x00010806007F03500032080200400801004308000004186500001864001E1859";
    defparam mux_283.INIT_3 = "0x0000100300071000000008120040080C0090080B0060080A00A0080900000808";
    defparam mux_283.INIT_4 = "0x0000101300B810100000100F007A100C0000100B0058100800001007001C1004";
    defparam mux_283.INIT_5 = "0x0033110800A41106000311050007110400011100009B10180000101700581014";
    defparam mux_283.INIT_6 = "0x000C034000031150001711120001111100E911100000110F0080110B0000110A";
    defparam mux_283.INIT_7 = "0x00421859000303900001038700030383000118100078034300010342005C0341";
    defparam mux_283.INIT_8 = "0x00011867002018610000020F0040110200801101000501000000010100511860";
    defparam mux_283.INIT_9 = "0x0000000000000000000000000000000000000000000000000000060100000104";
    defparam mux_283.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mux_283.DATA_WIDTH_W = "16";
    defparam mux_283.DATA_WIDTH_R = "16";
    (* lut_function="(!((B)+!A))" *) LUT4 i2300_2_lut (.A(n42[4]), .B(i2c_cnt_6__N_284), 
            .Z(n2913));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2300_2_lut.INIT = "0x2222";
    FD1P3XZ state_FSM_i1 (.D(n69), .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), 
            .Q(i2c_cnt_6__N_284));   /* synthesis lineinfo="@6(69[13],82[20])"*/
    defparam state_FSM_i1.REGSET = "SET";
    defparam state_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+!((C)+!B)))" *) LUT4 i1_3_lut (.A(init_req), .B(n58), 
            .C(init_done), .Z(n1974));   /* synthesis lineinfo="@6(51[13],56[34])"*/
    defparam i1_3_lut.INIT = "0x5151";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i1 (.D(n2947), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[1]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i1.REGSET = "RESET";
    defparam i2c_cnt__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i2 (.D(n2945), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[2]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i2.REGSET = "RESET";
    defparam i2c_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i5 (.D(n2943), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[5]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i5.REGSET = "RESET";
    defparam i2c_cnt__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i6 (.D(n2941), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[6]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i6.REGSET = "RESET";
    defparam i2c_cnt__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ init_done_c (.D(n1974), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(init_done));   /* synthesis lineinfo="@6(101[13],106[35])"*/
    defparam init_done_c.REGSET = "RESET";
    defparam init_done_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i4 (.D(n2913), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[4]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i4.REGSET = "RESET";
    defparam i2c_cnt__i4.SRMODE = "ASYNC";
    FD1P3XZ state_FSM_i2 (.D(n957), .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), 
            .Q(n938[1]));   /* synthesis lineinfo="@6(69[13],82[20])"*/
    defparam state_FSM_i2.REGSET = "RESET";
    defparam state_FSM_i2.SRMODE = "ASYNC";
    FA2 add_24_add_5_7 (.A0(GND_net), .B0(i2c_cnt[5]), .C0(GND_net), .D0(n4537), 
        .CI0(n4537), .A1(GND_net), .B1(i2c_cnt[6]), .C1(GND_net), .D1(n7317), 
        .CI1(n7317), .CO0(n7317), .S0(n42[5]), .S1(n42[6]));   /* synthesis lineinfo="@6(94[28],94[42])"*/
    defparam add_24_add_5_7.INIT0 = "0xc33c";
    defparam add_24_add_5_7.INIT1 = "0xc33c";
    FA2 add_24_add_5_5 (.A0(GND_net), .B0(i2c_cnt[3]), .C0(GND_net), .D0(n4535), 
        .CI0(n4535), .A1(GND_net), .B1(i2c_cnt[4]), .C1(GND_net), .D1(n7302), 
        .CI1(n7302), .CO0(n7302), .CO1(n4537), .S0(n42[3]), .S1(n42[4]));   /* synthesis lineinfo="@6(94[28],94[42])"*/
    defparam add_24_add_5_5.INIT0 = "0xc33c";
    defparam add_24_add_5_5.INIT1 = "0xc33c";
    FA2 add_24_add_5_3 (.A0(GND_net), .B0(i2c_cnt[1]), .C0(GND_net), .D0(n4533), 
        .CI0(n4533), .A1(GND_net), .B1(i2c_cnt[2]), .C1(GND_net), .D1(n7299), 
        .CI1(n7299), .CO0(n7299), .CO1(n4535), .S0(n42[1]), .S1(n42[2]));   /* synthesis lineinfo="@6(94[28],94[42])"*/
    defparam add_24_add_5_3.INIT0 = "0xc33c";
    defparam add_24_add_5_3.INIT1 = "0xc33c";
    FA2 add_24_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(i2c_cnt[0]), .C1(VCC_net), .D1(n7296), .CI1(n7296), .CO0(n7296), 
        .CO1(n4533), .S1(n42[0]));   /* synthesis lineinfo="@6(94[28],94[42])"*/
    defparam add_24_add_5_1.INIT0 = "0xc33c";
    defparam add_24_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i5_4_lut (.A(i2c_cnt[3]), .B(n10), 
            .C(i2c_cnt[4]), .D(i2c_cnt[6]), .Z(n58));
    defparam i5_4_lut.INIT = "0xefff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(i2c_cnt[1]), .B(i2c_cnt[0]), 
            .C(i2c_cnt[2]), .D(i2c_cnt[5]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i2362_2_lut (.A(n42[1]), .B(i2c_cnt_6__N_284), 
            .Z(n2947));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2362_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i2361_2_lut (.A(n42[2]), .B(i2c_cnt_6__N_284), 
            .Z(n2945));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2361_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i2360_2_lut (.A(n42[5]), .B(i2c_cnt_6__N_284), 
            .Z(n2943));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2360_2_lut.INIT = "0x2222";
    FD1P3XZ state_FSM_i3 (.D(n938[1]), .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), 
            .Q(lsb_addr));   /* synthesis lineinfo="@6(69[13],82[20])"*/
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "ASYNC";
    FD1P3XZ state_FSM_i4 (.D(lsb_addr), .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), 
            .Q(i2c_set));   /* synthesis lineinfo="@6(69[13],82[20])"*/
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "ASYNC";
    FD1P3XZ state_FSM_i5 (.D(n2290), .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), 
            .Q(n938[7]));   /* synthesis lineinfo="@6(69[13],82[20])"*/
    defparam state_FSM_i5.REGSET = "RESET";
    defparam state_FSM_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i0 (.D(n2911), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[0]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i0.REGSET = "RESET";
    defparam i2c_cnt__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i2359_2_lut (.A(n42[6]), .B(i2c_cnt_6__N_284), 
            .Z(n2941));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2359_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i2326_2_lut (.A(n42[0]), .B(i2c_cnt_6__N_284), 
            .Z(n2911));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2326_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i2 (.D(n2997), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[1] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i2.REGSET = "RESET";
    defparam ofs_addr__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i3 (.D(n2996), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[2] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i3.REGSET = "RESET";
    defparam ofs_addr__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i4 (.D(n2995), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[3] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i4.REGSET = "RESET";
    defparam ofs_addr__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i5 (.D(n2994), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[4] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i5.REGSET = "RESET";
    defparam ofs_addr__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i6 (.D(n2993), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[5] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i6.REGSET = "RESET";
    defparam ofs_addr__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i7 (.D(n2992), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[6] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i7.REGSET = "RESET";
    defparam ofs_addr__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i8 (.D(n2991), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[7] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i8.REGSET = "RESET";
    defparam ofs_addr__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i9 (.D(n2990), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[8] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i9.REGSET = "RESET";
    defparam ofs_addr__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i10 (.D(n2989), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[9] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i10.REGSET = "RESET";
    defparam ofs_addr__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i11 (.D(n2988), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[10] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i11.REGSET = "RESET";
    defparam ofs_addr__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i12 (.D(n2987), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[12] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i12.REGSET = "RESET";
    defparam ofs_addr__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i13 (.D(n2986), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[13] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i13.REGSET = "RESET";
    defparam ofs_addr__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i14 (.D(n2985), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[15] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i14.REGSET = "RESET";
    defparam ofs_addr__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ ofs_addr__i1 (.D(n2967), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\ofs_addr[0] ));   /* synthesis lineinfo="@6(111[13],114[37])"*/
    defparam ofs_addr__i1.REGSET = "RESET";
    defparam ofs_addr__i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i2305_2_lut (.A(n42[3]), .B(i2c_cnt_6__N_284), 
            .Z(n2917));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2305_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i626_2_lut (.A(i2c_done), .B(i2c_cnt_6__N_284), 
            .Z(n1891));
    defparam i626_2_lut.INIT = "0xeeee";
    lsc_i2cm_16 u_lsc_i2cm (i2c_running, clk, resetn_N_232, \ofs_addr[0] , 
            n2657, w_sda_out_N_193, w_scl_out_N_191, i2c_cnt_6__N_284, 
            {init_d}, init_req, init_req_N_287, GND_net, {wr_data_lat}, 
            n58, n69, n938[7], VCC_net, \ofs_addr[1] , \ofs_addr[2] , 
            \ofs_addr[3] , \ofs_addr[4] , \ofs_addr[5] , \ofs_addr[6] , 
            \ofs_addr[7] , \ofs_addr[8] , \ofs_addr[9] , \ofs_addr[10] , 
            \ofs_addr[12] , \ofs_addr[13] , \ofs_addr[15] , n957, i2c_set, 
            n2290, n3005, n3004, n3003, n3002, n3001, n3000, n2999, 
            n2980, i2c_done, n2974, host_intr_c, \s_state[0] , \s_state[1] , 
            n3, init_done, n38, \timer[8] , n34, n26, \timer[13] );   /* synthesis lineinfo="@6(117[17],134[6])"*/
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=83, LSE_RCOL=6, LSE_LLINE=199, LSE_RLINE=208 *) FD1P3XZ i2c_cnt__i3 (.D(n2917), 
            .SP(n1891), .CK(clk), .SR(resetn_N_232), .Q(i2c_cnt[3]));   /* synthesis lineinfo="@6(89[13],94[43])"*/
    defparam i2c_cnt__i3.REGSET = "RESET";
    defparam i2c_cnt__i3.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module lsc_i2cm_16
//

module lsc_i2cm_16 (output i2c_running, input clk, input resetn_N_232, 
            input \ofs_addr[0] , output n2657, output w_sda_out_N_193, 
            output w_scl_out_N_191, input i2c_cnt_6__N_284, input [1:0]init_d, 
            input init_req, output init_req_N_287, input GND_net, output [7:0]wr_data_lat, 
            input n58, output n69, input n939, input VCC_net, input \ofs_addr[1] , 
            input \ofs_addr[2] , input \ofs_addr[3] , input \ofs_addr[4] , 
            input \ofs_addr[5] , input \ofs_addr[6] , input \ofs_addr[7] , 
            input \ofs_addr[8] , input \ofs_addr[9] , input \ofs_addr[10] , 
            input \ofs_addr[12] , input \ofs_addr[13] , input \ofs_addr[15] , 
            output n957, input i2c_set, output n2290, input n3005, input n3004, 
            input n3003, input n3002, input n3001, input n3000, input n2999, 
            input n2980, output i2c_done, input n2974, input host_intr_c, 
            input \s_state[0] , input \s_state[1] , output n3, input init_done, 
            input n38, input \timer[8] , input n34, input n26, input \timer[13] );
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire n1993, running_N_346;
    wire [15:0]ofs_addr_lat;   /* synthesis lineinfo="@5(29[12],29[24])"*/
    wire [7:0]n47;
    
    wire n2927, r_sda_out_N_406, r_scl_out_N_387, n2939, n1905;
    wire [1:0]tick_cnt;   /* synthesis lineinfo="@5(24[12],24[20])"*/
    
    wire n2937;
    wire [5:0]seq_cnt;   /* synthesis lineinfo="@5(25[12],25[19])"*/
    
    wire n2929, n2915, n2854;
    wire [5:0]n29;
    wire [5:0]n37;
    
    wire n2935, n2933, n2931;
    wire [5:0]interval_cnt;   /* synthesis lineinfo="@5(22[11],22[23])"*/
    
    wire n6694, n5994, n5993, n6697, n5996, n5997, n6700, n6037, 
        n16, n6002, n6003, n4573, n7347, n6706, n6709, n6712, 
        n6715, n4571, n7344, n6718, n6038, n23, n5990, n5991, 
        n4569, n7341, n4, n6, n5669, n6641, n4567, n7323, n7320, 
        n4564, n7485, n4_adj_915, n25, n19, n4562, n7482, n6_adj_916, 
        n4_adj_917, n6_adj_918, n5, n7, n4560, n7479, n7359, n3551, 
        n10, n6044, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i1 (.D(\ofs_addr[0] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[0]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i1.REGSET = "RESET";
    defparam ofs_addr_lat__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ r_sda_out (.D(r_sda_out_N_406), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(w_sda_out_N_193));   /* synthesis lineinfo="@5(117[5],276[9])"*/
    defparam r_sda_out.REGSET = "RESET";
    defparam r_sda_out.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2346_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[7]), .Z(n2927));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2346_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ r_scl_out (.D(r_scl_out_N_387), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(w_scl_out_N_191));   /* synthesis lineinfo="@5(92[5],112[9])"*/
    defparam r_scl_out.REGSET = "RESET";
    defparam r_scl_out.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i2 (.D(n2939), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(tick_cnt[1]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i2.REGSET = "RESET";
    defparam main_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i3 (.D(n2937), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[0]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i3.REGSET = "RESET";
    defparam main_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i1 (.D(n2915), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(tick_cnt[0]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i1.REGSET = "RESET";
    defparam main_cnt__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2354_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[1]), .Z(n2939));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2354_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A ((D)+!B)+!A !(B (C+!(D))+!B (C))))" *) LUT4 i1_4_lut (.A(i2c_cnt_6__N_284), 
            .B(init_d[0]), .C(init_req), .D(init_d[1]), .Z(init_req_N_287));   /* synthesis lineinfo="@6(28[17],28[24])"*/
    defparam i1_4_lut.INIT = "0x50dc";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2349_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[6]), .Z(n2929));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2349_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i4 (.D(n2935), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[1]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i4.REGSET = "RESET";
    defparam main_cnt__i4.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2353_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[2]), .Z(n2937));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2353_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B (C)))" *) LUT4 i2345_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[0]), .Z(n37[0]));
    defparam i2345_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i2379_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[1]), .Z(n37[1]));
    defparam i2379_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i2380_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[2]), .Z(n37[2]));
    defparam i2380_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i2381_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[3]), .Z(n37[3]));
    defparam i2381_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i2382_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[4]), .Z(n37[4]));
    defparam i2382_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i5 (.D(n2933), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[2]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i5.REGSET = "RESET";
    defparam main_cnt__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))" *) LUT4 i2403_2_lut_3_lut (.A(n2854), .B(i2c_running), 
            .C(n29[5]), .Z(n37[5]));
    defparam i2403_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i6 (.D(n2931), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[3]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i6.REGSET = "RESET";
    defparam main_cnt__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i7 (.D(n2929), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[4]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i7.REGSET = "RESET";
    defparam main_cnt__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ main_cnt__i8 (.D(n2927), 
            .SP(n1905), .CK(clk), .SR(resetn_N_232), .Q(seq_cnt[5]));   /* synthesis lineinfo="@5(65[5],72[30])"*/
    defparam main_cnt__i8.REGSET = "RESET";
    defparam main_cnt__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i0 (.D(n37[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[0]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i0.REGSET = "RESET";
    defparam interval_cnt_572__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i2 (.D(\ofs_addr[1] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[1]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i2.REGSET = "RESET";
    defparam ofs_addr_lat__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6694_bdd_4_lut (.A(n6694), 
            .B(n5994), .C(n5993), .D(seq_cnt[4]), .Z(n6697));
    defparam n6694_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2350_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[5]), .Z(n2931));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2350_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \seq_cnt[3]_bdd_4_lut  (.A(seq_cnt[3]), 
            .B(n5996), .C(n5997), .D(seq_cnt[4]), .Z(n6694));
    defparam \seq_cnt[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6700_bdd_4_lut (.A(n6700), 
            .B(n6037), .C(n16), .D(seq_cnt[2]), .Z(n5996));
    defparam n6700_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \seq_cnt[1]_bdd_4_lut_2  (.A(seq_cnt[1]), 
            .B(n6002), .C(n6003), .D(seq_cnt[2]), .Z(n6700));
    defparam \seq_cnt[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    FA2 add_33_add_5_9 (.A0(GND_net), .B0(seq_cnt[5]), .C0(GND_net), .D0(n4573), 
        .CI0(n4573), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n7347), 
        .CI1(n7347), .CO0(n7347), .S0(n47[7]));   /* synthesis lineinfo="@5(72[14],72[29])"*/
    defparam add_33_add_5_9.INIT0 = "0xc33c";
    defparam add_33_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+!(D)))+!A (B ((D)+!C)+!B (C))))" *) LUT4 i4110_4_lut (.A(tick_cnt[1]), 
            .B(seq_cnt[0]), .C(seq_cnt[2]), .D(seq_cnt[1]), .Z(n5993));
    defparam i4110_4_lut.INIT = "0x03c1";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6706_bdd_4_lut (.A(n6706), 
            .B(wr_data_lat[2]), .C(wr_data_lat[3]), .D(seq_cnt[1]), .Z(n6709));
    defparam n6706_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \seq_cnt[0]_bdd_4_lut_2  (.A(seq_cnt[0]), 
            .B(wr_data_lat[1]), .C(wr_data_lat[0]), .D(seq_cnt[1]), .Z(n6706));
    defparam \seq_cnt[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6712_bdd_4_lut (.A(n6712), 
            .B(ofs_addr_lat[12]), .C(ofs_addr_lat[13]), .D(seq_cnt[1]), 
            .Z(n6715));
    defparam n6712_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \seq_cnt[0]_bdd_4_lut  (.A(seq_cnt[0]), 
            .B(ofs_addr_lat[15]), .C(ofs_addr_lat[10]), .D(seq_cnt[1]), 
            .Z(n6712));
    defparam \seq_cnt[0]_bdd_4_lut .INIT = "0xe4aa";
    FA2 add_33_add_5_7 (.A0(GND_net), .B0(seq_cnt[3]), .C0(GND_net), .D0(n4571), 
        .CI0(n4571), .A1(GND_net), .B1(seq_cnt[4]), .C1(GND_net), .D1(n7344), 
        .CI1(n7344), .CO0(n7344), .CO1(n4573), .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@5(72[14],72[29])"*/
    defparam add_33_add_5_7.INIT0 = "0xc33c";
    defparam add_33_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6718_bdd_4_lut (.A(n6718), 
            .B(n6038), .C(n23), .D(seq_cnt[2]), .Z(n5997));
    defparam n6718_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \seq_cnt[1]_bdd_4_lut  (.A(seq_cnt[1]), 
            .B(n5990), .C(n5991), .D(seq_cnt[2]), .Z(n6718));
    defparam \seq_cnt[1]_bdd_4_lut .INIT = "0xe4aa";
    FA2 add_33_add_5_5 (.A0(GND_net), .B0(seq_cnt[1]), .C0(GND_net), .D0(n4569), 
        .CI0(n4569), .A1(GND_net), .B1(seq_cnt[2]), .C1(GND_net), .D1(n7341), 
        .CI1(n7341), .CO0(n7341), .CO1(n4571), .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@5(72[14],72[29])"*/
    defparam add_33_add_5_5.INIT0 = "0xc33c";
    defparam add_33_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2304_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[0]), .Z(n2915));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2304_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2351_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[4]), .Z(n2933));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2351_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2352_2_lut_3_lut_3_lut (.A(n2657), 
            .B(i2c_running), .C(n47[3]), .Z(n2935));   /* synthesis lineinfo="@5(67[10],72[30])"*/
    defparam i2352_2_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+(D))))" *) LUT4 i4423_4_lut (.A(i2c_cnt_6__N_284), 
            .B(n58), .C(init_req), .D(n4), .Z(n69));
    defparam i4423_4_lut.INIT = "0x0a3b";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(i2c_running), .B(n939), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (((D)+!C)+!B)+!A (B (C (D))+!B (C))))" *) LUT4 seq_cnt_5__I_0_9_i63_4_lut (.A(n6697), 
            .B(n6), .C(seq_cnt[5]), .D(n5669), .Z(r_sda_out_N_406));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam seq_cnt_5__I_0_9_i63_4_lut.INIT = "0x05c5";
    (* lut_function="(!(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C))))" *) LUT4 i14_4_lut (.A(n6709), 
            .B(tick_cnt[1]), .C(seq_cnt[2]), .D(n6641), .Z(n6));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam i14_4_lut.INIT = "0x3505";
    FA2 add_33_add_5_3 (.A0(GND_net), .B0(tick_cnt[1]), .C0(GND_net), 
        .D0(n4567), .CI0(n4567), .A1(GND_net), .B1(seq_cnt[0]), .C1(GND_net), 
        .D1(n7323), .CI1(n7323), .CO0(n7323), .CO1(n4569), .S0(n47[1]), 
        .S1(n47[2]));   /* synthesis lineinfo="@5(72[14],72[29])"*/
    defparam add_33_add_5_3.INIT0 = "0xc33c";
    defparam add_33_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i2371_rep_24_2_lut (.A(seq_cnt[0]), 
            .B(seq_cnt[1]), .Z(n6641));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam i2371_rep_24_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i3865_2_lut (.A(seq_cnt[4]), .B(seq_cnt[3]), 
            .Z(n5669));
    defparam i3865_2_lut.INIT = "0xeeee";
    FA2 add_33_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(tick_cnt[0]), .C1(VCC_net), .D1(n7320), .CI1(n7320), .CO0(n7320), 
        .CO1(n4567), .S1(n47[0]));   /* synthesis lineinfo="@5(72[14],72[29])"*/
    defparam add_33_add_5_1.INIT0 = "0xc33c";
    defparam add_33_add_5_1.INIT1 = "0xc33c";
    FA2 interval_cnt_572_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(interval_cnt[5]), 
        .D0(n4564), .CI0(n4564), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7485), .CI1(n7485), .CO0(n7485), .S0(n29[5]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572_add_4_7.INIT0 = "0xc33c";
    defparam interval_cnt_572_add_4_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i3 (.D(\ofs_addr[2] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[2]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i3.REGSET = "RESET";
    defparam ofs_addr_lat__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i4 (.D(\ofs_addr[3] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[3]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i4.REGSET = "RESET";
    defparam ofs_addr_lat__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i5 (.D(\ofs_addr[4] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[4]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i5.REGSET = "RESET";
    defparam ofs_addr_lat__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i6 (.D(\ofs_addr[5] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[5]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i6.REGSET = "RESET";
    defparam ofs_addr_lat__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i7 (.D(\ofs_addr[6] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[6]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i7.REGSET = "RESET";
    defparam ofs_addr_lat__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i8 (.D(\ofs_addr[7] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[7]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i8.REGSET = "RESET";
    defparam ofs_addr_lat__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i9 (.D(\ofs_addr[8] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[8]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i9.REGSET = "RESET";
    defparam ofs_addr_lat__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i10 (.D(\ofs_addr[9] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[9]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i10.REGSET = "RESET";
    defparam ofs_addr_lat__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i11 (.D(\ofs_addr[10] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[10]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i11.REGSET = "RESET";
    defparam ofs_addr_lat__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i12 (.D(\ofs_addr[12] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[12]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i12.REGSET = "RESET";
    defparam ofs_addr_lat__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i13 (.D(\ofs_addr[13] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[13]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i13.REGSET = "RESET";
    defparam ofs_addr_lat__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ ofs_addr_lat__i14 (.D(\ofs_addr[15] ), 
            .SP(running_N_346), .CK(clk), .SR(GND_net_c), .Q(ofs_addr_lat[15]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam ofs_addr_lat__i14.REGSET = "RESET";
    defparam ofs_addr_lat__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i7 (.D(n3005), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[7]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i7.REGSET = "RESET";
    defparam wr_data_lat_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i86_4_lut (.A(i2c_cnt_6__N_284), 
            .B(n939), .C(init_req), .D(n4_adj_915), .Z(n957));   /* synthesis lineinfo="@6(28[17],28[24])"*/
    defparam i86_4_lut.INIT = "0xeca0";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut (.A(i2c_running), 
            .B(i2c_set), .C(n939), .Z(n2290));   /* synthesis lineinfo="@6(34[17],34[28])"*/
    defparam i1_3_lut.INIT = "0xecec";
    (* lut_function="(!(A (B)+!A (B+!((D)+!C))))" *) LUT4 i4375_4_lut (.A(seq_cnt[1]), 
            .B(n25), .C(n19), .D(n5669), .Z(r_scl_out_N_387));   /* synthesis lineinfo="@5(105[10],112[9])"*/
    defparam i4375_4_lut.INIT = "0x3323";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i39_2_lut (.A(tick_cnt[1]), 
            .B(tick_cnt[0]), .Z(n25));   /* synthesis lineinfo="@5(105[10],112[9])"*/
    defparam i39_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D)))+!A !(B+(C+(D))))" *) LUT4 i34_4_lut (.A(seq_cnt[2]), 
            .B(seq_cnt[5]), .C(seq_cnt[0]), .D(tick_cnt[1]), .Z(n19));   /* synthesis lineinfo="@5(105[10],112[9])"*/
    defparam i34_4_lut.INIT = "0x8001";
    FA2 interval_cnt_572_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(interval_cnt[3]), 
        .D0(n4562), .CI0(n4562), .A1(GND_net), .B1(GND_net), .C1(interval_cnt[4]), 
        .D1(n7482), .CI1(n7482), .CO0(n7482), .CO1(n4564), .S0(n29[3]), 
        .S1(n29[4]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572_add_4_5.INIT0 = "0xc33c";
    defparam interval_cnt_572_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_113 (.A(n6_adj_916), 
            .B(running_N_346), .C(n4_adj_917), .D(n6_adj_918), .Z(n1905));
    defparam i1_4_lut_adj_113.INIT = "0xdccc";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_114 (.A(interval_cnt[0]), 
            .B(interval_cnt[5]), .Z(n6_adj_916));
    defparam i1_2_lut_adj_114.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_115 (.A(interval_cnt[3]), 
            .B(interval_cnt[1]), .Z(n4_adj_917));
    defparam i1_2_lut_adj_115.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(interval_cnt[4]), .B(interval_cnt[2]), 
            .Z(n6_adj_918));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_4_lut_adj_116 (.A(seq_cnt[5]), 
            .B(n5), .C(n7), .D(n2854), .Z(n2657));
    defparam i1_4_lut_adj_116.INIT = "0x0080";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_4_lut_adj_117 (.A(seq_cnt[1]), 
            .B(tick_cnt[1]), .C(n5669), .D(tick_cnt[0]), .Z(n5));
    defparam i1_4_lut_adj_117.INIT = "0x0400";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_118 (.A(seq_cnt[2]), .B(seq_cnt[0]), 
            .Z(n7));
    defparam i1_2_lut_adj_118.INIT = "0x8888";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i4_3_lut (.A(n6_adj_918), .B(n4_adj_917), 
            .C(n6_adj_916), .Z(n2854));
    defparam i4_3_lut.INIT = "0xf7f7";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_2_lut (.A(i2c_running), 
            .B(n58), .Z(n4_adj_915));   /* synthesis lineinfo="@6(34[17],34[28])"*/
    defparam i1_2_lut_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i6 (.D(n3004), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[6]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i6.REGSET = "RESET";
    defparam wr_data_lat_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i5 (.D(n3003), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[5]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i5.REGSET = "RESET";
    defparam wr_data_lat_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i4 (.D(n3002), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[4]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i4.REGSET = "RESET";
    defparam wr_data_lat_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i3 (.D(n3001), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[3]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i3.REGSET = "RESET";
    defparam wr_data_lat_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i2 (.D(n3000), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[2]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i2.REGSET = "RESET";
    defparam wr_data_lat_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i1 (.D(n2999), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[1]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i1.REGSET = "RESET";
    defparam wr_data_lat_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ done (.D(n2980), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(i2c_done));   /* synthesis lineinfo="@5(82[8],88[4])"*/
    defparam done.REGSET = "RESET";
    defparam done.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4107_3_lut (.A(wr_data_lat[7]), 
            .B(wr_data_lat[6]), .C(seq_cnt[0]), .Z(n5990));
    defparam i4107_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ wr_data_lat_i0_i0 (.D(n2974), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(wr_data_lat[0]));   /* synthesis lineinfo="@5(36[8],44[4])"*/
    defparam wr_data_lat_i0_i0.REGSET = "RESET";
    defparam wr_data_lat_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4108_3_lut (.A(wr_data_lat[5]), 
            .B(wr_data_lat[4]), .C(seq_cnt[0]), .Z(n5991));
    defparam i4108_3_lut.INIT = "0xcaca";
    FA2 interval_cnt_572_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(interval_cnt[1]), 
        .D0(n4560), .CI0(n4560), .A1(GND_net), .B1(GND_net), .C1(interval_cnt[2]), 
        .D1(n7479), .CI1(n7479), .CO0(n7479), .CO1(n4562), .S0(n29[1]), 
        .S1(n29[2]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572_add_4_3.INIT0 = "0xc33c";
    defparam interval_cnt_572_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i4201_2_lut (.A(ofs_addr_lat[0]), .B(seq_cnt[0]), 
            .Z(n6038));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam i4201_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 seq_cnt_5__I_0_9_i23_3_lut (.A(ofs_addr_lat[2]), 
            .B(ofs_addr_lat[1]), .C(seq_cnt[0]), .Z(n23));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam seq_cnt_5__I_0_9_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4119_3_lut (.A(ofs_addr_lat[6]), 
            .B(ofs_addr_lat[5]), .C(seq_cnt[0]), .Z(n6002));
    defparam i4119_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i1 (.D(n37[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[1]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i1.REGSET = "RESET";
    defparam interval_cnt_572__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i2 (.D(n37[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[2]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i2.REGSET = "RESET";
    defparam interval_cnt_572__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4120_3_lut (.A(ofs_addr_lat[4]), 
            .B(ofs_addr_lat[3]), .C(seq_cnt[0]), .Z(n6003));
    defparam i4120_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i4199_2_lut (.A(ofs_addr_lat[7]), .B(seq_cnt[0]), 
            .Z(n6037));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam i4199_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 seq_cnt_5__I_0_9_i16_3_lut (.A(ofs_addr_lat[9]), 
            .B(ofs_addr_lat[8]), .C(seq_cnt[0]), .Z(n16));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam seq_cnt_5__I_0_9_i16_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i3 (.D(n37[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[3]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i3.REGSET = "RESET";
    defparam interval_cnt_572__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i4 (.D(n37[4]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[4]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i4.REGSET = "RESET";
    defparam interval_cnt_572__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ interval_cnt_572__i5 (.D(n37[5]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(interval_cnt[5]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572__i5.REGSET = "RESET";
    defparam interval_cnt_572__i5.SRMODE = "ASYNC";
    FA2 interval_cnt_572_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(interval_cnt[0]), .D1(n7359), 
        .CI1(n7359), .CO0(n7359), .CO1(n4560), .S1(n29[0]));   /* synthesis lineinfo="@5(55[18],55[37])"*/
    defparam interval_cnt_572_add_4_1.INIT0 = "0xc33c";
    defparam interval_cnt_572_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i2150_4_lut (.A(n3551), 
            .B(host_intr_c), .C(\s_state[0] ), .D(\s_state[1] ), .Z(n3));   /* synthesis lineinfo="@7(128[7],128[14])"*/
    defparam i2150_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4111_3_lut (.A(n10), 
            .B(n6715), .C(seq_cnt[2]), .Z(n5994));
    defparam i4111_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i2147_4_lut (.A(n6044), 
            .B(init_done), .C(\s_state[1] ), .D(n38), .Z(n3551));   /* synthesis lineinfo="@7(128[7],128[14])"*/
    defparam i2147_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4211_4_lut (.A(\timer[8] ), 
            .B(n34), .C(n26), .D(\timer[13] ), .Z(n6044));   /* synthesis lineinfo="@7(128[7],128[14])"*/
    defparam i4211_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 seq_cnt_5__I_0_9_i10_3_lut (.A(seq_cnt[0]), 
            .B(ofs_addr_lat[15]), .C(seq_cnt[1]), .Z(n10));   /* synthesis lineinfo="@5(201[10],276[9])"*/
    defparam seq_cnt_5__I_0_9_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i2311_3_lut (.A(i2c_running), 
            .B(i2c_done), .C(i2c_set), .Z(n1993));   /* synthesis lineinfo="@5(77[5],79[40])"*/
    defparam i2311_3_lut.INIT = "0x3232";
    (* lut_function="(!(A))" *) LUT4 running_I_35_1_lut (.A(i2c_running), 
            .Z(running_N_346));   /* synthesis lineinfo="@5(38[8],38[23])"*/
    defparam running_I_35_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=17, LSE_RCOL=6, LSE_LLINE=117, LSE_RLINE=134 *) FD1P3XZ running (.D(n1993), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(i2c_running));   /* synthesis lineinfo="@5(77[5],79[40])"*/
    defparam running.REGSET = "RESET";
    defparam running.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \lsc_uart(PERIOD=16'b0110100) 
//

module \lsc_uart(PERIOD=16'b0110100)  (output \fifo_waddr_p1[5] , output \fifo_waddr_p1[0] , 
            input GND_net, input VCC_net, output \fifo_waddr_p1[2] , output \fifo_waddr_p1[3] , 
            input n1898, input clk, input resetn_N_232, output host_intr_c, 
            output rx_bit_tick, input gpio_c_3_c, output rx_sample_tick, 
            output [7:0]uart_rx_data, output uart_tx_empty, input n3129, 
            input uart_tx_valid, output fifo_we, output \fifo_waddr_p1[6] , 
            output \fifo_waddr_p1[1] , output \fifo_waddr_p1[4] , output n998, 
            output \fifo_waddr_p1[8] , output \fifo_waddr_p1[7] , output gpio_c_2, 
            output \fifo_waddr[0] , output \fifo_waddr[6] , output \fifo_waddr[1] , 
            output \fifo_waddr[5] , output \fifo_waddr[8] , output \fifo_waddr[7] , 
            output n2579, output \fifo_waddr[4] , output \fifo_waddr[2] , 
            output \fifo_waddr[3] , input n2979, input n2978, input n2975, 
            input n2973, input n2972, input n2971, input n2970, input n2969, 
            input n2968, input [7:0]uart_tx_data);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    wire n17, n22, n18, n23;
    wire [11:0]fifo_raddr_lat;   /* synthesis lineinfo="@12(35[12],35[26])"*/
    
    wire n13, n4543, n7455;
    wire [15:0]tx_period_cnt;   /* synthesis lineinfo="@12(40[12],40[25])"*/
    
    wire n4545;
    wire [15:0]n87;
    
    wire n10;
    wire [11:0]fifo_raddr_clk;   /* synthesis lineinfo="@12(34[12],34[26])"*/
    
    wire n13_adj_880, n15, n14, n16;
    wire [7:0]rxd_shift;   /* synthesis lineinfo="@12(255[11],255[20])"*/
    
    wire o_valid_N_746, rx_bit_tick_N_792;
    wire [15:0]n1106;
    
    wire tx_bit_tick, fifo_empty, n3841;
    wire [1:0]rxd_lat;   /* synthesis lineinfo="@12(254[11],254[18])"*/
    wire [11:0]fifo_raddr;   /* synthesis lineinfo="@12(33[12],33[22])"*/
    
    wire n7353, rx_sample_tick_N_794, n1900, rx_valid_tg;
    wire [1:0]rx_valid_tg_clk;   /* synthesis lineinfo="@12(258[11],258[26])"*/
    
    wire n5686;
    wire [15:0]n982;
    
    wire n3115, r_fifo_empty_N_776, rx_valid_tg_N_796, fifo_rd_N_775, 
        fifo_rd, n11, n16_adj_881, n12, tx_bit_tick_N_790, n9, n14_adj_882, 
        n6976;
    wire [15:0]rx_period_cnt;   /* synthesis lineinfo="@12(249[12],249[25])"*/
    
    wire n5677, n7356, n4516;
    wire [15:0]n87_adj_909;
    
    wire n56, n21, n19, n20, rx_valid_tg_N_798, n5414;
    wire [15:0]n505;
    
    wire n2347;
    wire [7:0]fifo_dout;   /* synthesis lineinfo="@12(30[12],30[21])"*/
    wire [15:0]n1034;
    wire [15:0]n1158;
    
    wire n2921, n2920, n2278, n2871;
    wire [15:0]n63;
    
    wire n5687, n450, n7326, n4503;
    wire [11:0]n53;
    
    wire n2565, n8, n11_adj_887, n13_adj_888, n12_adj_889, n14_adj_890, 
        n10_adj_891, n2467, n2466, n4530, n7452, n4528, n7449, 
        n23_adj_892, n25, n24, n26, n4509, n7338, n1289, n1281, 
        n4507, n7335, n4526, n7446, n7329, n4505;
    wire [0:0]n1604;
    
    wire n2276, n4524, n7443;
    wire [0:0]n1590;
    
    wire n4522, n7440, n4520, n7437, n4518, n7434, n4604, n7503, 
        n4557, n7476, n4555, n7473, n4602, n7500, n4600, n7497, 
        n4598, n7494, n4553, n7470, n4551, n7467, n4549, n7464, 
        n4596, n7491, n7332, n7431, n4594, n7488, n7362, n4547, 
        n7461, n7458, VCC_net_c, GND_net_c;
    
    (* lut_function="(A+(B+(C)))" *) LUT4 i11_3_lut (.A(n17), .B(n22), .C(n18), 
            .Z(n23));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i11_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(fifo_raddr_lat[5]), 
            .B(fifo_raddr_lat[0]), .C(\fifo_waddr_p1[5] ), .D(\fifo_waddr_p1[0] ), 
            .Z(n13));   /* synthesis lineinfo="@12(166[20],166[81])"*/
    defparam i4_4_lut.INIT = "0x7bde";
    FA2 sub_22_add_2_add_5_3 (.A0(GND_net), .B0(tx_period_cnt[1]), .C0(VCC_net), 
        .D0(n4543), .CI0(n4543), .A1(GND_net), .B1(tx_period_cnt[2]), 
        .C1(VCC_net), .D1(n7455), .CI1(n7455), .CO0(n7455), .CO1(n4545), 
        .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(fifo_raddr_lat[2]), 
            .B(fifo_raddr_lat[3]), .C(\fifo_waddr_p1[2] ), .D(\fifo_waddr_p1[3] ), 
            .Z(n10));   /* synthesis lineinfo="@12(166[20],166[81])"*/
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i5_4_lut (.A(fifo_raddr_lat[4]), 
            .B(fifo_raddr_lat[5]), .C(fifo_raddr_clk[4]), .D(fifo_raddr_clk[5]), 
            .Z(n17));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i5_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(n13_adj_880), 
            .B(n15), .C(n14), .D(n16), .Z(n22));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6_4_lut (.A(fifo_raddr_lat[7]), 
            .B(fifo_raddr_lat[2]), .C(fifo_raddr_clk[7]), .D(fifo_raddr_clk[2]), 
            .Z(n18));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i6_4_lut.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i0 (.D(fifo_raddr_clk[0]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[0]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i0.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_valid (.D(o_valid_N_746), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(host_intr_c));   /* synthesis lineinfo="@12(344[8],350[4])"*/
    defparam o_valid.REGSET = "RESET";
    defparam o_valid.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_bit_tick_c (.D(rx_bit_tick_N_792), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rx_bit_tick));   /* synthesis lineinfo="@12(316[8],324[4])"*/
    defparam rx_bit_tick_c.REGSET = "RESET";
    defparam rx_bit_tick_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_lat__i0 (.D(gpio_c_3_c), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rxd_lat[0]));   /* synthesis lineinfo="@12(260[8],266[4])"*/
    defparam rxd_lat__i0.REGSET = "RESET";
    defparam rxd_lat__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C (D)))+!A))" *) LUT4 i2438_3_lut_4_lut (.A(n1106[0]), 
            .B(n1106[10]), .C(tx_bit_tick), .D(fifo_empty), .Z(n3841));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam i2438_3_lut_4_lut.INIT = "0x2aaa";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i0 (.D(fifo_raddr[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[0]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i0.REGSET = "RESET";
    defparam fifo_raddr_clk_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_94 (.A(fifo_raddr_lat[10]), 
            .B(fifo_raddr_lat[0]), .C(fifo_raddr_clk[10]), .D(fifo_raddr_clk[0]), 
            .Z(n13_adj_880));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i1_4_lut_adj_94.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_sample_tick_c (.D(rx_sample_tick_N_794), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rx_sample_tick));   /* synthesis lineinfo="@12(326[8],334[4])"*/
    defparam rx_sample_tick_c.REGSET = "RESET";
    defparam rx_sample_tick_c.SRMODE = "CE_OVER_LSR";
    FA2 sub_22_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(tx_period_cnt[0]), .C1(VCC_net), .D1(n7353), 
        .CI1(n7353), .CO0(n7353), .CO1(n4543), .S1(n87[0]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i0 (.D(rxd_shift[0]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[0]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i0.REGSET = "RESET";
    defparam o_dout__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(fifo_raddr_lat[9]), 
            .B(fifo_raddr_lat[1]), .C(fifo_raddr_clk[9]), .D(fifo_raddr_clk[1]), 
            .Z(n15));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_valid_tg_clk__i0 (.D(rx_valid_tg), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rx_valid_tg_clk[0]));   /* synthesis lineinfo="@12(336[8],342[4])"*/
    defparam rx_valid_tg_clk__i0.REGSET = "RESET";
    defparam rx_valid_tg_clk__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_empty_c (.D(uart_tx_empty), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(fifo_empty));   /* synthesis lineinfo="@12(158[5],161[29])"*/
    defparam fifo_empty_c.REGSET = "SET";
    defparam fifo_empty_c.SRMODE = "ASYNC";
    FD1P3XZ rx_bit_cnt_FSM_i1 (.D(n5686), .SP(n3129), .CK(clk), .SR(resetn_N_232), 
            .Q(n982[1]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i1.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i1 (.D(n3841), .SP(n3115), .CK(clk), .SR(resetn_N_232), 
            .Q(n1106[1]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i1.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ r_fifo_empty (.D(r_fifo_empty_N_776), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(uart_tx_empty));   /* synthesis lineinfo="@12(138[5],141[77])"*/
    defparam r_fifo_empty.REGSET = "SET";
    defparam r_fifo_empty.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(fifo_raddr_lat[8]), 
            .B(fifo_raddr_lat[3]), .C(fifo_raddr_clk[8]), .D(fifo_raddr_clk[3]), 
            .Z(n14));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i2_4_lut.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_valid_tg_c (.D(rx_valid_tg_N_796), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rx_valid_tg));   /* synthesis lineinfo="@12(276[8],282[4])"*/
    defparam rx_valid_tg_c.REGSET = "RESET";
    defparam rx_valid_tg_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i11 (.D(fifo_raddr_clk[11]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[11]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i11.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 fifo_rd_I_0_2_lut (.A(fifo_rd_N_775), 
            .B(tx_bit_tick), .Z(fifo_rd));   /* synthesis lineinfo="@12(85[18],85[55])"*/
    defparam fifo_rd_I_0_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i10 (.D(fifo_raddr_clk[10]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[10]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i10.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i10.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut_adj_95 (.A(fifo_raddr_lat[6]), 
            .B(fifo_raddr_lat[11]), .C(fifo_raddr_clk[6]), .D(fifo_raddr_clk[11]), 
            .Z(n16));   /* synthesis lineinfo="@12(132[13],132[45])"*/
    defparam i4_4_lut_adj_95.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i9 (.D(fifo_raddr_clk[9]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[9]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i9.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_bit_tick_c (.D(tx_bit_tick_N_790), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(tx_bit_tick));   /* synthesis lineinfo="@12(74[8],82[4])"*/
    defparam tx_bit_tick_c.REGSET = "RESET";
    defparam tx_bit_tick_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 fifo_we_I_0_4_lut (.A(n11), 
            .B(uart_tx_valid), .C(n16_adj_881), .D(n12), .Z(fifo_we));   /* synthesis lineinfo="@12(146[18],146[43])"*/
    defparam fifo_we_I_0_4_lut.INIT = "0xccc8";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rx_valid_tg_clk_0__I_0_2_lut (.A(rx_valid_tg_clk[0]), 
            .B(rx_valid_tg_clk[1]), .Z(o_valid_N_746));   /* synthesis lineinfo="@12(349[13],349[55])"*/
    defparam rx_valid_tg_clk_0__I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i8 (.D(fifo_raddr_clk[8]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[8]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i8.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i8.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut_adj_96 (.A(fifo_raddr_lat[6]), 
            .B(fifo_raddr_lat[1]), .C(\fifo_waddr_p1[6] ), .D(\fifo_waddr_p1[1] ), 
            .Z(n11));   /* synthesis lineinfo="@12(166[20],166[81])"*/
    defparam i2_4_lut_adj_96.INIT = "0x7bde";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i7 (.D(fifo_raddr_clk[7]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[7]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i7.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i6 (.D(fifo_raddr_clk[6]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[6]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i6.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i6.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n9), .B(n14_adj_882), 
            .C(n1106[15]), .D(n1106[10]), .Z(n6976));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i7_4_lut_adj_97 (.A(n13), 
            .B(fifo_raddr_lat[4]), .C(n10), .D(\fifo_waddr_p1[4] ), .Z(n16_adj_881));   /* synthesis lineinfo="@12(166[20],166[81])"*/
    defparam i7_4_lut_adj_97.INIT = "0xfbfe";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(rx_period_cnt[0]), 
            .B(n5677), .Z(rx_bit_tick_N_792));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam i2_2_lut.INIT = "0x2222";
    FA2 sub_113_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(rx_period_cnt[0]), .C1(VCC_net), .D1(n7356), 
        .CI1(n7356), .CO0(n7356), .CO1(n4516), .S1(n87_adj_909[0]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3873_4_lut (.A(rx_period_cnt[3]), 
            .B(rx_period_cnt[1]), .C(n56), .D(rx_period_cnt[4]), .Z(n5677));
    defparam i3873_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i5 (.D(fifo_raddr_clk[5]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[5]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i5.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i4 (.D(fifo_raddr_clk[4]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[4]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i4.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i3 (.D(fifo_raddr_clk[3]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[3]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i3.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i11_3_lut_adj_98 (.A(n21), .B(n19), 
            .C(n20), .Z(n56));
    defparam i11_3_lut_adj_98.INIT = "0xfefe";
    (* lut_function="(A (((D)+!C)+!B))" *) LUT4 i3881_3_lut_4_lut (.A(n998), 
            .B(rx_valid_tg_N_798), .C(rx_bit_tick), .D(n5414), .Z(n5686));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam i3881_3_lut_4_lut.INIT = "0xaa2a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(rx_period_cnt[14]), 
            .B(rx_period_cnt[9]), .C(rx_period_cnt[11]), .D(rx_period_cnt[6]), 
            .Z(n21));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_99 (.A(rx_period_cnt[7]), 
            .B(rx_period_cnt[15]), .C(rx_period_cnt[8]), .D(rx_period_cnt[5]), 
            .Z(n19));
    defparam i7_4_lut_adj_99.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i2 (.D(fifo_raddr_clk[2]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[2]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i2.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_lat_i0_i1 (.D(fifo_raddr_clk[1]), 
            .SP(n23), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr_lat[1]));   /* synthesis lineinfo="@12(130[5],133[35])"*/
    defparam fifo_raddr_lat_i0_i1.REGSET = "RESET";
    defparam fifo_raddr_lat_i0_i1.SRMODE = "ASYNC";
    FD1P3XZ rx_bit_cnt_FSM_i0 (.D(n1034[0]), .SP(n3129), .CK(clk), .SR(resetn_N_232), 
            .Q(n998));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i0.REGSET = "SET";
    defparam rx_bit_cnt_FSM_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(rx_period_cnt[0]), 
            .B(n5677), .C(n87_adj_909[2]), .Z(n505[2]));
    defparam i1_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut_adj_100 (.A(fifo_raddr_lat[8]), 
            .B(fifo_raddr_lat[7]), .C(\fifo_waddr_p1[8] ), .D(\fifo_waddr_p1[7] ), 
            .Z(n12));   /* synthesis lineinfo="@12(166[20],166[81])"*/
    defparam i3_4_lut_adj_100.INIT = "0x7bde";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_101 (.A(rx_period_cnt[0]), 
            .B(n5677), .C(n87_adj_909[4]), .Z(n505[4]));
    defparam i1_2_lut_3_lut_adj_101.INIT = "0xf1f1";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_102 (.A(n2347), 
            .B(n1106[12]), .C(fifo_dout[7]), .D(fifo_rd_N_775), .Z(n9));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i1_4_lut_adj_102.INIT = "0xfcee";
    FD1P3XZ tx_bit_cnt_FSM_i0 (.D(n1158[0]), .SP(n3115), .CK(clk), .SR(resetn_N_232), 
            .Q(n1106[0]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i0.REGSET = "SET";
    defparam tx_bit_cnt_FSM_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i0 (.D(n87[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[0]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i0.REGSET = "RESET";
    defparam tx_period_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i0 (.D(n87_adj_909[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[0]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i0.REGSET = "RESET";
    defparam rx_period_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_103 (.A(rx_period_cnt[0]), 
            .B(n5677), .C(n87_adj_909[5]), .Z(n505[5]));
    defparam i1_2_lut_3_lut_adj_103.INIT = "0xf1f1";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_txd (.D(n6976), 
            .SP(VCC_net), .CK(clk), .SR(n2278), .Q(gpio_c_2));   /* synthesis lineinfo="@12(95[8],121[4])"*/
    defparam o_txd.REGSET = "RESET";
    defparam o_txd.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i7 (.D(rxd_lat[0]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[7]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i7.REGSET = "RESET";
    defparam rxd_shift__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i2366_2_lut_3_lut (.A(tx_period_cnt[0]), 
            .B(n2871), .C(n87[2]), .Z(n63[2]));   /* synthesis lineinfo="@12(68[13],68[35])"*/
    defparam i2366_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i2367_2_lut_3_lut (.A(tx_period_cnt[0]), 
            .B(n2871), .C(n87[4]), .Z(n63[4]));   /* synthesis lineinfo="@12(68[13],68[35])"*/
    defparam i2367_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i2368_2_lut_3_lut (.A(tx_period_cnt[0]), 
            .B(n2871), .C(n87[5]), .Z(n63[5]));   /* synthesis lineinfo="@12(68[13],68[35])"*/
    defparam i2368_2_lut_3_lut.INIT = "0xf1f1";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i6 (.D(rxd_shift[7]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[6]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i6.REGSET = "RESET";
    defparam rxd_shift__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(rx_period_cnt[2]), 
            .B(rx_period_cnt[12]), .C(rx_period_cnt[10]), .D(rx_period_cnt[13]), 
            .Z(n20));
    defparam i8_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i5 (.D(rxd_shift[6]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[5]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i5.REGSET = "RESET";
    defparam rxd_shift__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i4 (.D(rxd_shift[5]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[4]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i4.REGSET = "RESET";
    defparam rxd_shift__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i3 (.D(rxd_shift[4]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[3]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i3.REGSET = "RESET";
    defparam rxd_shift__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i2 (.D(rxd_shift[3]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[2]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i2.REGSET = "RESET";
    defparam rxd_shift__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i1 (.D(rxd_shift[2]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[1]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i1.REGSET = "RESET";
    defparam rxd_shift__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i0 (.D(n53[0]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[0]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i0.REGSET = "RESET";
    defparam fifo_raddr_571__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3882_2_lut_4_lut (.A(rx_period_cnt[0]), 
            .B(n21), .C(n19), .D(n20), .Z(n5687));
    defparam i3882_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i101_2_lut (.A(rx_valid_tg_N_798), .B(rx_bit_tick), 
            .Z(n450));   /* synthesis lineinfo="@12(298[13],298[48])"*/
    defparam i101_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(rxd_lat[1]), .B(rxd_lat[0]), 
            .Z(n5414));
    defparam i1_2_lut.INIT = "0x2222";
    FA2 fifo_waddr_11__I_0_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(\fifo_waddr[0] ), .C1(VCC_net), .D1(n7326), 
        .CI1(n7326), .CO0(n7326), .CO1(n4503), .S1(\fifo_waddr_p1[0] ));   /* synthesis lineinfo="@12(144[24],144[42])"*/
    defparam fifo_waddr_11__I_0_2_add_5_1.INIT0 = "0xc33c";
    defparam fifo_waddr_11__I_0_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_lat__i1 (.D(rxd_lat[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rxd_lat[1]));   /* synthesis lineinfo="@12(260[8],266[4])"*/
    defparam rxd_lat__i1.REGSET = "RESET";
    defparam rxd_lat__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut (.A(n1106[0]), .B(n2565), 
            .C(tx_bit_tick), .Z(n3115));
    defparam i1_3_lut.INIT = "0xdcdc";
    (* lut_function="(A (B))" *) LUT4 i10_2_lut (.A(n1106[10]), .B(tx_bit_tick), 
            .Z(n8));   /* synthesis lineinfo="@12(56[13],56[48])"*/
    defparam i10_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i4420_4_lut (.A(n11_adj_887), 
            .B(n13_adj_888), .C(n12_adj_889), .D(n14_adj_890), .Z(r_fifo_empty_N_776));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i4420_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut_adj_104 (.A(fifo_raddr_lat[6]), 
            .B(fifo_raddr_lat[1]), .C(\fifo_waddr[6] ), .D(\fifo_waddr[1] ), 
            .Z(n11_adj_887));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i2_4_lut_adj_104.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut_adj_105 (.A(fifo_raddr_lat[5]), 
            .B(fifo_raddr_lat[0]), .C(\fifo_waddr[5] ), .D(\fifo_waddr[0] ), 
            .Z(n13_adj_888));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i4_4_lut_adj_105.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut_adj_106 (.A(fifo_raddr_lat[8]), 
            .B(fifo_raddr_lat[7]), .C(\fifo_waddr[8] ), .D(\fifo_waddr[7] ), 
            .Z(n12_adj_889));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i3_4_lut_adj_106.INIT = "0x7bde";
    (* lut_function="(A ((C+(D))+!B)+!A (C+(D)))" *) LUT4 i2_3_lut_4_lut (.A(n1106[0]), 
            .B(fifo_empty), .C(n8), .D(resetn_N_232), .Z(n2565));   /* synthesis lineinfo="@12(54[13],54[57])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff2";
    (* lut_function="(A (B (C+(D)))+!A (C+(D)))" *) LUT4 i2334_3_lut_4_lut (.A(n1106[0]), 
            .B(fifo_empty), .C(n8), .D(n1106[15]), .Z(n1158[0]));   /* synthesis lineinfo="@12(54[13],54[57])"*/
    defparam i2334_3_lut_4_lut.INIT = "0xddd0";
    (* lut_function="(A (B+(C+(D)))+!A (C+(D)))" *) LUT4 i2_3_lut_4_lut_adj_107 (.A(n998), 
            .B(n5414), .C(n450), .D(resetn_N_232), .Z(n2579));
    defparam i2_3_lut_4_lut_adj_107.INIT = "0xfff8";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))" *) LUT4 i2337_3_lut_4_lut (.A(n998), 
            .B(n5414), .C(n450), .D(n982[15]), .Z(n1034[0]));
    defparam i2337_3_lut_4_lut.INIT = "0x7770";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_108 (.A(n1106[13]), 
            .B(n1106[0]), .C(n1106[11]), .D(n1106[14]), .Z(n14_adj_882));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i6_4_lut_adj_108.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i630_2_lut_3_lut (.A(rx_sample_tick), 
            .B(rx_valid_tg_N_798), .C(resetn_N_232), .Z(n1900));   /* synthesis lineinfo="@12(280[13],280[50])"*/
    defparam i630_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i5_3_lut (.A(fifo_raddr_lat[4]), 
            .B(n10_adj_891), .C(\fifo_waddr[4] ), .Z(n14_adj_890));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i5_3_lut.INIT = "0xdede";
    (* lut_function="(A (C+(D))+!A ((C+(D))+!B))" *) LUT4 i4377_2_lut_3_lut_4_lut (.A(tx_period_cnt[0]), 
            .B(n2871), .C(n1106[0]), .D(resetn_N_232), .Z(n2921));   /* synthesis lineinfo="@12(68[13],68[35])"*/
    defparam i4377_2_lut_3_lut_4_lut.INIT = "0xfff1";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i941_3_lut (.A(n2467), 
            .B(fifo_dout[6]), .C(n1106[8]), .Z(n2347));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i941_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_109 (.A(fifo_raddr_lat[2]), 
            .B(fifo_raddr_lat[3]), .C(\fifo_waddr[2] ), .D(\fifo_waddr[3] ), 
            .Z(n10_adj_891));   /* synthesis lineinfo="@12(141[18],141[76])"*/
    defparam i1_4_lut_adj_109.INIT = "0x7bde";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 rx_valid_tg_I_91_2_lut_3_lut (.A(rx_sample_tick), 
            .B(rx_valid_tg_N_798), .C(rx_valid_tg), .Z(rx_valid_tg_N_796));   /* synthesis lineinfo="@12(280[13],280[50])"*/
    defparam rx_valid_tg_I_91_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1061_3_lut (.A(n2466), 
            .B(fifo_dout[5]), .C(n1106[7]), .Z(n2467));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i1061_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+(D))+!A ((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(rx_period_cnt[0]), 
            .B(n5677), .C(n998), .D(resetn_N_232), .Z(n2920));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfff1";
    FA2 sub_113_add_2_add_5_17 (.A0(GND_net), .B0(rx_period_cnt[15]), .C0(VCC_net), 
        .D0(n4530), .CI0(n4530), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7452), .CI1(n7452), .CO0(n7452), .S0(n87_adj_909[15]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_17.INIT1 = "0xc33c";
    FA2 sub_113_add_2_add_5_15 (.A0(GND_net), .B0(rx_period_cnt[13]), .C0(VCC_net), 
        .D0(n4528), .CI0(n4528), .A1(GND_net), .B1(rx_period_cnt[14]), 
        .C1(VCC_net), .D1(n7449), .CI1(n7449), .CO0(n7449), .CO1(n4530), 
        .S0(n87_adj_909[13]), .S1(n87_adj_909[14]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i1 (.D(fifo_raddr[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[1]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i1.REGSET = "RESET";
    defparam fifo_raddr_clk_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i2 (.D(fifo_raddr[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[2]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i2.REGSET = "RESET";
    defparam fifo_raddr_clk_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4417_2_lut (.A(tx_period_cnt[0]), 
            .B(n2871), .Z(tx_bit_tick_N_790));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i4417_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(n23_adj_892), 
            .B(n25), .C(n24), .D(n26), .Z(n2871));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8_3_lut (.A(tx_period_cnt[15]), 
            .B(tx_period_cnt[1]), .C(tx_period_cnt[4]), .Z(n23_adj_892));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i8_3_lut.INIT = "0xfefe";
    FA2 fifo_waddr_11__I_0_2_add_5_9 (.A0(GND_net), .B0(\fifo_waddr[7] ), 
        .C0(GND_net), .D0(n4509), .CI0(n4509), .A1(GND_net), .B1(\fifo_waddr[8] ), 
        .C1(GND_net), .D1(n7338), .CI1(n7338), .CO0(n7338), .S0(\fifo_waddr_p1[7] ), 
        .S1(\fifo_waddr_p1[8] ));   /* synthesis lineinfo="@12(144[24],144[42])"*/
    defparam fifo_waddr_11__I_0_2_add_5_9.INIT0 = "0xc33c";
    defparam fifo_waddr_11__I_0_2_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i3 (.D(fifo_raddr[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[3]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i3.REGSET = "RESET";
    defparam fifo_raddr_clk_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i4 (.D(fifo_raddr[4]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[4]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i4.REGSET = "RESET";
    defparam fifo_raddr_clk_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i5 (.D(fifo_raddr[5]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[5]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i5.REGSET = "RESET";
    defparam fifo_raddr_clk_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i6 (.D(fifo_raddr[6]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[6]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i6.REGSET = "RESET";
    defparam fifo_raddr_clk_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i7 (.D(fifo_raddr[7]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[7]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i7.REGSET = "RESET";
    defparam fifo_raddr_clk_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i8 (.D(fifo_raddr[8]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[8]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i8.REGSET = "RESET";
    defparam fifo_raddr_clk_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i9 (.D(fifo_raddr[9]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[9]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i9.REGSET = "RESET";
    defparam fifo_raddr_clk_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i10 (.D(fifo_raddr[10]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[10]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i10.REGSET = "RESET";
    defparam fifo_raddr_clk_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_raddr_clk_i11 (.D(fifo_raddr[11]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_raddr_clk[11]));   /* synthesis lineinfo="@12(123[8],126[4])"*/
    defparam fifo_raddr_clk_i11.REGSET = "RESET";
    defparam fifo_raddr_clk_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i1 (.D(rxd_shift[1]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[1]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i1.REGSET = "RESET";
    defparam o_dout__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i2 (.D(rxd_shift[2]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[2]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i2.REGSET = "RESET";
    defparam o_dout__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i3 (.D(rxd_shift[3]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[3]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i3.REGSET = "RESET";
    defparam o_dout__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i4 (.D(rxd_shift[4]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[4]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i4.REGSET = "RESET";
    defparam o_dout__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i5 (.D(rxd_shift[5]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[5]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i5.REGSET = "RESET";
    defparam o_dout__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i6 (.D(rxd_shift[6]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[6]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i6.REGSET = "RESET";
    defparam o_dout__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ o_dout__i7 (.D(rxd_shift[7]), 
            .SP(n1900), .CK(clk), .SR(resetn_N_232), .Q(uart_rx_data[7]));   /* synthesis lineinfo="@12(284[8],290[4])"*/
    defparam o_dout__i7.REGSET = "RESET";
    defparam o_dout__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_valid_tg_clk__i1 (.D(rx_valid_tg_clk[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(rx_valid_tg_clk[1]));   /* synthesis lineinfo="@12(336[8],342[4])"*/
    defparam rx_valid_tg_clk__i1.REGSET = "RESET";
    defparam rx_valid_tg_clk__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i1 (.D(n87_adj_909[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[1]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i1.REGSET = "RESET";
    defparam rx_period_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i2 (.D(n505[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1289), .Q(rx_period_cnt[2]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i2.REGSET = "RESET";
    defparam rx_period_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i3 (.D(n87_adj_909[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[3]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i3.REGSET = "RESET";
    defparam rx_period_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i4 (.D(n505[4]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1289), .Q(rx_period_cnt[4]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i4.REGSET = "RESET";
    defparam rx_period_cnt__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i5 (.D(n505[5]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1289), .Q(rx_period_cnt[5]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i5.REGSET = "RESET";
    defparam rx_period_cnt__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i6 (.D(n87_adj_909[6]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[6]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i6.REGSET = "RESET";
    defparam rx_period_cnt__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i7 (.D(n87_adj_909[7]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[7]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i7.REGSET = "RESET";
    defparam rx_period_cnt__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i8 (.D(n87_adj_909[8]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[8]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i8.REGSET = "RESET";
    defparam rx_period_cnt__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i9 (.D(n87_adj_909[9]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[9]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i9.REGSET = "RESET";
    defparam rx_period_cnt__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i10 (.D(n87_adj_909[10]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[10]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i10.REGSET = "RESET";
    defparam rx_period_cnt__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i11 (.D(n87_adj_909[11]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[11]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i11.REGSET = "RESET";
    defparam rx_period_cnt__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i12 (.D(n87_adj_909[12]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[12]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i12.REGSET = "RESET";
    defparam rx_period_cnt__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i13 (.D(n87_adj_909[13]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[13]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i13.REGSET = "RESET";
    defparam rx_period_cnt__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i14 (.D(n87_adj_909[14]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[14]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i14.REGSET = "RESET";
    defparam rx_period_cnt__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rx_period_cnt__i15 (.D(n87_adj_909[15]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2920), .Q(rx_period_cnt[15]));   /* synthesis lineinfo="@12(304[8],314[4])"*/
    defparam rx_period_cnt__i15.REGSET = "RESET";
    defparam rx_period_cnt__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i1 (.D(n87[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[1]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i1.REGSET = "RESET";
    defparam tx_period_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i2 (.D(n63[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1281), .Q(tx_period_cnt[2]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i2.REGSET = "RESET";
    defparam tx_period_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut_adj_110 (.A(tx_period_cnt[14]), 
            .B(tx_period_cnt[12]), .C(tx_period_cnt[10]), .D(tx_period_cnt[3]), 
            .Z(n25));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i10_4_lut_adj_110.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut_adj_111 (.A(tx_period_cnt[8]), 
            .B(tx_period_cnt[5]), .C(tx_period_cnt[2]), .D(tx_period_cnt[6]), 
            .Z(n24));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i9_4_lut_adj_111.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(tx_period_cnt[7]), 
            .B(tx_period_cnt[13]), .C(tx_period_cnt[11]), .D(tx_period_cnt[9]), 
            .Z(n26));   /* synthesis lineinfo="@12(78[13],78[35])"*/
    defparam i11_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i3 (.D(n87[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[3]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i3.REGSET = "RESET";
    defparam tx_period_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i4 (.D(n63[4]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1281), .Q(tx_period_cnt[4]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i4.REGSET = "RESET";
    defparam tx_period_cnt__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i5 (.D(n63[5]), 
            .SP(VCC_net_c), .CK(clk), .SR(n1281), .Q(tx_period_cnt[5]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i5.REGSET = "RESET";
    defparam tx_period_cnt__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i6 (.D(n87[6]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[6]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i6.REGSET = "RESET";
    defparam tx_period_cnt__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i7 (.D(n87[7]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[7]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i7.REGSET = "RESET";
    defparam tx_period_cnt__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i8 (.D(n87[8]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[8]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i8.REGSET = "RESET";
    defparam tx_period_cnt__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i9 (.D(n87[9]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[9]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i9.REGSET = "RESET";
    defparam tx_period_cnt__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i10 (.D(n87[10]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[10]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i10.REGSET = "RESET";
    defparam tx_period_cnt__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i11 (.D(n87[11]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[11]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i11.REGSET = "RESET";
    defparam tx_period_cnt__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i12 (.D(n87[12]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[12]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i12.REGSET = "RESET";
    defparam tx_period_cnt__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i13 (.D(n87[13]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[13]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i13.REGSET = "RESET";
    defparam tx_period_cnt__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i14 (.D(n87[14]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[14]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i14.REGSET = "RESET";
    defparam tx_period_cnt__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ tx_period_cnt__i15 (.D(n87[15]), 
            .SP(VCC_net_c), .CK(clk), .SR(n2921), .Q(tx_period_cnt[15]));   /* synthesis lineinfo="@12(62[8],72[4])"*/
    defparam tx_period_cnt__i15.REGSET = "RESET";
    defparam tx_period_cnt__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i2 (.D(n1106[1]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[2]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i2.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i2.SRMODE = "CE_OVER_LSR";
    FA2 fifo_waddr_11__I_0_2_add_5_7 (.A0(GND_net), .B0(\fifo_waddr[5] ), 
        .C0(GND_net), .D0(n4507), .CI0(n4507), .A1(GND_net), .B1(\fifo_waddr[6] ), 
        .C1(GND_net), .D1(n7335), .CI1(n7335), .CO0(n7335), .CO1(n4509), 
        .S0(\fifo_waddr_p1[5] ), .S1(\fifo_waddr_p1[6] ));   /* synthesis lineinfo="@12(144[24],144[42])"*/
    defparam fifo_waddr_11__I_0_2_add_5_7.INIT0 = "0xc33c";
    defparam fifo_waddr_11__I_0_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_113_add_2_add_5_13 (.A0(GND_net), .B0(rx_period_cnt[11]), .C0(VCC_net), 
        .D0(n4526), .CI0(n4526), .A1(GND_net), .B1(rx_period_cnt[12]), 
        .C1(VCC_net), .D1(n7446), .CI1(n7446), .CO0(n7446), .CO1(n4528), 
        .S0(n87_adj_909[11]), .S1(n87_adj_909[12]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_13.INIT1 = "0xc33c";
    FA2 fifo_waddr_11__I_0_2_add_5_3 (.A0(GND_net), .B0(\fifo_waddr[1] ), 
        .C0(GND_net), .D0(n4503), .CI0(n4503), .A1(GND_net), .B1(\fifo_waddr[2] ), 
        .C1(GND_net), .D1(n7329), .CI1(n7329), .CO0(n7329), .CO1(n4505), 
        .S0(\fifo_waddr_p1[1] ), .S1(\fifo_waddr_p1[2] ));   /* synthesis lineinfo="@12(144[24],144[42])"*/
    defparam fifo_waddr_11__I_0_2_add_5_3.INIT0 = "0xc33c";
    defparam fifo_waddr_11__I_0_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1060_3_lut (.A(n1604[0]), 
            .B(fifo_dout[4]), .C(n1106[6]), .Z(n2466));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i1060_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i872_3_lut (.A(n2276), 
            .B(fifo_dout[3]), .C(n1106[5]), .Z(n1604[0]));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i872_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i330_2_lut (.A(n1106[0]), .B(resetn_N_232), 
            .Z(n1281));   /* synthesis lineinfo="@12(64[5],71[41])"*/
    defparam i330_2_lut.INIT = "0xeeee";
    FD1P3XZ tx_bit_cnt_FSM_i3 (.D(n1106[2]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[3]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i3.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i4 (.D(n1106[3]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[4]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i4.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i5 (.D(n1106[4]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[5]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i5.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i6 (.D(n1106[5]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[6]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i6.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i7 (.D(n1106[6]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[7]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i7.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i8 (.D(n1106[7]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[8]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i8.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i9 (.D(n1106[8]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(fifo_rd_N_775));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i9.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i10 (.D(fifo_rd_N_775), .SP(n3115), .CK(clk), 
            .SR(n2565), .Q(n1106[10]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i10.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i11 (.D(n1106[10]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[11]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i11.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i12 (.D(n1106[11]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[12]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i12.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i13 (.D(n1106[12]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[13]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i13.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i14 (.D(n1106[13]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[14]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i14.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ tx_bit_cnt_FSM_i15 (.D(n1106[14]), .SP(n3115), .CK(clk), .SR(n2565), 
            .Q(n1106[15]));   /* synthesis lineinfo="@12(59[16],59[33])"*/
    defparam tx_bit_cnt_FSM_i15.REGSET = "RESET";
    defparam tx_bit_cnt_FSM_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i1 (.D(n2979), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[1] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i1.REGSET = "RESET";
    defparam fifo_waddr_i0_i1.SRMODE = "ASYNC";
    FA2 sub_113_add_2_add_5_11 (.A0(GND_net), .B0(rx_period_cnt[9]), .C0(VCC_net), 
        .D0(n4524), .CI0(n4524), .A1(GND_net), .B1(rx_period_cnt[10]), 
        .C1(VCC_net), .D1(n7443), .CI1(n7443), .CO0(n7443), .CO1(n4526), 
        .S0(n87_adj_909[9]), .S1(n87_adj_909[10]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i871_3_lut (.A(n1590[0]), 
            .B(fifo_dout[2]), .C(n1106[4]), .Z(n2276));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam i871_3_lut.INIT = "0xcaca";
    FA2 sub_113_add_2_add_5_9 (.A0(GND_net), .B0(rx_period_cnt[7]), .C0(VCC_net), 
        .D0(n4522), .CI0(n4522), .A1(GND_net), .B1(rx_period_cnt[8]), 
        .C1(VCC_net), .D1(n7440), .CI1(n7440), .CO0(n7440), .CO1(n4524), 
        .S0(n87_adj_909[7]), .S1(n87_adj_909[8]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i2 (.D(n2978), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[2] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i2.REGSET = "RESET";
    defparam fifo_waddr_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_424_i1_3_lut (.A(fifo_dout[0]), 
            .B(fifo_dout[1]), .C(n1106[3]), .Z(n1590[0]));   /* synthesis lineinfo="@12(99[10],120[12])"*/
    defparam mux_424_i1_3_lut.INIT = "0xcaca";
    FA2 sub_113_add_2_add_5_7 (.A0(GND_net), .B0(rx_period_cnt[5]), .C0(VCC_net), 
        .D0(n4520), .CI0(n4520), .A1(GND_net), .B1(rx_period_cnt[6]), 
        .C1(VCC_net), .D1(n7437), .CI1(n7437), .CO0(n7437), .CO1(n4522), 
        .S0(n87_adj_909[5]), .S1(n87_adj_909[6]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_113_add_2_add_5_5 (.A0(GND_net), .B0(rx_period_cnt[3]), .C0(VCC_net), 
        .D0(n4518), .CI0(n4518), .A1(GND_net), .B1(rx_period_cnt[4]), 
        .C1(VCC_net), .D1(n7434), .CI1(n7434), .CO0(n7434), .CO1(n4520), 
        .S0(n87_adj_909[3]), .S1(n87_adj_909[4]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i873_2_lut (.A(n1106[1]), .B(resetn_N_232), 
            .Z(n2278));   /* synthesis lineinfo="@12(95[8],121[4])"*/
    defparam i873_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i3 (.D(n2975), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[3] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i3.REGSET = "RESET";
    defparam fifo_waddr_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i4 (.D(n2973), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[4] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i4.REGSET = "RESET";
    defparam fifo_waddr_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i5 (.D(n2972), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[5] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i5.REGSET = "RESET";
    defparam fifo_waddr_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i6 (.D(n2971), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[6] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i6.REGSET = "RESET";
    defparam fifo_waddr_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i7 (.D(n2970), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[7] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i7.REGSET = "RESET";
    defparam fifo_waddr_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i8 (.D(n2969), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[8] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i8.REGSET = "RESET";
    defparam fifo_waddr_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ fifo_waddr_i0_i0 (.D(n2968), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(\fifo_waddr[0] ));   /* synthesis lineinfo="@12(150[5],153[30])"*/
    defparam fifo_waddr_i0_i0.REGSET = "RESET";
    defparam fifo_waddr_i0_i0.SRMODE = "ASYNC";
    FD1P3XZ rx_bit_cnt_FSM_i2 (.D(n982[1]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[2]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i2.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i3 (.D(n982[2]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[3]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i3.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i4 (.D(n982[3]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[4]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i4.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i5 (.D(n982[4]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[5]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i5.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i6 (.D(n982[5]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[6]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i6.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i7 (.D(n982[6]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[7]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i7.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i8 (.D(n982[7]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[8]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i8.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i9 (.D(n982[8]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[9]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i9.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i10 (.D(n982[9]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(rx_valid_tg_N_798));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i10.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i11 (.D(rx_valid_tg_N_798), .SP(n3129), .CK(clk), 
            .SR(n2579), .Q(n982[11]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i11.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i12 (.D(n982[11]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[12]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i12.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i13 (.D(n982[12]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[13]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i13.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i14 (.D(n982[13]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[14]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i14.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ rx_bit_cnt_FSM_i15 (.D(n982[14]), .SP(n3129), .CK(clk), .SR(n2579), 
            .Q(n982[15]));   /* synthesis lineinfo="@12(301[16],301[33])"*/
    defparam rx_bit_cnt_FSM_i15.REGSET = "RESET";
    defparam rx_bit_cnt_FSM_i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i1 (.D(n53[1]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[1]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i1.REGSET = "RESET";
    defparam fifo_raddr_571__i1.SRMODE = "ASYNC";
    FA2 fifo_raddr_571_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[11]), 
        .D0(n4604), .CI0(n4604), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7503), .CI1(n7503), .CO0(n7503), .S0(n53[11]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_13.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i2 (.D(n53[2]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[2]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i2.REGSET = "RESET";
    defparam fifo_raddr_571__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i3 (.D(n53[3]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[3]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i3.REGSET = "RESET";
    defparam fifo_raddr_571__i3.SRMODE = "ASYNC";
    FA2 sub_22_add_2_add_5_17 (.A0(GND_net), .B0(tx_period_cnt[15]), .C0(VCC_net), 
        .D0(n4557), .CI0(n4557), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7476), .CI1(n7476), .CO0(n7476), .S0(n87[15]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i338_2_lut (.A(n998), .B(resetn_N_232), 
            .Z(n1289));   /* synthesis lineinfo="@12(306[5],313[41])"*/
    defparam i338_2_lut.INIT = "0xeeee";
    FA2 sub_22_add_2_add_5_15 (.A0(GND_net), .B0(tx_period_cnt[13]), .C0(VCC_net), 
        .D0(n4555), .CI0(n4555), .A1(GND_net), .B1(tx_period_cnt[14]), 
        .C1(VCC_net), .D1(n7473), .CI1(n7473), .CO0(n7473), .CO1(n4557), 
        .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_15.INIT1 = "0xc33c";
    FA2 fifo_raddr_571_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[9]), 
        .D0(n4602), .CI0(n4602), .A1(GND_net), .B1(GND_net), .C1(fifo_raddr[10]), 
        .D1(n7500), .CI1(n7500), .CO0(n7500), .CO1(n4604), .S0(n53[9]), 
        .S1(n53[10]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_11.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_11.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i4 (.D(n53[4]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[4]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i4.REGSET = "RESET";
    defparam fifo_raddr_571__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i5 (.D(n53[5]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[5]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i5.REGSET = "RESET";
    defparam fifo_raddr_571__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i6 (.D(n53[6]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[6]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i6.REGSET = "RESET";
    defparam fifo_raddr_571__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i7 (.D(n53[7]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[7]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i7.REGSET = "RESET";
    defparam fifo_raddr_571__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i8 (.D(n53[8]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[8]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i8.REGSET = "RESET";
    defparam fifo_raddr_571__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i9 (.D(n53[9]), .SP(VCC_net_c), 
            .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[9]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i9.REGSET = "RESET";
    defparam fifo_raddr_571__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i10 (.D(n53[10]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[10]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i10.REGSET = "RESET";
    defparam fifo_raddr_571__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ fifo_raddr_571__i11 (.D(n53[11]), 
            .SP(VCC_net_c), .CK(clk), .SR(resetn_N_232), .Q(fifo_raddr[11]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571__i11.REGSET = "RESET";
    defparam fifo_raddr_571__i11.SRMODE = "ASYNC";
    FA2 fifo_raddr_571_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[7]), 
        .D0(n4600), .CI0(n4600), .A1(GND_net), .B1(GND_net), .C1(fifo_raddr[8]), 
        .D1(n7497), .CI1(n7497), .CO0(n7497), .CO1(n4602), .S0(n53[7]), 
        .S1(n53[8]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_9.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_9.INIT1 = "0xc33c";
    FA2 fifo_raddr_571_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[5]), 
        .D0(n4598), .CI0(n4598), .A1(GND_net), .B1(GND_net), .C1(fifo_raddr[6]), 
        .D1(n7494), .CI1(n7494), .CO0(n7494), .CO1(n4600), .S0(n53[5]), 
        .S1(n53[6]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_7.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_7.INIT1 = "0xc33c";
    FA2 sub_22_add_2_add_5_13 (.A0(GND_net), .B0(tx_period_cnt[11]), .C0(VCC_net), 
        .D0(n4553), .CI0(n4553), .A1(GND_net), .B1(tx_period_cnt[12]), 
        .C1(VCC_net), .D1(n7470), .CI1(n7470), .CO0(n7470), .CO1(n4555), 
        .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_13.INIT1 = "0xc33c";
    FA2 sub_22_add_2_add_5_11 (.A0(GND_net), .B0(tx_period_cnt[9]), .C0(VCC_net), 
        .D0(n4551), .CI0(n4551), .A1(GND_net), .B1(tx_period_cnt[10]), 
        .C1(VCC_net), .D1(n7467), .CI1(n7467), .CO0(n7467), .CO1(n4553), 
        .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 sub_22_add_2_add_5_9 (.A0(GND_net), .B0(tx_period_cnt[7]), .C0(VCC_net), 
        .D0(n4549), .CI0(n4549), .A1(GND_net), .B1(tx_period_cnt[8]), 
        .C1(VCC_net), .D1(n7464), .CI1(n7464), .CO0(n7464), .CO1(n4551), 
        .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 fifo_raddr_571_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[3]), 
        .D0(n4596), .CI0(n4596), .A1(GND_net), .B1(GND_net), .C1(fifo_raddr[4]), 
        .D1(n7491), .CI1(n7491), .CO0(n7491), .CO1(n4598), .S0(n53[3]), 
        .S1(n53[4]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_5.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_5.INIT1 = "0xc33c";
    FA2 fifo_waddr_11__I_0_2_add_5_5 (.A0(GND_net), .B0(\fifo_waddr[3] ), 
        .C0(GND_net), .D0(n4505), .CI0(n4505), .A1(GND_net), .B1(\fifo_waddr[4] ), 
        .C1(GND_net), .D1(n7332), .CI1(n7332), .CO0(n7332), .CO1(n4507), 
        .S0(\fifo_waddr_p1[3] ), .S1(\fifo_waddr_p1[4] ));   /* synthesis lineinfo="@12(144[24],144[42])"*/
    defparam fifo_waddr_11__I_0_2_add_5_5.INIT0 = "0xc33c";
    defparam fifo_waddr_11__I_0_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_113_add_2_add_5_3 (.A0(GND_net), .B0(rx_period_cnt[1]), .C0(VCC_net), 
        .D0(n4516), .CI0(n4516), .A1(GND_net), .B1(rx_period_cnt[2]), 
        .C1(VCC_net), .D1(n7431), .CI1(n7431), .CO0(n7431), .CO1(n4518), 
        .S0(n87_adj_909[1]), .S1(n87_adj_909[2]));   /* synthesis lineinfo="@12(313[19],313[40])"*/
    defparam sub_113_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_113_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 fifo_raddr_571_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(fifo_raddr[1]), 
        .D0(n4594), .CI0(n4594), .A1(GND_net), .B1(GND_net), .C1(fifo_raddr[2]), 
        .D1(n7488), .CI1(n7488), .CO0(n7488), .CO1(n4596), .S0(n53[1]), 
        .S1(n53[2]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_3.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_3.INIT1 = "0xc33c";
    FA2 fifo_raddr_571_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(fifo_rd), .C1(fifo_raddr[0]), .D1(n7362), 
        .CI1(n7362), .CO0(n7362), .CO1(n4594), .S1(n53[0]));   /* synthesis lineinfo="@12(92[16],92[34])"*/
    defparam fifo_raddr_571_add_4_1.INIT0 = "0xc33c";
    defparam fifo_raddr_571_add_4_1.INIT1 = "0xc33c";
    FA2 sub_22_add_2_add_5_7 (.A0(GND_net), .B0(tx_period_cnt[5]), .C0(VCC_net), 
        .D0(n4547), .CI0(n4547), .A1(GND_net), .B1(tx_period_cnt[6]), 
        .C1(VCC_net), .D1(n7461), .CI1(n7461), .CO0(n7461), .CO1(n4549), 
        .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_22_add_2_add_5_5 (.A0(GND_net), .B0(tx_period_cnt[3]), .C0(VCC_net), 
        .D0(n4545), .CI0(n4545), .A1(GND_net), .B1(tx_period_cnt[4]), 
        .C1(VCC_net), .D1(n7458), .CI1(n7458), .CO0(n7458), .CO1(n4547), 
        .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@12(71[19],71[40])"*/
    defparam sub_22_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_22_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut_adj_112 (.A(rx_period_cnt[3]), 
            .B(n5687), .C(rx_period_cnt[4]), .D(rx_period_cnt[1]), .Z(rx_sample_tick_N_794));
    defparam i3_4_lut_adj_112.INIT = "0x2000";
    dpram512x8 \genblk1.u_ram512x8_0  ({fifo_dout}, clk, GND_net, VCC_net, 
            fifo_raddr[8], fifo_raddr[7], fifo_raddr[6], fifo_raddr[5], 
            fifo_raddr[4], fifo_raddr[3], fifo_raddr[2], fifo_raddr[1], 
            fifo_raddr[0], \fifo_waddr[8] , \fifo_waddr[7] , \fifo_waddr[6] , 
            \fifo_waddr[5] , \fifo_waddr[4] , \fifo_waddr[3] , \fifo_waddr[2] , 
            \fifo_waddr[1] , \fifo_waddr[0] , {uart_tx_data}, fifo_we);   /* synthesis lineinfo="@12(230[16],241[6])"*/
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=38, LSE_RCOL=6, LSE_LLINE=434, LSE_RLINE=448 *) FD1P3XZ rxd_shift__i0 (.D(rxd_shift[1]), 
            .SP(n1898), .CK(clk), .SR(resetn_N_232), .Q(rxd_shift[0]));   /* synthesis lineinfo="@12(268[8],274[4])"*/
    defparam rxd_shift__i0.REGSET = "RESET";
    defparam rxd_shift__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module dpram512x8
//

module dpram512x8 (output [7:0]fifo_dout, input clk, input GND_net, input VCC_net, 
            input \fifo_raddr[8] , input \fifo_raddr[7] , input \fifo_raddr[6] , 
            input \fifo_raddr[5] , input \fifo_raddr[4] , input \fifo_raddr[3] , 
            input \fifo_raddr[2] , input \fifo_raddr[1] , input \fifo_raddr[0] , 
            input \fifo_waddr[8] , input \fifo_waddr[7] , input \fifo_waddr[6] , 
            input \fifo_waddr[5] , input \fifo_waddr[4] , input \fifo_waddr[3] , 
            input \fifo_waddr[2] , input \fifo_waddr[1] , input \fifo_waddr[0] , 
            input [7:0]uart_tx_data, input fifo_we);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    \dpram512x8_ipgen_lscc_ram_dp(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1)  lscc_ram_dp_inst ({fifo_dout}, 
            clk, GND_net, VCC_net, \fifo_raddr[8] , \fifo_raddr[7] , 
            \fifo_raddr[6] , \fifo_raddr[5] , \fifo_raddr[4] , \fifo_raddr[3] , 
            \fifo_raddr[2] , \fifo_raddr[1] , \fifo_raddr[0] , \fifo_waddr[8] , 
            \fifo_waddr[7] , \fifo_waddr[6] , \fifo_waddr[5] , \fifo_waddr[4] , 
            \fifo_waddr[3] , \fifo_waddr[2] , \fifo_waddr[1] , \fifo_waddr[0] , 
            {uart_tx_data}, fifo_we);   /* synthesis lineinfo="@8(116[99],130[34])"*/
    
endmodule

//
// Verilog Description of module \dpram512x8_ipgen_lscc_ram_dp(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1) 
//

module \dpram512x8_ipgen_lscc_ram_dp(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1)  (output [7:0]fifo_dout, 
            input clk, input GND_net, input VCC_net, input \fifo_raddr[8] , 
            input \fifo_raddr[7] , input \fifo_raddr[6] , input \fifo_raddr[5] , 
            input \fifo_raddr[4] , input \fifo_raddr[3] , input \fifo_raddr[2] , 
            input \fifo_raddr[1] , input \fifo_raddr[0] , input \fifo_waddr[8] , 
            input \fifo_waddr[7] , input \fifo_waddr[6] , input \fifo_waddr[5] , 
            input \fifo_waddr[4] , input \fifo_waddr[3] , input \fifo_waddr[2] , 
            input \fifo_waddr[1] , input \fifo_waddr[0] , input [7:0]uart_tx_data, 
            input fifo_we);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    \dpram512x8_ipgen_lscc_ram_dp_main(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1)  mem_main ({fifo_dout}, 
            clk, GND_net, VCC_net, \fifo_raddr[8] , \fifo_raddr[7] , 
            \fifo_raddr[6] , \fifo_raddr[5] , \fifo_raddr[4] , \fifo_raddr[3] , 
            \fifo_raddr[2] , \fifo_raddr[1] , \fifo_raddr[0] , \fifo_waddr[8] , 
            \fifo_waddr[7] , \fifo_waddr[6] , \fifo_waddr[5] , \fifo_waddr[4] , 
            \fifo_waddr[3] , \fifo_waddr[2] , \fifo_waddr[1] , \fifo_waddr[0] , 
            {uart_tx_data}, fifo_we);   /* synthesis lineinfo="@8(381[44],395[47])"*/
    
endmodule

//
// Verilog Description of module \dpram512x8_ipgen_lscc_ram_dp_main(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1) 
//

module \dpram512x8_ipgen_lscc_ram_dp_main(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",WADDR_DEPTH=512,WADDR_WIDTH=9,WDATA_WIDTH=36,RADDR_DEPTH=512,RADDR_WIDTH=9,RDATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1)  (output [7:0]fifo_dout, 
            input clk, input GND_net, input VCC_net, input \fifo_raddr[8] , 
            input \fifo_raddr[7] , input \fifo_raddr[6] , input \fifo_raddr[5] , 
            input \fifo_raddr[4] , input \fifo_raddr[3] , input \fifo_raddr[2] , 
            input \fifo_raddr[1] , input \fifo_raddr[0] , input \fifo_waddr[8] , 
            input \fifo_waddr[7] , input \fifo_waddr[6] , input \fifo_waddr[5] , 
            input \fifo_waddr[4] , input \fifo_waddr[3] , input \fifo_waddr[2] , 
            input \fifo_waddr[1] , input \fifo_waddr[0] , input [7:0]uart_tx_data, 
            input fifo_we);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    
    \dpram512x8_ipgen_lscc_ram_dp_core(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",DATA_WIDTH_W=32'b01000,DATA_WIDTH_R=32'b01000,BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)  \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  ({fifo_dout}, 
            clk, GND_net, VCC_net, \fifo_raddr[8] , \fifo_raddr[7] , 
            \fifo_raddr[6] , \fifo_raddr[5] , \fifo_raddr[4] , \fifo_raddr[3] , 
            \fifo_raddr[2] , \fifo_raddr[1] , \fifo_raddr[0] , \fifo_waddr[8] , 
            \fifo_waddr[7] , \fifo_waddr[6] , \fifo_waddr[5] , \fifo_waddr[4] , 
            \fifo_waddr[3] , \fifo_waddr[2] , \fifo_waddr[1] , \fifo_waddr[0] , 
            {uart_tx_data}, fifo_we);   /* synthesis lineinfo="@8(936[80],950[83])"*/
    
endmodule

//
// Verilog Description of module \dpram512x8_ipgen_lscc_ram_dp_core(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",DATA_WIDTH_W=32'b01000,DATA_WIDTH_R=32'b01000,BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0) 
//

module \dpram512x8_ipgen_lscc_ram_dp_core(MEM_ID="dpram512x8",MEM_SIZE="36,512",FAMILY="iCE40UP",DATA_WIDTH_W=32'b01000,DATA_WIDTH_R=32'b01000,BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)  (output [7:0]fifo_dout, 
            input clk, input GND_net, input VCC_net, input \fifo_raddr[8] , 
            input \fifo_raddr[7] , input \fifo_raddr[6] , input \fifo_raddr[5] , 
            input \fifo_raddr[4] , input \fifo_raddr[3] , input \fifo_raddr[2] , 
            input \fifo_raddr[1] , input \fifo_raddr[0] , input \fifo_waddr[8] , 
            input \fifo_waddr[7] , input \fifo_waddr[6] , input \fifo_waddr[5] , 
            input \fifo_waddr[4] , input \fifo_waddr[3] , input \fifo_waddr[2] , 
            input \fifo_waddr[1] , input \fifo_waddr[0] , input [7:0]uart_tx_data, 
            input fifo_we);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    wire [7:0]\ICE_MEM.rd_data_w ;   /* synthesis lineinfo="@8(3631[45],3631[54])"*/
    
    wire VCC_net_c, GND_net_c;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) EBR_B \ICE_MEM.u_mem0  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(\fifo_raddr[8] ), .RADDR7(\fifo_raddr[7] ), 
            .RADDR6(\fifo_raddr[6] ), .RADDR5(\fifo_raddr[5] ), .RADDR4(\fifo_raddr[4] ), 
            .RADDR3(\fifo_raddr[3] ), .RADDR2(\fifo_raddr[2] ), .RADDR1(\fifo_raddr[1] ), 
            .RADDR0(\fifo_raddr[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(\fifo_waddr[8] ), .WADDR7(\fifo_waddr[7] ), .WADDR6(\fifo_waddr[6] ), 
            .WADDR5(\fifo_waddr[5] ), .WADDR4(\fifo_waddr[4] ), .WADDR3(\fifo_waddr[3] ), 
            .WADDR2(\fifo_waddr[2] ), .WADDR1(\fifo_waddr[1] ), .WADDR0(\fifo_waddr[0] ), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(uart_tx_data[7]), 
            .WDATA13(GND_net), .WDATA12(uart_tx_data[6]), .WDATA11(GND_net), 
            .WDATA10(uart_tx_data[5]), .WDATA9(GND_net), .WDATA8(uart_tx_data[4]), 
            .WDATA7(GND_net), .WDATA6(uart_tx_data[3]), .WDATA5(GND_net), 
            .WDATA4(uart_tx_data[2]), .WDATA3(GND_net), .WDATA2(uart_tx_data[1]), 
            .WDATA1(GND_net), .WDATA0(uart_tx_data[0]), .RCLKE(VCC_net), 
            .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(clk), .WE(fifo_we), 
            .RDATA14(\ICE_MEM.rd_data_w [7]), .RDATA12(\ICE_MEM.rd_data_w [6]), 
            .RDATA10(\ICE_MEM.rd_data_w [5]), .RDATA8(\ICE_MEM.rd_data_w [4]), 
            .RDATA6(\ICE_MEM.rd_data_w [3]), .RDATA4(\ICE_MEM.rd_data_w [2]), 
            .RDATA2(\ICE_MEM.rd_data_w [1]), .RDATA0(\ICE_MEM.rd_data_w [0]));   /* synthesis lineinfo="@8(936[80],950[83])"*/
    defparam \ICE_MEM.u_mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W = "8";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i1  (.D(\ICE_MEM.rd_data_w [1]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[1]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i2  (.D(\ICE_MEM.rd_data_w [2]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[2]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i3  (.D(\ICE_MEM.rd_data_w [3]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[3]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i4  (.D(\ICE_MEM.rd_data_w [4]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[4]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i5  (.D(\ICE_MEM.rd_data_w [5]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[5]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i6  (.D(\ICE_MEM.rd_data_w [6]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[6]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i7  (.D(\ICE_MEM.rd_data_w [7]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[7]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=64, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=936, LSE_RLINE=950 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i0  (.D(\ICE_MEM.rd_data_w [0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(fifo_dout[0]));   /* synthesis lineinfo="@8(4165[37],4178[40])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module ice40_spram_128kx8
//

module ice40_spram_128kx8 (input [16:0]ram_addr, input GND_net, input VCC_net, 
            input clk, input [7:0]ram_wr_data, input \we[3] , input \we[2] , 
            input \we[1] , input \we[0] , input [3:0]ram_cs, input \we[0]_2 , 
            output [7:0]uart_tx_data, input ram_wr_en, input uart_tx_valid_N_204);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    wire [15:0]\dout[2] ;   /* synthesis lineinfo="@11(56[18],56[22])"*/
    wire [15:0]\dout[3] ;   /* synthesis lineinfo="@11(56[18],56[22])"*/
    
    wire n5946, n5970, n5985;
    wire [3:0]mask;   /* synthesis lineinfo="@11(53[18],53[22])"*/
    wire [15:0]\dout[1] ;   /* synthesis lineinfo="@11(56[18],56[22])"*/
    wire [3:0]we;   /* synthesis lineinfo="@11(54[18],54[20])"*/
    wire [15:0]\dout[0] ;   /* synthesis lineinfo="@11(56[18],56[22])"*/
    
    wire n5984, n5969, n5948, n6658, n5979, n5978, addr0_d, n5954, 
        n5955, n6664, n5976, n5975, n5951, n5952, n6670, n5973, 
        n5972, n5949, n6676, n5945, n6682, n5967, n5966, n5942, 
        n5943, n6688, n5964, n5963, n5939, n5940, n6652, n5982, 
        n5981, n5957, n5958, n5960, n5961, n6646, GND_net_c;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4063_3_lut (.A(\dout[2] [13]), 
            .B(\dout[3] [13]), .C(ram_addr[15]), .Z(n5946));
    defparam i4063_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4087_3_lut (.A(\dout[2] [5]), 
            .B(\dout[3] [5]), .C(ram_addr[15]), .Z(n5970));
    defparam i4087_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4102_3_lut (.A(\dout[2] [0]), 
            .B(\dout[3] [0]), .C(ram_addr[15]), .Z(n5985));
    defparam i4102_3_lut.INIT = "0xcaca";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=67, LSE_LCOL=24, LSE_RCOL=6, LSE_LLINE=361, LSE_RLINE=369 *) VFB_B \genblk1[2].i_spram16k_16  (.ADDRESS13(ram_addr[14]), 
            .ADDRESS12(ram_addr[13]), .ADDRESS11(ram_addr[12]), .ADDRESS10(ram_addr[11]), 
            .ADDRESS9(ram_addr[10]), .ADDRESS8(ram_addr[9]), .ADDRESS7(ram_addr[8]), 
            .ADDRESS6(ram_addr[7]), .ADDRESS5(ram_addr[6]), .ADDRESS4(ram_addr[5]), 
            .ADDRESS3(ram_addr[4]), .ADDRESS2(ram_addr[3]), .ADDRESS1(ram_addr[2]), 
            .ADDRESS0(ram_addr[1]), .DATAIN15(ram_wr_data[7]), .DATAIN14(ram_wr_data[6]), 
            .DATAIN13(ram_wr_data[5]), .DATAIN12(ram_wr_data[4]), .DATAIN11(ram_wr_data[3]), 
            .DATAIN10(ram_wr_data[2]), .DATAIN9(ram_wr_data[1]), .DATAIN8(ram_wr_data[0]), 
            .DATAIN7(ram_wr_data[7]), .DATAIN6(ram_wr_data[6]), .DATAIN5(ram_wr_data[5]), 
            .DATAIN4(ram_wr_data[4]), .DATAIN3(ram_wr_data[3]), .DATAIN2(ram_wr_data[2]), 
            .DATAIN1(ram_wr_data[1]), .DATAIN0(ram_wr_data[0]), .MASKWREN3(ram_addr[0]), 
            .MASKWREN2(ram_addr[0]), .MASKWREN1(mask[0]), .MASKWREN0(mask[0]), 
            .WREN(\we[2] ), .CHIPSELECT(ram_cs[2]), .CLOCK(clk), .RDMARGINEN(GND_net_c), 
            .RDMARGIN3(GND_net_c), .RDMARGIN2(GND_net_c), .RDMARGIN1(GND_net_c), 
            .RDMARGIN0(GND_net_c), .STANDBY(GND_net), .SLEEP(GND_net), 
            .POWEROFF_N(VCC_net), .TEST(GND_net_c), .DATAOUT15(\dout[2] [15]), 
            .DATAOUT14(\dout[2] [14]), .DATAOUT13(\dout[2] [13]), .DATAOUT12(\dout[2] [12]), 
            .DATAOUT11(\dout[2] [11]), .DATAOUT10(\dout[2] [10]), .DATAOUT9(\dout[2] [9]), 
            .DATAOUT8(\dout[2] [8]), .DATAOUT7(\dout[2] [7]), .DATAOUT6(\dout[2] [6]), 
            .DATAOUT5(\dout[2] [5]), .DATAOUT4(\dout[2] [4]), .DATAOUT3(\dout[2] [3]), 
            .DATAOUT2(\dout[2] [2]), .DATAOUT1(\dout[2] [1]), .DATAOUT0(\dout[2] [0]));   /* synthesis lineinfo="@7(361[24],369[6])"*/
    (* syn_instantiated=1, LSE_LINE_FILE_ID=67, LSE_LCOL=24, LSE_RCOL=6, LSE_LLINE=361, LSE_RLINE=369 *) VFB_B \genblk1[3].i_spram16k_16  (.ADDRESS13(ram_addr[14]), 
            .ADDRESS12(ram_addr[13]), .ADDRESS11(ram_addr[12]), .ADDRESS10(ram_addr[11]), 
            .ADDRESS9(ram_addr[10]), .ADDRESS8(ram_addr[9]), .ADDRESS7(ram_addr[8]), 
            .ADDRESS6(ram_addr[7]), .ADDRESS5(ram_addr[6]), .ADDRESS4(ram_addr[5]), 
            .ADDRESS3(ram_addr[4]), .ADDRESS2(ram_addr[3]), .ADDRESS1(ram_addr[2]), 
            .ADDRESS0(ram_addr[1]), .DATAIN15(ram_wr_data[7]), .DATAIN14(ram_wr_data[6]), 
            .DATAIN13(ram_wr_data[5]), .DATAIN12(ram_wr_data[4]), .DATAIN11(ram_wr_data[3]), 
            .DATAIN10(ram_wr_data[2]), .DATAIN9(ram_wr_data[1]), .DATAIN8(ram_wr_data[0]), 
            .DATAIN7(ram_wr_data[7]), .DATAIN6(ram_wr_data[6]), .DATAIN5(ram_wr_data[5]), 
            .DATAIN4(ram_wr_data[4]), .DATAIN3(ram_wr_data[3]), .DATAIN2(ram_wr_data[2]), 
            .DATAIN1(ram_wr_data[1]), .DATAIN0(ram_wr_data[0]), .MASKWREN3(ram_addr[0]), 
            .MASKWREN2(ram_addr[0]), .MASKWREN1(mask[0]), .MASKWREN0(mask[0]), 
            .WREN(we[3]), .CHIPSELECT(ram_cs[3]), .CLOCK(clk), .RDMARGINEN(GND_net_c), 
            .RDMARGIN3(GND_net_c), .RDMARGIN2(GND_net_c), .RDMARGIN1(GND_net_c), 
            .RDMARGIN0(GND_net_c), .STANDBY(GND_net), .SLEEP(GND_net), 
            .POWEROFF_N(VCC_net), .TEST(GND_net_c), .DATAOUT15(\dout[3] [15]), 
            .DATAOUT14(\dout[3] [14]), .DATAOUT13(\dout[3] [13]), .DATAOUT12(\dout[3] [12]), 
            .DATAOUT11(\dout[3] [11]), .DATAOUT10(\dout[3] [10]), .DATAOUT9(\dout[3] [9]), 
            .DATAOUT8(\dout[3] [8]), .DATAOUT7(\dout[3] [7]), .DATAOUT6(\dout[3] [6]), 
            .DATAOUT5(\dout[3] [5]), .DATAOUT4(\dout[3] [4]), .DATAOUT3(\dout[3] [3]), 
            .DATAOUT2(\dout[3] [2]), .DATAOUT1(\dout[3] [1]), .DATAOUT0(\dout[3] [0]));   /* synthesis lineinfo="@7(361[24],369[6])"*/
    (* syn_instantiated=1, LSE_LINE_FILE_ID=67, LSE_LCOL=24, LSE_RCOL=6, LSE_LLINE=361, LSE_RLINE=369 *) VFB_B \genblk1[0].i_spram16k_16  (.ADDRESS13(ram_addr[14]), 
            .ADDRESS12(ram_addr[13]), .ADDRESS11(ram_addr[12]), .ADDRESS10(ram_addr[11]), 
            .ADDRESS9(ram_addr[10]), .ADDRESS8(ram_addr[9]), .ADDRESS7(ram_addr[8]), 
            .ADDRESS6(ram_addr[7]), .ADDRESS5(ram_addr[6]), .ADDRESS4(ram_addr[5]), 
            .ADDRESS3(ram_addr[4]), .ADDRESS2(ram_addr[3]), .ADDRESS1(ram_addr[2]), 
            .ADDRESS0(ram_addr[1]), .DATAIN15(ram_wr_data[7]), .DATAIN14(ram_wr_data[6]), 
            .DATAIN13(ram_wr_data[5]), .DATAIN12(ram_wr_data[4]), .DATAIN11(ram_wr_data[3]), 
            .DATAIN10(ram_wr_data[2]), .DATAIN9(ram_wr_data[1]), .DATAIN8(ram_wr_data[0]), 
            .DATAIN7(ram_wr_data[7]), .DATAIN6(ram_wr_data[6]), .DATAIN5(ram_wr_data[5]), 
            .DATAIN4(ram_wr_data[4]), .DATAIN3(ram_wr_data[3]), .DATAIN2(ram_wr_data[2]), 
            .DATAIN1(ram_wr_data[1]), .DATAIN0(ram_wr_data[0]), .MASKWREN3(ram_addr[0]), 
            .MASKWREN2(ram_addr[0]), .MASKWREN1(mask[0]), .MASKWREN0(mask[0]), 
            .WREN(\we[0]_2 ), .CHIPSELECT(ram_cs[0]), .CLOCK(clk), .RDMARGINEN(GND_net_c), 
            .RDMARGIN3(GND_net_c), .RDMARGIN2(GND_net_c), .RDMARGIN1(GND_net_c), 
            .RDMARGIN0(GND_net_c), .STANDBY(GND_net), .SLEEP(GND_net), 
            .POWEROFF_N(VCC_net), .TEST(GND_net_c), .DATAOUT15(\dout[0] [15]), 
            .DATAOUT14(\dout[0] [14]), .DATAOUT13(\dout[0] [13]), .DATAOUT12(\dout[0] [12]), 
            .DATAOUT11(\dout[0] [11]), .DATAOUT10(\dout[0] [10]), .DATAOUT9(\dout[0] [9]), 
            .DATAOUT8(\dout[0] [8]), .DATAOUT7(\dout[0] [7]), .DATAOUT6(\dout[0] [6]), 
            .DATAOUT5(\dout[0] [5]), .DATAOUT4(\dout[0] [4]), .DATAOUT3(\dout[0] [3]), 
            .DATAOUT2(\dout[0] [2]), .DATAOUT1(\dout[0] [1]), .DATAOUT0(\dout[0] [0]));   /* synthesis lineinfo="@7(361[24],369[6])"*/
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=24, LSE_RCOL=6, LSE_LLINE=361, LSE_RLINE=369 *) FD1P3XZ addr0_d_c (.D(ram_addr[0]), 
            .SP(uart_tx_valid_N_204), .CK(clk), .SR(GND_net_c), .Q(addr0_d));   /* synthesis lineinfo="@11(64[15],66[32])"*/
    defparam addr0_d_c.REGSET = "RESET";
    defparam addr0_d_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4101_3_lut (.A(\dout[0] [0]), 
            .B(\dout[1] [0]), .C(ram_addr[15]), .Z(n5984));
    defparam i4101_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4086_3_lut (.A(\dout[0] [5]), 
            .B(\dout[1] [5]), .C(ram_addr[15]), .Z(n5969));
    defparam i4086_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4065_3_lut (.A(\dout[0] [12]), 
            .B(\dout[1] [12]), .C(ram_addr[15]), .Z(n5948));
    defparam i4065_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6658_bdd_4_lut (.A(n6658), 
            .B(n5979), .C(n5978), .D(addr0_d), .Z(uart_tx_data[2]));
    defparam n6658_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_4  (.A(ram_addr[16]), 
            .B(n5954), .C(n5955), .D(addr0_d), .Z(n6658));
    defparam \ram_addr[16]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(ram_addr[15]), 
            .B(ram_addr[16]), .C(ram_wr_en), .Z(we[3]));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6664_bdd_4_lut (.A(n6664), 
            .B(n5976), .C(n5975), .D(addr0_d), .Z(uart_tx_data[3]));
    defparam n6664_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_5  (.A(ram_addr[16]), 
            .B(n5951), .C(n5952), .D(addr0_d), .Z(n6664));
    defparam \ram_addr[16]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6670_bdd_4_lut (.A(n6670), 
            .B(n5973), .C(n5972), .D(addr0_d), .Z(uart_tx_data[4]));
    defparam n6670_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_6  (.A(ram_addr[16]), 
            .B(n5948), .C(n5949), .D(addr0_d), .Z(n6670));
    defparam \ram_addr[16]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6676_bdd_4_lut (.A(n6676), 
            .B(n5970), .C(n5969), .D(addr0_d), .Z(uart_tx_data[5]));
    defparam n6676_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_7  (.A(ram_addr[16]), 
            .B(n5945), .C(n5946), .D(addr0_d), .Z(n6676));
    defparam \ram_addr[16]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4066_3_lut (.A(\dout[2] [12]), 
            .B(\dout[3] [12]), .C(ram_addr[15]), .Z(n5949));
    defparam i4066_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6682_bdd_4_lut (.A(n6682), 
            .B(n5967), .C(n5966), .D(addr0_d), .Z(uart_tx_data[6]));
    defparam n6682_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_8  (.A(ram_addr[16]), 
            .B(n5942), .C(n5943), .D(addr0_d), .Z(n6682));
    defparam \ram_addr[16]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6688_bdd_4_lut (.A(n6688), 
            .B(n5964), .C(n5963), .D(addr0_d), .Z(uart_tx_data[7]));
    defparam n6688_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut  (.A(ram_addr[16]), 
            .B(n5939), .C(n5940), .D(addr0_d), .Z(n6688));
    defparam \ram_addr[16]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4090_3_lut (.A(\dout[2] [4]), 
            .B(\dout[3] [4]), .C(ram_addr[15]), .Z(n5973));
    defparam i4090_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i155_1_lut (.A(ram_addr[0]), .Z(mask[0]));   /* synthesis lineinfo="@11(69[19],69[46])"*/
    defparam i155_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4089_3_lut (.A(\dout[0] [4]), 
            .B(\dout[1] [4]), .C(ram_addr[15]), .Z(n5972));
    defparam i4089_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4068_3_lut (.A(\dout[0] [11]), 
            .B(\dout[1] [11]), .C(ram_addr[15]), .Z(n5951));
    defparam i4068_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4069_3_lut (.A(\dout[2] [11]), 
            .B(\dout[3] [11]), .C(ram_addr[15]), .Z(n5952));
    defparam i4069_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6652_bdd_4_lut (.A(n6652), 
            .B(n5982), .C(n5981), .D(addr0_d), .Z(uart_tx_data[1]));
    defparam n6652_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4099_3_lut (.A(\dout[2] [1]), 
            .B(\dout[3] [1]), .C(ram_addr[15]), .Z(n5982));
    defparam i4099_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4098_3_lut (.A(\dout[0] [1]), 
            .B(\dout[1] [1]), .C(ram_addr[15]), .Z(n5981));
    defparam i4098_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4093_3_lut (.A(\dout[2] [3]), 
            .B(\dout[3] [3]), .C(ram_addr[15]), .Z(n5976));
    defparam i4093_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4092_3_lut (.A(\dout[0] [3]), 
            .B(\dout[1] [3]), .C(ram_addr[15]), .Z(n5975));
    defparam i4092_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4071_3_lut (.A(\dout[0] [10]), 
            .B(\dout[1] [10]), .C(ram_addr[15]), .Z(n5954));
    defparam i4071_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_3  (.A(ram_addr[16]), 
            .B(n5957), .C(n5958), .D(addr0_d), .Z(n6652));
    defparam \ram_addr[16]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4072_3_lut (.A(\dout[2] [10]), 
            .B(\dout[3] [10]), .C(ram_addr[15]), .Z(n5955));
    defparam i4072_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4077_3_lut (.A(\dout[0] [8]), 
            .B(\dout[1] [8]), .C(ram_addr[15]), .Z(n5960));
    defparam i4077_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4078_3_lut (.A(\dout[2] [8]), 
            .B(\dout[3] [8]), .C(ram_addr[15]), .Z(n5961));
    defparam i4078_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4096_3_lut (.A(\dout[2] [2]), 
            .B(\dout[3] [2]), .C(ram_addr[15]), .Z(n5979));
    defparam i4096_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4095_3_lut (.A(\dout[0] [2]), 
            .B(\dout[1] [2]), .C(ram_addr[15]), .Z(n5978));
    defparam i4095_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n6646_bdd_4_lut (.A(n6646), 
            .B(n5985), .C(n5984), .D(addr0_d), .Z(uart_tx_data[0]));
    defparam n6646_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \ram_addr[16]_bdd_4_lut_2  (.A(ram_addr[16]), 
            .B(n5960), .C(n5961), .D(addr0_d), .Z(n6646));
    defparam \ram_addr[16]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4056_3_lut (.A(\dout[0] [15]), 
            .B(\dout[1] [15]), .C(ram_addr[15]), .Z(n5939));
    defparam i4056_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4057_3_lut (.A(\dout[2] [15]), 
            .B(\dout[3] [15]), .C(ram_addr[15]), .Z(n5940));
    defparam i4057_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4081_3_lut (.A(\dout[2] [7]), 
            .B(\dout[3] [7]), .C(ram_addr[15]), .Z(n5964));
    defparam i4081_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4080_3_lut (.A(\dout[0] [7]), 
            .B(\dout[1] [7]), .C(ram_addr[15]), .Z(n5963));
    defparam i4080_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4074_3_lut (.A(\dout[0] [9]), 
            .B(\dout[1] [9]), .C(ram_addr[15]), .Z(n5957));
    defparam i4074_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4059_3_lut (.A(\dout[0] [14]), 
            .B(\dout[1] [14]), .C(ram_addr[15]), .Z(n5942));
    defparam i4059_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4060_3_lut (.A(\dout[2] [14]), 
            .B(\dout[3] [14]), .C(ram_addr[15]), .Z(n5943));
    defparam i4060_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4075_3_lut (.A(\dout[2] [9]), 
            .B(\dout[3] [9]), .C(ram_addr[15]), .Z(n5958));
    defparam i4075_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4084_3_lut (.A(\dout[2] [6]), 
            .B(\dout[3] [6]), .C(ram_addr[15]), .Z(n5967));
    defparam i4084_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4083_3_lut (.A(\dout[0] [6]), 
            .B(\dout[1] [6]), .C(ram_addr[15]), .Z(n5966));
    defparam i4083_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4062_3_lut (.A(\dout[0] [13]), 
            .B(\dout[1] [13]), .C(ram_addr[15]), .Z(n5945));
    defparam i4062_3_lut.INIT = "0xcaca";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=67, LSE_LCOL=24, LSE_RCOL=6, LSE_LLINE=361, LSE_RLINE=369 *) VFB_B \genblk1[1].i_spram16k_16  (.ADDRESS13(ram_addr[14]), 
            .ADDRESS12(ram_addr[13]), .ADDRESS11(ram_addr[12]), .ADDRESS10(ram_addr[11]), 
            .ADDRESS9(ram_addr[10]), .ADDRESS8(ram_addr[9]), .ADDRESS7(ram_addr[8]), 
            .ADDRESS6(ram_addr[7]), .ADDRESS5(ram_addr[6]), .ADDRESS4(ram_addr[5]), 
            .ADDRESS3(ram_addr[4]), .ADDRESS2(ram_addr[3]), .ADDRESS1(ram_addr[2]), 
            .ADDRESS0(ram_addr[1]), .DATAIN15(ram_wr_data[7]), .DATAIN14(ram_wr_data[6]), 
            .DATAIN13(ram_wr_data[5]), .DATAIN12(ram_wr_data[4]), .DATAIN11(ram_wr_data[3]), 
            .DATAIN10(ram_wr_data[2]), .DATAIN9(ram_wr_data[1]), .DATAIN8(ram_wr_data[0]), 
            .DATAIN7(ram_wr_data[7]), .DATAIN6(ram_wr_data[6]), .DATAIN5(ram_wr_data[5]), 
            .DATAIN4(ram_wr_data[4]), .DATAIN3(ram_wr_data[3]), .DATAIN2(ram_wr_data[2]), 
            .DATAIN1(ram_wr_data[1]), .DATAIN0(ram_wr_data[0]), .MASKWREN3(ram_addr[0]), 
            .MASKWREN2(ram_addr[0]), .MASKWREN1(mask[0]), .MASKWREN0(mask[0]), 
            .WREN(\we[1] ), .CHIPSELECT(ram_cs[1]), .CLOCK(clk), .RDMARGINEN(GND_net_c), 
            .RDMARGIN3(GND_net_c), .RDMARGIN2(GND_net_c), .RDMARGIN1(GND_net_c), 
            .RDMARGIN0(GND_net_c), .STANDBY(GND_net), .SLEEP(GND_net), 
            .POWEROFF_N(VCC_net), .TEST(GND_net_c), .DATAOUT15(\dout[1] [15]), 
            .DATAOUT14(\dout[1] [14]), .DATAOUT13(\dout[1] [13]), .DATAOUT12(\dout[1] [12]), 
            .DATAOUT11(\dout[1] [11]), .DATAOUT10(\dout[1] [10]), .DATAOUT9(\dout[1] [9]), 
            .DATAOUT8(\dout[1] [8]), .DATAOUT7(\dout[1] [7]), .DATAOUT6(\dout[1] [6]), 
            .DATAOUT5(\dout[1] [5]), .DATAOUT4(\dout[1] [4]), .DATAOUT3(\dout[1] [3]), 
            .DATAOUT2(\dout[1] [2]), .DATAOUT1(\dout[1] [1]), .DATAOUT0(\dout[1] [0]));   /* synthesis lineinfo="@7(361[24],369[6])"*/
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module ice40_resetn
//

module ice40_resetn (output \reset_cnt[7] , output \reset_cnt[6] , output \reset_cnt[5] , 
            output \reset_cnt[4] , output \reset_cnt[3] , output \reset_cnt[2] , 
            output \reset_cnt[1] , output \reset_cnt[0] , input clk, output n14, 
            output \reset_cnt[6]_2 , output n10, input GND_net, input resetn_N_232);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@7(91[11],91[14])"*/
    wire [7:0]n37;
    wire [7:0]reset_cnt;   /* synthesis lineinfo="@4(19[28],19[37])"*/
    
    wire n4613, n7371, n4611, n7368, n4609, n7365, n4607, n7311, 
        n7308, VCC_net, GND_net_c;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i1 (.D(n37[1]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[1]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i1.REGSET = "RESET";
    defparam reset_cnt_570__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i7 (.D(n37[7]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[7]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i7.REGSET = "RESET";
    defparam reset_cnt_570__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(reset_cnt[3]), 
            .B(reset_cnt[1]), .C(reset_cnt[5]), .D(reset_cnt[7]), .Z(n14));   /* synthesis lineinfo="@4(26[20],26[30])"*/
    defparam i6_4_lut.INIT = "0x8000";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i6 (.D(n37[6]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(\reset_cnt[6]_2 ));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i6.REGSET = "RESET";
    defparam reset_cnt_570__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i5 (.D(n37[5]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[5]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i5.REGSET = "RESET";
    defparam reset_cnt_570__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i4 (.D(n37[4]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[4]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i4.REGSET = "RESET";
    defparam reset_cnt_570__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i3 (.D(n37[3]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[3]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i3.REGSET = "RESET";
    defparam reset_cnt_570__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i2 (.D(n37[2]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(reset_cnt[2]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i2.REGSET = "RESET";
    defparam reset_cnt_570__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(reset_cnt[2]), .B(reset_cnt[4]), 
            .Z(n10));   /* synthesis lineinfo="@4(26[20],26[30])"*/
    defparam i2_2_lut.INIT = "0x8888";
    FA2 reset_cnt_570_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(reset_cnt[7]), 
        .D0(n4613), .CI0(n4613), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n7371), .CI1(n7371), .CO0(n7371), .S0(n37[7]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570_add_4_9.INIT0 = "0xc33c";
    defparam reset_cnt_570_add_4_9.INIT1 = "0xc33c";
    FA2 reset_cnt_570_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(reset_cnt[5]), 
        .D0(n4611), .CI0(n4611), .A1(GND_net), .B1(GND_net), .C1(\reset_cnt[6]_2 ), 
        .D1(n7368), .CI1(n7368), .CO0(n7368), .CO1(n4613), .S0(n37[5]), 
        .S1(n37[6]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570_add_4_7.INIT0 = "0xc33c";
    defparam reset_cnt_570_add_4_7.INIT1 = "0xc33c";
    FA2 reset_cnt_570_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(reset_cnt[3]), 
        .D0(n4609), .CI0(n4609), .A1(GND_net), .B1(GND_net), .C1(reset_cnt[4]), 
        .D1(n7365), .CI1(n7365), .CO0(n7365), .CO1(n4611), .S0(n37[3]), 
        .S1(n37[4]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570_add_4_5.INIT0 = "0xc33c";
    defparam reset_cnt_570_add_4_5.INIT1 = "0xc33c";
    FA2 reset_cnt_570_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(reset_cnt[1]), 
        .D0(n4607), .CI0(n4607), .A1(GND_net), .B1(GND_net), .C1(reset_cnt[2]), 
        .D1(n7311), .CI1(n7311), .CO0(n7311), .CO1(n4609), .S0(n37[1]), 
        .S1(n37[2]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570_add_4_3.INIT0 = "0xc33c";
    defparam reset_cnt_570_add_4_3.INIT1 = "0xc33c";
    FA2 reset_cnt_570_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(resetn_N_232), .C1(\reset_cnt[0] ), .D1(n7308), 
        .CI1(n7308), .CO0(n7308), .CO1(n4607), .S1(n37[0]));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570_add_4_1.INIT0 = "0xc33c";
    defparam reset_cnt_570_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_570__i0 (.D(n37[0]), .SP(VCC_net), 
            .CK(clk), .SR(GND_net_c), .Q(\reset_cnt[0] ));   /* synthesis lineinfo="@4(29[20],29[39])"*/
    defparam reset_cnt_570__i0.REGSET = "RESET";
    defparam reset_cnt_570__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule
