Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 13:51:50 2020
| Host         : DESKTOP-BIG8F3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (72)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (72)
--------------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.323        0.000                      0                 1493        0.133        0.000                      0                 1493        4.500        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.323        0.000                      0                 1493        0.133        0.000                      0                 1493        4.500        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_current_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 1.804ns (18.915%)  route 7.733ns (81.085%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.560    14.734    gameMachine/players/M_players_write_data[0]
    SLICE_X63Y70         FDRE                                         r  gameMachine/players/M_current_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.498    14.902    gameMachine/players/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  gameMachine/players/M_current_timer_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)       -0.067    15.058    gameMachine/players/M_current_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_row_red_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 1.804ns (18.950%)  route 7.716ns (81.050%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.542    14.717    gameMachine/players/M_players_write_data[0]
    SLICE_X65Y73         FDRE                                         r  gameMachine/players/M_row_red_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.494    14.898    gameMachine/players/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  gameMachine/players/M_row_red_q_reg[0]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.075    15.046    gameMachine/players/M_row_red_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_row_red_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 1.804ns (18.950%)  route 7.716ns (81.050%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.542    14.717    gameMachine/players/M_players_write_data[0]
    SLICE_X65Y73         FDRE                                         r  gameMachine/players/M_row_red_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.494    14.898    gameMachine/players/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  gameMachine/players/M_row_red_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.063    15.058    gameMachine/players/M_row_red_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_current_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 1.928ns (20.051%)  route 7.688ns (79.949%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.514    14.689    gameMachine/players/M_players_write_data[0]
    SLICE_X64Y74         LUT5 (Prop_lut5_I2_O)        0.124    14.813 r  gameMachine/players/M_current_score_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.813    gameMachine/players/M_current_score_q[0]_i_1_n_0
    SLICE_X64Y74         FDRE                                         r  gameMachine/players/M_current_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.492    14.896    gameMachine/players/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  gameMachine/players/M_current_score_q_reg[0]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.079    15.198    gameMachine/players/M_current_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_row_blue_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 1.804ns (19.191%)  route 7.596ns (80.809%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.423    14.597    gameMachine/players/M_players_write_data[0]
    SLICE_X62Y72         FDRE                                         r  gameMachine/players/M_row_blue_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495    14.899    gameMachine/players/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  gameMachine/players/M_row_blue_q_reg[0]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.075    15.047    gameMachine/players/M_row_blue_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_row_blue_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 1.804ns (19.191%)  route 7.596ns (80.809%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.423    14.597    gameMachine/players/M_players_write_data[0]
    SLICE_X62Y72         FDRE                                         r  gameMachine/players/M_row_blue_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495    14.899    gameMachine/players/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  gameMachine/players/M_row_blue_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.063    15.059    gameMachine/players/M_row_blue_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_rand_register_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.394ns  (logic 1.804ns (19.203%)  route 7.590ns (80.797%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.417    14.591    gameMachine/players/M_players_write_data[0]
    SLICE_X63Y72         FDRE                                         r  gameMachine/players/M_rand_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495    14.899    gameMachine/players/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  gameMachine/players/M_rand_register_q_reg[0]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.067    15.055    gameMachine/players/M_rand_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_pointer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 1.804ns (19.197%)  route 7.593ns (80.803%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.420    14.594    gameMachine/players/M_players_write_data[0]
    SLICE_X61Y72         FDRE                                         r  gameMachine/players/M_pointer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.494    14.898    gameMachine/players/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  gameMachine/players/M_pointer_q_reg[0]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)       -0.067    15.068    gameMachine/players/M_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_row_green_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.804ns (19.227%)  route 7.579ns (80.773%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.446    12.579    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  gameMachine/game_controlunit/M_pointer_q[0]_i_9/O
                         net (fo=2, routed)           0.656    13.359    gameMachine/game_controlunit/M_pointer_q[0]_i_9_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.483 r  gameMachine/game_controlunit/M_pointer_q[0]_i_5/O
                         net (fo=1, routed)           0.567    14.051    gameMachine/players/M_temp_var_q_reg[0]_3
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  gameMachine/players/M_pointer_q[0]_i_1/O
                         net (fo=12, routed)          0.405    14.580    gameMachine/players/M_players_write_data[0]
    SLICE_X64Y72         FDRE                                         r  gameMachine/players/M_row_green_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495    14.899    gameMachine/players/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  gameMachine/players/M_row_green_q_reg[0]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)       -0.031    15.091    gameMachine/players/M_row_green_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/players/M_current_score_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 2.425ns (25.618%)  route 7.041ns (74.382%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613     5.197    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=445, routed)         1.094     6.747    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_11[0]
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.871 f  gameMachine/game_controlunit/M_pointer_q[8]_i_18/O
                         net (fo=2, routed)           0.661     7.531    gameMachine/game_controlunit/M_pointer_q[8]_i_18_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.655 f  gameMachine/game_controlunit/M_pointer_q[8]_i_14/O
                         net (fo=4, routed)           0.661     8.316    gameMachine/game_controlunit/M_pointer_q[8]_i_14_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  gameMachine/game_controlunit/M_pointer_q[8]_i_8/O
                         net (fo=11, routed)          1.132     9.573    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]_3
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  gameMachine/game_controlunit/i__carry_i_12/O
                         net (fo=7, routed)           1.075    10.771    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_4
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.153    10.924 r  gameMachine/game_controlunit/M_pointer_q[4]_i_9/O
                         net (fo=4, routed)           0.881    11.806    gameMachine/game_controlunit/M_pointer_q[4]_i_9_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.327    12.133 r  gameMachine/game_controlunit/M_pointer_q[7]_i_12/O
                         net (fo=3, routed)           0.478    12.611    gameMachine/game_controlunit/M_pointer_q[7]_i_12_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.735 r  gameMachine/game_controlunit/M_pointer_q[7]_i_4/O
                         net (fo=1, routed)           0.433    13.168    gameMachine/game_controlunit/M_pointer_q[7]_i_4_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.292 r  gameMachine/game_controlunit/M_pointer_q[7]_i_1/O
                         net (fo=11, routed)          0.626    13.918    gameMachine/game_controlunit/D[6]
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    14.042 r  gameMachine/game_controlunit/M_current_score_q[8]_i_4/O
                         net (fo=1, routed)           0.000    14.042    gameMachine/game_controlunit/M_current_score_q[8]_i_4_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.440 r  gameMachine/game_controlunit/M_current_score_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.440    gameMachine/game_controlunit/M_current_score_q_reg[8]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.663 r  gameMachine/game_controlunit/M_current_score_q_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.663    gameMachine/players/M_current_score_q_reg[9]_1[8]
    SLICE_X63Y69         FDRE                                         r  gameMachine/players/M_current_score_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.498    14.902    gameMachine/players/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  gameMachine/players/M_current_score_q_reg[9]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.062    15.187    gameMachine/players/M_current_score_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  random/random_number/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  random/random_number/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.080     1.745    random/random_number/M_x_q[9]
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  random/random_number/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    random/random_number/M_w_d[1]
    SLICE_X60Y76         FDRE                                         r  random/random_number/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    random/random_number/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  random/random_number/M_w_q_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.657    random/random_number/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 random/random_number/M_w_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_z_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.582     1.526    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  random/random_number/M_w_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  random/random_number/M_w_q_reg[2]/Q
                         net (fo=2, routed)           0.128     1.795    random/random_number/M_w_q_reg_n_0_[2]
    SLICE_X62Y78         FDSE                                         r  random/random_number/M_z_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.851     2.041    random/random_number/clk_IBUF_BUFG
    SLICE_X62Y78         FDSE                                         r  random/random_number/M_z_q_reg[2]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X62Y78         FDSE (Hold_fdse_C_D)         0.071     1.633    random/random_number/M_z_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  random/random_number/M_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  random/random_number/M_x_q_reg[14]/Q
                         net (fo=4, routed)           0.115     1.780    random/random_number/M_x_q[14]
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  random/random_number/M_w_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.825    random/random_number/M_w_q[6]_i_2_n_0
    SLICE_X60Y76         FDRE                                         r  random/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    random/random_number/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  random/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.121     1.658    random/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 random/random_number/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X59Y76         FDSE                                         r  random/random_number/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  random/random_number/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.123     1.788    random/random_number/M_w_q_reg_n_0_[17]
    SLICE_X59Y77         FDRE                                         r  random/random_number/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.849     2.038    random/random_number/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  random/random_number/M_z_q_reg[17]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.075     1.614    random/random_number/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 random/random_number/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.583     1.527    random/random_number/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  random/random_number/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  random/random_number/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.121     1.789    random/random_number/M_w_q_reg_n_0_[18]
    SLICE_X59Y78         FDRE                                         r  random/random_number/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.039    random/random_number/clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  random/random_number/M_z_q_reg[18]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.075     1.615    random/random_number/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.784%)  route 0.147ns (44.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.579     1.523    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y74         FDSE                                         r  random/random_number/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDSE (Prop_fdse_C_Q)         0.141     1.664 r  random/random_number/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.147     1.811    random/random_number/M_x_q[30]
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  random/random_number/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.856    random/random_number/M_w_q[30]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  random/random_number/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    random/random_number/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  random/random_number/M_w_q_reg[30]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.121     1.677    random/random_number/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 random/random_number/M_z_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_y_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X63Y74         FDSE                                         r  random/random_number/M_z_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  random/random_number/M_z_q_reg[11]/Q
                         net (fo=1, routed)           0.113     1.778    random/random_number/M_z_q[11]
    SLICE_X63Y74         FDRE                                         r  random/random_number/M_y_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.847     2.037    random/random_number/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  random/random_number/M_y_q_reg[11]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.070     1.594    random/random_number/M_y_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 random/random_number/M_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_x_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  random/random_number/M_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  random/random_number/M_y_q_reg[1]/Q
                         net (fo=1, routed)           0.053     1.705    random/random_number/M_y_q[1]
    SLICE_X61Y76         FDSE                                         r  random/random_number/M_x_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  random/random_number/M_x_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X61Y76         FDSE (Hold_fdse_C_D)        -0.007     1.517    random/random_number/M_x_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.870%)  route 0.135ns (42.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    random/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  random/random_number/M_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  random/random_number/M_x_q_reg[14]/Q
                         net (fo=4, routed)           0.135     1.800    random/random_number/M_x_q[14]
    SLICE_X60Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.845 r  random/random_number/M_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.845    random/random_number/M_w_q[14]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  random/random_number/M_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    random/random_number/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  random/random_number/M_w_q_reg[14]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X60Y75         FDRE (Hold_fdre_C_D)         0.120     1.656    random/random_number/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.477%)  route 0.138ns (42.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.583     1.527    random/random_number/clk_IBUF_BUFG
    SLICE_X63Y77         FDSE                                         r  random/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  random/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.138     1.805    random/random_number/M_x_q[16]
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  random/random_number/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.850    random/random_number/M_w_q[27]_i_1_n_0
    SLICE_X64Y77         FDRE                                         r  random/random_number/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    random/random_number/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  random/random_number/M_w_q_reg[27]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.120     1.660    random/random_number/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   gameMachine/players/M_pointer_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   gameMachine/players/M_pointer_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   gameMachine/players/M_pointer_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   gameMachine/players/M_pointer_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   gameMachine/players/M_pointer_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   gameMachine/players/M_pointer_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y62   gameMachine/slow_timer_2/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C



