# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" \
"../../../../fifo.v" \
"../../../../tb_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
