# ---------------------------------------------------------------------
# file    : synth.conf
# comment : setup for CMOS65LP from ST-Microelectronics
# author  : D. Bol
# date    : October 2014
# ---------------------------------------------------------------------

# Create output folders
exec mkdir -p reports/
exec mkdir -p output/

# Path setup
set SYNOPSYS_INSTALL   	[getenv "SYNOPSYS"]
set TECHNO_DIR 			"/export/home/msp/SleepRunner/mcu/lib_charac/outputs/C28SOI_SC_8_COREPBP16_LL_TT_0.40V_0.00V_1.00V_-2.00V_25C"
#set TECHNO_DIR 			"/dir/TECHNOLOGY/cds2012/cmos065_536"

# =================================================
# General configuration settings.                   
# =================================================

set hdlin_check_no_latch true
set compile_fix_multiple_port_nets true

set verilogout_write_components true
set verilogout_architecture_name "structural"
set verilogout_no_tri true
set bus_naming_style {%s[%d]}

define_design_lib WORK -path ./WORK

# =================================================
# Libraries for the synthesis :
# - standard cells (CORE)
# - hard macros (SPHD = single-port high-density SRAM)
# - architectural libraries (DesignWare)           
# =================================================
#read_lib /export/home/msp/SleepRunner/mcu/lib_charac/outputs/C28SOI_SC_8_COREPBP16_LL_TT_0.40V_0.00V_1.00V_-2.00V_25C.lib
set target_library [list /users/deprezd/Documents/TFE/lib/C28SOI_SC_8_COREPBP16_LL.db]
#set target_library [list 	/dir/TECHNOLOGY/cds2012/cmos065_536/CORE65LPSVT_5.1/libs/CORE65LPSVT_nom_1.20V_25C.db]
set synthetic_library [list dw_foundation.sldb]
set synlib_wait_for_design_license [list "DesignWare-Foundation"]
set link_library [concat  [concat  "*" $target_library] $synthetic_library]
set symbol_library [list generic.sdb]


