# CS-552-Unpipelined-Microprocessor-Project
A complete functional design of an unpipelined microprocessor based on MIPS R2000 written in Verilog.
