These files are needed to build the base image for the RFSoC 2x2. The following IP Cores were obtained 
from https://github.com/Xilinx/RFSoC2x2-PYNQ.git git repository:

    1) address_remap_1.0
    2) amplitude_controller_1.0
    3) binary_latch_counter_1.0
    4) dff_en_reset_vector_1.0
    5) io_switch_1.1
    6) packet_generator_1.0

AXI4_Stream_Synchonizer_1.0 was writen by Brian G. Shea and is considered Open Source free to use so
long as copyright infomation is maintained.
