mmc: sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-514.el7
Rebuild_CHGLOG: - [mmc] sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail (Don Zickus) [1127975 1277866 1280133 1286932 1297039]
Rebuild_FUZZ: 96.18%
commit-author Eric Ernst <eric.ernst@linux.intel.com>
commit d052068a0ba43273eb9cfe32460e9445ef75fdc5
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-514.el7/d052068a.failed

This patch adds intel_mid clovertrail SDIO and eMMC device
IDs to the sdhci-pci driver.

	Signed-off-by: Eric Ernst <eric.ernst@linux.intel.com>
	Signed-off-by: David Cohen <david.a.cohen@linux.intel.com>
	Signed-off-by: Chris Ball <cjb@laptop.org>
(cherry picked from commit d052068a0ba43273eb9cfe32460e9445ef75fdc5)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/mmc/host/sdhci-pci.c
diff --cc drivers/mmc/host/sdhci-pci.c
index 2ea490da47ee,8f753811fc7a..000000000000
--- a/drivers/mmc/host/sdhci-pci.c
+++ b/drivers/mmc/host/sdhci-pci.c
@@@ -27,8 -27,79 +27,84 @@@
  #include <linux/mmc/sdhci-pci-data.h>
  
  #include "sdhci.h"
++<<<<<<< HEAD
 +#include "sdhci-pci.h"
 +#include "sdhci-pci-o2micro.h"
++=======
+ 
+ /*
+  * PCI device IDs
+  */
+ #define PCI_DEVICE_ID_INTEL_PCH_SDIO0	0x8809
+ #define PCI_DEVICE_ID_INTEL_PCH_SDIO1	0x880a
+ #define PCI_DEVICE_ID_INTEL_BYT_EMMC	0x0f14
+ #define PCI_DEVICE_ID_INTEL_BYT_SDIO	0x0f15
+ #define PCI_DEVICE_ID_INTEL_BYT_SD	0x0f16
+ #define PCI_DEVICE_ID_INTEL_BYT_EMMC2	0x0f50
+ #define PCI_DEVICE_ID_INTEL_MRFL_MMC	0x1190
+ #define PCI_DEVICE_ID_INTEL_CLV_SDIO0	0x08f9
+ #define PCI_DEVICE_ID_INTEL_CLV_SDIO1	0x08fa
+ #define PCI_DEVICE_ID_INTEL_CLV_SDIO2	0x08fb
+ #define PCI_DEVICE_ID_INTEL_CLV_EMMC0	0x08e5
+ #define PCI_DEVICE_ID_INTEL_CLV_EMMC1	0x08e6
+ 
+ /*
+  * PCI registers
+  */
+ 
+ #define PCI_SDHCI_IFPIO			0x00
+ #define PCI_SDHCI_IFDMA			0x01
+ #define PCI_SDHCI_IFVENDOR		0x02
+ 
+ #define PCI_SLOT_INFO			0x40	/* 8 bits */
+ #define  PCI_SLOT_INFO_SLOTS(x)		((x >> 4) & 7)
+ #define  PCI_SLOT_INFO_FIRST_BAR_MASK	0x07
+ 
+ #define MAX_SLOTS			8
+ 
+ struct sdhci_pci_chip;
+ struct sdhci_pci_slot;
+ 
+ struct sdhci_pci_fixes {
+ 	unsigned int		quirks;
+ 	unsigned int		quirks2;
+ 	bool			allow_runtime_pm;
+ 
+ 	int			(*probe) (struct sdhci_pci_chip *);
+ 
+ 	int			(*probe_slot) (struct sdhci_pci_slot *);
+ 	void			(*remove_slot) (struct sdhci_pci_slot *, int);
+ 
+ 	int			(*suspend) (struct sdhci_pci_chip *);
+ 	int			(*resume) (struct sdhci_pci_chip *);
+ };
+ 
+ struct sdhci_pci_slot {
+ 	struct sdhci_pci_chip	*chip;
+ 	struct sdhci_host	*host;
+ 	struct sdhci_pci_data	*data;
+ 
+ 	int			pci_bar;
+ 	int			rst_n_gpio;
+ 	int			cd_gpio;
+ 	int			cd_irq;
+ 
+ 	void (*hw_reset)(struct sdhci_host *host);
+ };
+ 
+ struct sdhci_pci_chip {
+ 	struct pci_dev		*pdev;
+ 
+ 	unsigned int		quirks;
+ 	unsigned int		quirks2;
+ 	bool			allow_runtime_pm;
+ 	const struct sdhci_pci_fixes *fixes;
+ 
+ 	int			num_slots;	/* Slots on controller */
+ 	struct sdhci_pci_slot	*slots[MAX_SLOTS]; /* Pointers to host slots */
+ };
+ 
++>>>>>>> d052068a0ba4 (mmc: sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail)
  
  /*****************************************************************************\
   *                                                                           *
@@@ -794,6 -960,62 +870,65 @@@ static const struct pci_device_id pci_i
  	},
  
  	{
++<<<<<<< HEAD
++=======
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_BYT_EMMC2,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_byt_emmc,
+ 	},
+ 
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_CLV_SDIO0,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mfd_sd,
+ 	},
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_CLV_SDIO1,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mfd_sdio,
+ 	},
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_CLV_SDIO2,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mfd_sdio,
+ 	},
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_CLV_EMMC0,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mfd_emmc,
+ 	},
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_CLV_EMMC1,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mfd_emmc,
+ 	},
+ 
+ 	{
+ 		.vendor		= PCI_VENDOR_ID_INTEL,
+ 		.device		= PCI_DEVICE_ID_INTEL_MRFL_MMC,
+ 		.subvendor	= PCI_ANY_ID,
+ 		.subdevice	= PCI_ANY_ID,
+ 		.driver_data	= (kernel_ulong_t)&sdhci_intel_mrfl_mmc,
+ 	},
+ 	{
++>>>>>>> d052068a0ba4 (mmc: sdhci-pci: Add SDIO/MMC device ID support for Intel Clovertrail)
  		.vendor		= PCI_VENDOR_ID_O2,
  		.device		= PCI_DEVICE_ID_O2_8120,
  		.subvendor	= PCI_ANY_ID,
* Unmerged path drivers/mmc/host/sdhci-pci.c
