library ieee;
use ieee.std_logic_1164.all; 

entity ffd is 
port (d, clock:in std_logic;
	  q: out std_logic);
end ffd;

architecture behavior of ffd is begin
process (clock)
begin
if clock'event and clock = '1' then
	q <= d;
end if; 
end process;
end behavior;


	  
		