/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [19:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  reg [10:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [34:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = in_data[76] ? celloutsig_0_11z : celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_14z ? celloutsig_0_14z : celloutsig_0_12z;
  assign celloutsig_1_5z = ~(in_data[114] & celloutsig_1_2z[19]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_1z[6]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | in_data[118]) & celloutsig_1_5z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z[0] | celloutsig_1_0z) & celloutsig_1_7z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z) & (celloutsig_1_2z[12] | celloutsig_1_8z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[37]) & (in_data[65] | in_data[88]));
  assign celloutsig_0_12z = ~((celloutsig_0_2z[9] | in_data[49]) & (celloutsig_0_2z[8] | celloutsig_0_8z[0]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_7z[0]) & (in_data[89] | celloutsig_0_6z));
  assign celloutsig_0_25z = ~((celloutsig_0_10z[4] | celloutsig_0_16z[6]) & (celloutsig_0_9z | celloutsig_0_24z));
  assign celloutsig_1_1z = in_data[175:141] + in_data[149:115];
  assign celloutsig_1_12z = celloutsig_1_6z / { 1'h1, in_data[138:137], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_10z[6:5], celloutsig_0_7z, celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[5:3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_19z[17:6], celloutsig_0_6z } / { 1'h1, in_data[80:75], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[152:148] == in_data[109:105];
  assign celloutsig_0_11z = in_data[54:46] == { celloutsig_0_5z[13:6], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_21z[4:0], celloutsig_0_13z } == { celloutsig_0_19z[19:15], celloutsig_0_23z };
  assign celloutsig_0_17z = celloutsig_0_2z[11:0] <= { celloutsig_0_8z[1], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_48z = { celloutsig_0_30z[10:1], celloutsig_0_14z, celloutsig_0_36z } && { celloutsig_0_10z[10:1], celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_20z = ! { celloutsig_0_19z[16:6], celloutsig_0_15z };
  assign celloutsig_0_23z = ! celloutsig_0_16z[5:0];
  assign celloutsig_1_3z = { celloutsig_1_2z[16:10], celloutsig_1_0z } || in_data[135:128];
  assign celloutsig_1_4z = in_data[148:137] || { celloutsig_1_2z[12:2], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } || { celloutsig_0_5z[9], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_5z[7:4], celloutsig_0_3z, celloutsig_0_12z } || { celloutsig_0_2z[17:13], celloutsig_0_13z };
  assign celloutsig_0_27z = { in_data[42:35], celloutsig_0_7z, celloutsig_0_14z } || { celloutsig_0_2z[10:6], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_7z[0], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[169:151], celloutsig_1_0z } % { 1'h1, in_data[176:160], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_14z = { in_data[179:166], celloutsig_1_13z } % { 1'h1, celloutsig_1_6z[3:1], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_7z = in_data[80:77] % { 1'h1, celloutsig_0_2z[12:11], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_5z[13:5], celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[3:0], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_24z = & { celloutsig_0_17z, celloutsig_0_15z, in_data[77:76] };
  assign celloutsig_0_0z = in_data[76] & in_data[2];
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_36z = celloutsig_0_2z[3] & celloutsig_0_19z[2];
  assign celloutsig_0_22z = celloutsig_0_15z & celloutsig_0_0z;
  assign celloutsig_0_31z = ~^ { celloutsig_0_30z[5:4], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_49z = ~^ { celloutsig_0_29z[0], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_23z };
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[7:2];
  assign celloutsig_0_9z = ~^ celloutsig_0_8z[2:0];
  assign celloutsig_1_6z = { celloutsig_1_2z[5:0], celloutsig_1_0z } >> { celloutsig_1_2z[7:3], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[31:28], celloutsig_0_6z } >> in_data[60:56];
  assign celloutsig_0_2z = { in_data[80:64], celloutsig_0_0z, celloutsig_0_1z } >> { in_data[27:12], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_30z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_5z = { in_data[65:56], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_0_19z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_19z = { in_data[65:47], celloutsig_0_12z };
  assign celloutsig_0_4z = ~((in_data[48] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[69]));
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_14z[6]) | (celloutsig_1_1z[33] & celloutsig_1_7z));
  assign celloutsig_0_28z = ~((in_data[16] & celloutsig_0_26z) | (celloutsig_0_26z & celloutsig_0_7z[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
