
---------- Begin Simulation Statistics ----------
final_tick                               117981199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701840                       # Number of bytes of host memory used
host_op_rate                                   311518                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1860.47                       # Real time elapsed on the host
host_tick_rate                               63414854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303282190                       # Number of instructions simulated
sim_ops                                     579567932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117981                       # Number of seconds simulated
sim_ticks                                117981199500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             72792713                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1785559                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          79319421                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           38840169                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        72792713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         33952544                       # Number of indirect misses.
system.cpu.branchPred.lookups                86625357                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3753516                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       644117                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 451131161                       # number of cc regfile reads
system.cpu.cc_regfile_writes                230186983                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1791384                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   70536460                       # Number of branches committed
system.cpu.commit.bw_lim_events              32666006                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           62674                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       126613213                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            303282190                       # Number of instructions committed
system.cpu.commit.committedOps              579567932                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    218514088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.652314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.879661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     75946599     34.76%     34.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     31939711     14.62%     49.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16939127      7.75%     57.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29208035     13.37%     70.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     12116015      5.54%     76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8582783      3.93%     79.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4390845      2.01%     81.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6724967      3.08%     85.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     32666006     14.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    218514088                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15152672                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2791344                       # Number of function calls committed.
system.cpu.commit.int_insts                 571849134                       # Number of committed integer instructions.
system.cpu.commit.loads                      64091016                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      1468360      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        465170585     80.26%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2967004      0.51%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           350035      0.06%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1068262      0.18%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         1200082      0.21%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          800128      0.14%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        1950238      0.34%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       100000      0.02%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       918249      0.16%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       150000      0.03%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt        50000      0.01%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        59040626     10.19%     92.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       36019172      6.21%     98.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      5050390      0.87%     99.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3264241      0.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         579567932                       # Class of committed instruction
system.cpu.commit.refs                      103374429                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   303282190                       # Number of Instructions Simulated
system.cpu.committedOps                     579567932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.778029                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.778029                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              46536420                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              771836368                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65234039                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 114758007                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2771885                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6600102                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    94528100                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        622510                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    69760295                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2078                       # TLB misses on write requests
system.cpu.fetch.Branches                    86625357                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  64378830                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     160453273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                963582                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      404565678                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 5852                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         61446                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 5543770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.367115                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           72607914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           42593685                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.714535                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          235900453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.386846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.489052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                103700712     43.96%     43.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6768532      2.87%     46.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8349089      3.54%     50.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15214545      6.45%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6390853      2.71%     59.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10454421      4.43%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9014555      3.82%     67.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 10136569      4.30%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 65871177     27.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            235900453                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  35013775                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 30310345                       # number of floating regfile writes
system.cpu.idleCycles                           61947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2244801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 76608982                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.017852                       # Inst execution rate
system.cpu.iew.exec_refs                    164289149                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   69760290                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                16224683                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              96896193                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              67645                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            718324                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             73457901                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           737008481                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              94528859                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4312610                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             712099562                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 236782                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                457551                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2771885                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                674027                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          8191355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        19234                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4500                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       186791                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     32805177                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     34174488                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4500                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1255242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         989559                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 772284636                       # num instructions consuming a value
system.cpu.iew.wb_count                     697957219                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623198                       # average fanout of values written-back
system.cpu.iew.wb_producers                 481286049                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.957917                       # insts written-back per cycle
system.cpu.iew.wb_sent                      710662699                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1046380614                       # number of integer regfile reads
system.cpu.int_regfile_writes               523165592                       # number of integer regfile writes
system.cpu.ipc                               1.285299                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.285299                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          13199416      1.84%      1.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             527803571     73.67%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3090458      0.43%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                350051      0.05%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1160084      0.16%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              1200092      0.17%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               800128      0.11%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1950245      0.27%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          100000      0.01%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          939940      0.13%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         150000      0.02%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt          50000      0.01%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             69730351      9.73%     86.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            46796190      6.53%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        25652423      3.58%     96.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       23438659      3.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              716412172                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                62695197                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           118937117                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     53582267                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          100861506                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17340381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024204                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7474807     43.11%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 530452      3.06%     46.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2682588     15.47%     61.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           5563546     32.08%     93.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1088976      6.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              657857940                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1567484933                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    644374952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         793591864                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  736784890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 716412172                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              223591                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       157440548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            356872                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         160917                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     98729486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     235900453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.036926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.470032                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            57347206     24.31%     24.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22292642      9.45%     33.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29962989     12.70%     46.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24919621     10.56%     57.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28173873     11.94%     68.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            24855601     10.54%     79.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23469325      9.95%     89.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            17388326      7.37%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7490870      3.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       235900453                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.036129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    64390328                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         11563                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           3857296                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3909579                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             96896193                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            73457901                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               318749240                       # number of misc regfile reads
system.cpu.numCycles                        235962400                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                22031969                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             669888963                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                9586880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 68838894                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13423                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                166228                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1994191801                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              755041948                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           835249605                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 116676349                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               14053156                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2771885                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              24590608                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                165360642                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          37644403                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       1122098075                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         990748                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              65889                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  36735478                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          65887                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    879328227                       # The number of ROB reads
system.cpu.rob.rob_writes                  1429798393                       # The number of ROB writes
system.cpu.timesIdled                            2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                 50210                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        235141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       713473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1428675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            939                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              62652                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85824                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23214                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63451                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62652                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       361244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       361244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13563328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13563328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13563328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126103                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126103    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126103                       # Request fanout histogram
system.membus.reqLayer2.occupancy           615852000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          667581500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            513716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       454498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       300178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           201485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          201485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        300883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       212834                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       901941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1241933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2143874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38467712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     50111488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               88579200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          109853                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5492928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           825053                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 824108     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    945      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             825053                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1383188500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         621478500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         451323000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               300021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               289075                       # number of demand (read+write) hits
system.l2.demand_hits::total                   589096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              300021                       # number of overall hits
system.l2.overall_hits::.cpu.data              289075                       # number of overall hits
system.l2.overall_hits::total                  589096                       # number of overall hits
system.l2.demand_misses::.cpu.inst                860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125244                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126104                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               860                       # number of overall misses
system.l2.overall_misses::.cpu.data            125244                       # number of overall misses
system.l2.overall_misses::total                126104                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10204404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10274670000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70265500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10204404500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10274670000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           300881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           414319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               715200                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          300881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          414319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              715200                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176320                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176320                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81704.069767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81476.194468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81477.748525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81704.069767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81476.194468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81477.748525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               85825                       # number of writebacks
system.l2.writebacks::total                     85825                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61675500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8951964500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9013640000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61675500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8951964500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9013640000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176320                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71715.697674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71476.194468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71477.827825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71715.697674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71476.194468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71477.827825                       # average overall mshr miss latency
system.l2.replacements                         109851                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       368673                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           368673                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       368673                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       368673                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       300177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           300177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       300177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       300177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            138034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           63451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63451                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5152643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5152643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        201485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            201485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.314917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81206.647649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81206.647649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        63451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4518133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4518133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.314917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71206.647649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71206.647649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         300021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             300021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70265500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70265500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       300881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         300881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81704.069767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81704.069767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61675500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61675500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71715.697674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71715.697674                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        151041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            151041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5051761500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5051761500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       212834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        212834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.290334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.290334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81752.973638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81752.973638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4433831500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4433831500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.290334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.290334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71752.973638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71752.973638                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14173.760488                       # Cycle average of tags in use
system.l2.tags.total_refs                     1428543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.316537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.061943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       190.680443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13968.018102                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.852540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865098                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10918                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11555587                       # Number of tag accesses
system.l2.tags.data_accesses                 11555587                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8015616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8070592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5492736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5492736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        85824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85824                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            465973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67939774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68405746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       465973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           465973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46556028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46556028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46556028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           465973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67939774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114961774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     85824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    125150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.061974284500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5133                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              361120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80837                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126103                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85824                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126103                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     94                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1466615500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  630045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3829284250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11638.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30388.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126103                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  113572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    453.076954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   306.671835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.243752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4370     14.61%     14.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6213     20.77%     35.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6889     23.03%     58.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1222      4.09%     62.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1643      5.49%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1314      4.39%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1010      3.38%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          854      2.85%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6399     21.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.548802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.572649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    237.137248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5127     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.688437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3316     64.61%     64.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      1.31%     65.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1646     32.07%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               92      1.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8064576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5491008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8070592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5492736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        68.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117981180500                       # Total gap between requests
system.mem_ctrls.avgGap                     556706.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8009600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5491008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 465972.546753095230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67888782.568276911974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46541381.366443902254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       125244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        85824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26292000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3802992250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2213052103750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30607.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30364.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25785935.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            105400680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55999020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           450712500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          223556940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9313025280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18742518840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29521607040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58412820300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        495.102784                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76532801250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3939520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37508878250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108270960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57524610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           448991760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224282520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9313025280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18015388650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30133927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58301410980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.158486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78124044750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3939520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35917634750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     64077626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64077626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64077626                       # number of overall hits
system.cpu.icache.overall_hits::total        64077626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       301204                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         301204                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       301204                       # number of overall misses
system.cpu.icache.overall_misses::total        301204                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3989397500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3989397500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3989397500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3989397500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64378830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64378830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64378830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64378830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004679                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13244.835726                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13244.835726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13244.835726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13244.835726                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          742                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       300178                       # number of writebacks
system.cpu.icache.writebacks::total            300178                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          321                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          321                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       300883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       300883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       300883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       300883                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3671820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3671820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3671820500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3671820500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12203.482749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12203.482749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12203.482749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12203.482749                       # average overall mshr miss latency
system.cpu.icache.replacements                 300178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     64077626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64077626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       301204                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        301204                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3989397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3989397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64378830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64378830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13244.835726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13244.835726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          321                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          321                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       300883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       300883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3671820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3671820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12203.482749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12203.482749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           609.410775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64378508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            300882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            213.965967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   609.410775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.595128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          704                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         129058542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        129058542                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    119326087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119326087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124200854                       # number of overall hits
system.cpu.dcache.overall_hits::total       124200854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         482986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       612074                       # number of overall misses
system.cpu.dcache.overall_misses::total        612074                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18279760494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18279760494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18279760494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18279760494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    119809073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119809073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124812928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124812928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37847.392044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37847.392044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29865.278535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29865.278535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4881                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.986486                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       368673                       # number of writebacks
system.cpu.dcache.writebacks::total            368673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       152566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       152566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       152566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       152566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       330420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       330420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       414319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       414319                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11737830494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11737830494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13868387994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13868387994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35523.970988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35523.970988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33472.729935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33472.729935                       # average overall mshr miss latency
system.cpu.dcache.replacements                 413295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     80244160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        80244160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       281497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        281497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11168140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11168140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     80525657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     80525657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39674.099546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39674.099546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       152562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       152562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       128935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       128935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4827962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4827962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37444.933494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37444.933494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39081927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39081927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       201489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       201489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7111620494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7111620494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35295.328747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35295.328747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       201485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       201485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6909867994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6909867994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34294.701809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34294.701809                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      4874767                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       4874767                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       129088                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       129088                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      5003855                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      5003855                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025798                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025798                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        83899                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        83899                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2130557500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2130557500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25394.313401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25394.313401                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117981199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.573527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124615173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            414319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            300.771080                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.573527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         250040175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        250040175                       # Number of data accesses

---------- End Simulation Statistics   ----------
