NDFramePage.OnPageTitleLoaded("SystemVerilogModule:axis_1553","axis_1553");NDSummary.OnSummaryLoaded("SystemVerilogModule:axis_1553",[["SystemVerilog","SystemVerilog"]],[["Modules","Module"],["Variables","Variable"]],[[27,0,0,"axis_1553"],[28,0,1,"BASE_1553_CLOCK_RATE","BASE_1553_CLOCK_RATE"],[29,0,1,"BASE_1553_SAMPLE_RATE","BASE_1553_SAMPLE_RATE"],[30,0,1,"SAMPLES_PER_MHZ","SAMPLES_PER_MHZ"],[31,0,1,"cycles_per_mhz","cycles_per_mhz"],[32,0,1,"BIT_RATE_PER_MHZ","BIT_RATE_PER_MHZ"],[33,0,1,"DELAY_TIME","DELAY_TIME"],[34,0,1,"SYNC_BITS_PER_TRANS","SYNC_BITS_PER_TRANS"],[35,0,1,"SYNTH_SYNC_BITS_PER_TRANS","SYNTH_SYNC_BITS_PER_TRANS"],[36,0,1,"PARITY_BITS_PER_TRANS","PARITY_BITS_PER_TRANS"],[37,0,1,"SYNTH_PARITY_BITS_PER_TRANS","SYNTH_PARITY_BITS_PER_TRANS"],[38,0,1,"DATA_BITS_PER_TRANS","DATA_BITS_PER_TRANS"],[39,0,1,"SYNTH_DATA_BITS_PER_TRANS","SYNTH_DATA_BITS_PER_TRANS"],[40,0,1,"BITS_PER_TRANS","BITS_PER_TRANS"],[41,0,1,"TOTAL_BITS_PER_TRANS","TOTAL_BITS_PER_TRANS"],[42,0,1,"SYNTH_BITS_PER_TRANS","SYNTH_BITS_PER_TRANS"],[43,0,1,"TOTAL_SYNTH_BITS_PER_TRANS","TOTAL_SYNTH_BITS_PER_TRANS"],[44,0,1,"TOTAL_SYNTH_BYTES_PER_TRANS","TOTAL_SYNTH_BYTES_PER_TRANS"],[45,0,1,"BIT_PATTERN","BIT_PATTERN"],[46,0,1,"SYNTH_CLK","SYNTH_CLK"],[47,0,1,"SYNC_CMD_STAT","SYNC_CMD_STAT"],[48,0,1,"SYNC_DATA","SYNC_DATA"],[49,0,1,"CMD_DATA","CMD_DATA"],[50,0,1,"CMD_DATA","CMD_DATA(2)"]]);