{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669832046017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669832046017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 23:44:05 2022 " "Processing started: Wed Nov 30 23:44:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669832046017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832046017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832046017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669832046602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669832046602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_checker-zero_checker_bhv " "Found design unit 1: zero_checker-zero_checker_bhv" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_checker " "Found entity 1: zero_checker" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se8-se8_bhv " "Found design unit 3: se8-se8_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "3 se8 " "Found entity 3: se8" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-arch " "Found design unit 1: RF-arch" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_blk-mem_blk_bhv " "Found design unit 1: mem_blk-mem_blk_bhv" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_blk " "Found entity 1: mem_blk" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_bhv " "Found design unit 1: IR-IR_bhv" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-bhv " "Found design unit 1: DATAPATH-bhv" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_MUX-arch " "Found design unit 1: T2_MUX-arch" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_MUX " "Found entity 1: T2_MUX" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1_MUX-arch " "Found design unit 1: T1_MUX-arch" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1_MUX " "Found entity 1: T1_MUX" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056212 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056212 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832056212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669832056243 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PLUS1 DATAPATH.vhdl(285) " "VHDL Signal Declaration warning at DATAPATH.vhdl(285): used explicit default value for signal \"PLUS1\" because signal was never assigned a value" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 285 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUA_MUX ALUA_MUX:ALU_A " "Elaborating entity \"ALUA_MUX\" for hierarchy \"ALUA_MUX:ALU_A\"" {  } { { "DATAPATH.vhdl" "ALU_A" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUB_MUX ALUB_MUX:ALU_B " "Elaborating entity \"ALUB_MUX\" for hierarchy \"ALUB_MUX:ALU_B\"" {  } { { "DATAPATH.vhdl" "ALU_B" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_P " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_P\"" {  } { { "DATAPATH.vhdl" "ALU_P" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(27) " "VHDL Process Statement warning at ALU.vhdl(27): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(28) " "VHDL Process Statement warning at ALU.vhdl(28): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(42) " "VHDL Process Statement warning at ALU.vhdl(42): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(43) " "VHDL Process Statement warning at ALU.vhdl(43): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(44) " "VHDL Process Statement warning at ALU.vhdl(44): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(49) " "VHDL Process Statement warning at ALU.vhdl(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_init ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"C_init\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op1 ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"op1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[0\] ALU.vhdl(22) " "Inferred latch for \"op1\[0\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[1\] ALU.vhdl(22) " "Inferred latch for \"op1\[1\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[2\] ALU.vhdl(22) " "Inferred latch for \"op1\[2\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[3\] ALU.vhdl(22) " "Inferred latch for \"op1\[3\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[4\] ALU.vhdl(22) " "Inferred latch for \"op1\[4\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[5\] ALU.vhdl(22) " "Inferred latch for \"op1\[5\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[6\] ALU.vhdl(22) " "Inferred latch for \"op1\[6\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[7\] ALU.vhdl(22) " "Inferred latch for \"op1\[7\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[8\] ALU.vhdl(22) " "Inferred latch for \"op1\[8\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[9\] ALU.vhdl(22) " "Inferred latch for \"op1\[9\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[10\] ALU.vhdl(22) " "Inferred latch for \"op1\[10\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[11\] ALU.vhdl(22) " "Inferred latch for \"op1\[11\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[12\] ALU.vhdl(22) " "Inferred latch for \"op1\[12\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[13\] ALU.vhdl(22) " "Inferred latch for \"op1\[13\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[14\] ALU.vhdl(22) " "Inferred latch for \"op1\[14\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[15\] ALU.vhdl(22) " "Inferred latch for \"op1\[15\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_init ALU.vhdl(22) " "Inferred latch for \"C_init\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|ALU:ALU_P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_D " "Elaborating entity \"IR\" for hierarchy \"IR:IR_D\"" {  } { { "DATAPATH.vhdl" "IR_D" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_IN IR.vhdl(27) " "VHDL Process Statement warning at IR.vhdl(27): signal \"IR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_IN07 IR.vhdl(29) " "VHDL Process Statement warning at IR.vhdl(29): signal \"IR_IN07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_store IR.vhdl(24) " "VHDL Process Statement warning at IR.vhdl(24): inferring latch(es) for signal or variable \"IR_store\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[0\] IR.vhdl(24) " "Inferred latch for \"IR_store\[0\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[1\] IR.vhdl(24) " "Inferred latch for \"IR_store\[1\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[2\] IR.vhdl(24) " "Inferred latch for \"IR_store\[2\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[3\] IR.vhdl(24) " "Inferred latch for \"IR_store\[3\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[4\] IR.vhdl(24) " "Inferred latch for \"IR_store\[4\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[5\] IR.vhdl(24) " "Inferred latch for \"IR_store\[5\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[6\] IR.vhdl(24) " "Inferred latch for \"IR_store\[6\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[7\] IR.vhdl(24) " "Inferred latch for \"IR_store\[7\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[8\] IR.vhdl(24) " "Inferred latch for \"IR_store\[8\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[9\] IR.vhdl(24) " "Inferred latch for \"IR_store\[9\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[10\] IR.vhdl(24) " "Inferred latch for \"IR_store\[10\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[11\] IR.vhdl(24) " "Inferred latch for \"IR_store\[11\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[12\] IR.vhdl(24) " "Inferred latch for \"IR_store\[12\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[13\] IR.vhdl(24) " "Inferred latch for \"IR_store\[13\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[14\] IR.vhdl(24) " "Inferred latch for \"IR_store\[14\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[15\] IR.vhdl(24) " "Inferred latch for \"IR_store\[15\]\" at IR.vhdl(24)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 "|DATAPATH|IR:IR_D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "DATAPATH.vhdl" "RF1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056261 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(84) " "VHDL Process Statement warning at RF.vhdl(84): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(87) " "VHDL Process Statement warning at RF.vhdl(87): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(90) " "VHDL Process Statement warning at RF.vhdl(90): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(93) " "VHDL Process Statement warning at RF.vhdl(93): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(96) " "VHDL Process Statement warning at RF.vhdl(96): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(99) " "VHDL Process Statement warning at RF.vhdl(99): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(102) " "VHDL Process Statement warning at RF.vhdl(102): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(105) " "VHDL Process Statement warning at RF.vhdl(105): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(109) " "VHDL Process Statement warning at RF.vhdl(109): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(112) " "VHDL Process Statement warning at RF.vhdl(112): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(115) " "VHDL Process Statement warning at RF.vhdl(115): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(118) " "VHDL Process Statement warning at RF.vhdl(118): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(121) " "VHDL Process Statement warning at RF.vhdl(121): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(124) " "VHDL Process Statement warning at RF.vhdl(124): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(127) " "VHDL Process Statement warning at RF.vhdl(127): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(130) " "VHDL Process Statement warning at RF.vhdl(130): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp1 RF.vhdl(81) " "VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable \"RF_DA_temp1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp2 RF.vhdl(81) " "VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable \"RF_DA_temp2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[0\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[0\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[1\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[1\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[2\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[2\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[3\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[3\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[4\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[4\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[5\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[5\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[6\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[6\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[7\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[7\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[8\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[8\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[9\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[9\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[10\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[10\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[11\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[11\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[12\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[12\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[13\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[13\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[14\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[14\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[15\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[15\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[0\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[0\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[1\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[1\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[2\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[2\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[3\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[3\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[4\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[4\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[5\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[5\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[6\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[6\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[7\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[7\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[8\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[8\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[9\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[9\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[10\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[10\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[11\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[11\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[12\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[12\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[13\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[13\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[14\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[14\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[15\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[15\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[0\] RF.vhdl(35) " "Inferred latch for \"R7\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[1\] RF.vhdl(35) " "Inferred latch for \"R7\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[2\] RF.vhdl(35) " "Inferred latch for \"R7\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[3\] RF.vhdl(35) " "Inferred latch for \"R7\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[4\] RF.vhdl(35) " "Inferred latch for \"R7\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[5\] RF.vhdl(35) " "Inferred latch for \"R7\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[6\] RF.vhdl(35) " "Inferred latch for \"R7\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[7\] RF.vhdl(35) " "Inferred latch for \"R7\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[8\] RF.vhdl(35) " "Inferred latch for \"R7\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[9\] RF.vhdl(35) " "Inferred latch for \"R7\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[10\] RF.vhdl(35) " "Inferred latch for \"R7\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[11\] RF.vhdl(35) " "Inferred latch for \"R7\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[12\] RF.vhdl(35) " "Inferred latch for \"R7\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[13\] RF.vhdl(35) " "Inferred latch for \"R7\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[14\] RF.vhdl(35) " "Inferred latch for \"R7\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[15\] RF.vhdl(35) " "Inferred latch for \"R7\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[0\] RF.vhdl(35) " "Inferred latch for \"R6\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[1\] RF.vhdl(35) " "Inferred latch for \"R6\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[2\] RF.vhdl(35) " "Inferred latch for \"R6\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[3\] RF.vhdl(35) " "Inferred latch for \"R6\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[4\] RF.vhdl(35) " "Inferred latch for \"R6\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[5\] RF.vhdl(35) " "Inferred latch for \"R6\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[6\] RF.vhdl(35) " "Inferred latch for \"R6\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[7\] RF.vhdl(35) " "Inferred latch for \"R6\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[8\] RF.vhdl(35) " "Inferred latch for \"R6\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[9\] RF.vhdl(35) " "Inferred latch for \"R6\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[10\] RF.vhdl(35) " "Inferred latch for \"R6\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[11\] RF.vhdl(35) " "Inferred latch for \"R6\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[12\] RF.vhdl(35) " "Inferred latch for \"R6\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[13\] RF.vhdl(35) " "Inferred latch for \"R6\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[14\] RF.vhdl(35) " "Inferred latch for \"R6\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[15\] RF.vhdl(35) " "Inferred latch for \"R6\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[0\] RF.vhdl(35) " "Inferred latch for \"R5\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[1\] RF.vhdl(35) " "Inferred latch for \"R5\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[2\] RF.vhdl(35) " "Inferred latch for \"R5\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[3\] RF.vhdl(35) " "Inferred latch for \"R5\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[4\] RF.vhdl(35) " "Inferred latch for \"R5\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[5\] RF.vhdl(35) " "Inferred latch for \"R5\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[6\] RF.vhdl(35) " "Inferred latch for \"R5\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[7\] RF.vhdl(35) " "Inferred latch for \"R5\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[8\] RF.vhdl(35) " "Inferred latch for \"R5\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[9\] RF.vhdl(35) " "Inferred latch for \"R5\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[10\] RF.vhdl(35) " "Inferred latch for \"R5\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[11\] RF.vhdl(35) " "Inferred latch for \"R5\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[12\] RF.vhdl(35) " "Inferred latch for \"R5\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[13\] RF.vhdl(35) " "Inferred latch for \"R5\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[14\] RF.vhdl(35) " "Inferred latch for \"R5\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[15\] RF.vhdl(35) " "Inferred latch for \"R5\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[0\] RF.vhdl(35) " "Inferred latch for \"R4\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[1\] RF.vhdl(35) " "Inferred latch for \"R4\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[2\] RF.vhdl(35) " "Inferred latch for \"R4\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[3\] RF.vhdl(35) " "Inferred latch for \"R4\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[4\] RF.vhdl(35) " "Inferred latch for \"R4\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[5\] RF.vhdl(35) " "Inferred latch for \"R4\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[6\] RF.vhdl(35) " "Inferred latch for \"R4\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[7\] RF.vhdl(35) " "Inferred latch for \"R4\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[8\] RF.vhdl(35) " "Inferred latch for \"R4\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[9\] RF.vhdl(35) " "Inferred latch for \"R4\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[10\] RF.vhdl(35) " "Inferred latch for \"R4\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[11\] RF.vhdl(35) " "Inferred latch for \"R4\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[12\] RF.vhdl(35) " "Inferred latch for \"R4\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[13\] RF.vhdl(35) " "Inferred latch for \"R4\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[14\] RF.vhdl(35) " "Inferred latch for \"R4\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[15\] RF.vhdl(35) " "Inferred latch for \"R4\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RF.vhdl(35) " "Inferred latch for \"R3\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RF.vhdl(35) " "Inferred latch for \"R3\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RF.vhdl(35) " "Inferred latch for \"R3\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RF.vhdl(35) " "Inferred latch for \"R3\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RF.vhdl(35) " "Inferred latch for \"R3\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] RF.vhdl(35) " "Inferred latch for \"R3\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] RF.vhdl(35) " "Inferred latch for \"R3\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] RF.vhdl(35) " "Inferred latch for \"R3\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[8\] RF.vhdl(35) " "Inferred latch for \"R3\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[9\] RF.vhdl(35) " "Inferred latch for \"R3\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[10\] RF.vhdl(35) " "Inferred latch for \"R3\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[11\] RF.vhdl(35) " "Inferred latch for \"R3\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[12\] RF.vhdl(35) " "Inferred latch for \"R3\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[13\] RF.vhdl(35) " "Inferred latch for \"R3\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[14\] RF.vhdl(35) " "Inferred latch for \"R3\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[15\] RF.vhdl(35) " "Inferred latch for \"R3\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RF.vhdl(35) " "Inferred latch for \"R2\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RF.vhdl(35) " "Inferred latch for \"R2\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RF.vhdl(35) " "Inferred latch for \"R2\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RF.vhdl(35) " "Inferred latch for \"R2\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RF.vhdl(35) " "Inferred latch for \"R2\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] RF.vhdl(35) " "Inferred latch for \"R2\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] RF.vhdl(35) " "Inferred latch for \"R2\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] RF.vhdl(35) " "Inferred latch for \"R2\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] RF.vhdl(35) " "Inferred latch for \"R2\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] RF.vhdl(35) " "Inferred latch for \"R2\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] RF.vhdl(35) " "Inferred latch for \"R2\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] RF.vhdl(35) " "Inferred latch for \"R2\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] RF.vhdl(35) " "Inferred latch for \"R2\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] RF.vhdl(35) " "Inferred latch for \"R2\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] RF.vhdl(35) " "Inferred latch for \"R2\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] RF.vhdl(35) " "Inferred latch for \"R2\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RF.vhdl(35) " "Inferred latch for \"R1\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RF.vhdl(35) " "Inferred latch for \"R1\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RF.vhdl(35) " "Inferred latch for \"R1\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RF.vhdl(35) " "Inferred latch for \"R1\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RF.vhdl(35) " "Inferred latch for \"R1\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] RF.vhdl(35) " "Inferred latch for \"R1\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] RF.vhdl(35) " "Inferred latch for \"R1\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] RF.vhdl(35) " "Inferred latch for \"R1\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] RF.vhdl(35) " "Inferred latch for \"R1\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] RF.vhdl(35) " "Inferred latch for \"R1\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] RF.vhdl(35) " "Inferred latch for \"R1\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] RF.vhdl(35) " "Inferred latch for \"R1\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] RF.vhdl(35) " "Inferred latch for \"R1\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] RF.vhdl(35) " "Inferred latch for \"R1\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] RF.vhdl(35) " "Inferred latch for \"R1\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] RF.vhdl(35) " "Inferred latch for \"R1\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RF.vhdl(35) " "Inferred latch for \"R0\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RF.vhdl(35) " "Inferred latch for \"R0\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RF.vhdl(35) " "Inferred latch for \"R0\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RF.vhdl(35) " "Inferred latch for \"R0\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RF.vhdl(35) " "Inferred latch for \"R0\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] RF.vhdl(35) " "Inferred latch for \"R0\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] RF.vhdl(35) " "Inferred latch for \"R0\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] RF.vhdl(35) " "Inferred latch for \"R0\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[8\] RF.vhdl(35) " "Inferred latch for \"R0\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[9\] RF.vhdl(35) " "Inferred latch for \"R0\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[10\] RF.vhdl(35) " "Inferred latch for \"R0\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[11\] RF.vhdl(35) " "Inferred latch for \"R0\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[12\] RF.vhdl(35) " "Inferred latch for \"R0\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[13\] RF.vhdl(35) " "Inferred latch for \"R0\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[14\] RF.vhdl(35) " "Inferred latch for \"R0\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[15\] RF.vhdl(35) " "Inferred latch for \"R0\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 "|DATAPATH|RF:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_IN_MUX RF_AD_IN_MUX:RF_AD_IN_C " "Elaborating entity \"RF_AD_IN_MUX\" for hierarchy \"RF_AD_IN_MUX:RF_AD_IN_C\"" {  } { { "DATAPATH.vhdl" "RF_AD_IN_C" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_OUT1_MUX RF_AD_OUT1_MUX:RF_OUT1 " "Elaborating entity \"RF_AD_OUT1_MUX\" for hierarchy \"RF_AD_OUT1_MUX:RF_OUT1\"" {  } { { "DATAPATH.vhdl" "RF_OUT1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_DA_IN_MUX RF_DA_IN_MUX:RF_DA_IN_C " "Elaborating entity \"RF_DA_IN_MUX\" for hierarchy \"RF_DA_IN_MUX:RF_DA_IN_C\"" {  } { { "DATAPATH.vhdl" "RF_DA_IN_C" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_ADD_MUX MEM_ADD_MUX:MEM_AD " "Elaborating entity \"MEM_ADD_MUX\" for hierarchy \"MEM_ADD_MUX:MEM_AD\"" {  } { { "DATAPATH.vhdl" "MEM_AD" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_blk mem_blk:MEM_BL " "Elaborating entity \"mem_blk\" for hierarchy \"mem_blk:MEM_BL\"" {  } { { "DATAPATH.vhdl" "MEM_BL" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index mem.vhdl(19) " "Verilog HDL or VHDL warning at mem.vhdl(19): object \"index\" assigned a value but never read" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|mem_blk:MEM_BL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM mem.vhdl(37) " "VHDL Process Statement warning at mem.vhdl(37): signal \"MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|mem_blk:MEM_BL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1_MUX T1_MUX:T1_M " "Elaborating entity \"T1_MUX\" for hierarchy \"T1_MUX:T1_M\"" {  } { { "DATAPATH.vhdl" "T1_M" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_IN T1_MUX.vhd(26) " "VHDL Process Statement warning at T1_MUX.vhd(26): inferring latch(es) for signal or variable \"T1_IN\", which holds its previous value in one or more paths through the process" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[0\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[0\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[1\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[1\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[2\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[2\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[3\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[3\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[4\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[4\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[5\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[5\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[6\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[6\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056290 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[7\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[7\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[8\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[8\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[9\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[9\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[10\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[10\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[11\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[11\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[12\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[12\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[13\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[13\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[14\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[14\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[15\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[15\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2_MUX T2_MUX:T2_M " "Elaborating entity \"T2_MUX\" for hierarchy \"T2_MUX:T2_M\"" {  } { { "DATAPATH.vhdl" "T2_M" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_EN T2_MUX.vhd(27) " "VHDL Process Statement warning at T2_MUX.vhd(27): signal \"T2_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_IN T2_MUX.vhd(24) " "VHDL Process Statement warning at T2_MUX.vhd(24): inferring latch(es) for signal or variable \"T2_IN\", which holds its previous value in one or more paths through the process" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[0\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[0\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[1\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[1\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[2\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[2\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[3\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[3\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[4\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[4\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[5\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[5\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[6\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[6\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[7\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[7\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[8\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[8\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[9\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[9\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[10\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[10\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[11\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[11\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[12\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[12\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[13\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[13\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[14\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[14\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[15\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[15\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lu lu:LU0 " "Elaborating entity \"lu\" for hierarchy \"lu:LU0\"" {  } { { "DATAPATH.vhdl" "LU0" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEN PEN:PEN1 " "Elaborating entity \"PEN\" for hierarchy \"PEN:PEN1\"" {  } { { "DATAPATH.vhdl" "PEN1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 se6:SE6_16 " "Elaborating entity \"se6\" for hierarchy \"se6:SE6_16\"" {  } { { "DATAPATH.vhdl" "SE6_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 se9:SE9_16 " "Elaborating entity \"se9\" for hierarchy \"se9:SE9_16\"" {  } { { "DATAPATH.vhdl" "SE9_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se8 se8:SE8_16 " "Elaborating entity \"se8\" for hierarchy \"se8:SE8_16\"" {  } { { "DATAPATH.vhdl" "SE8_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_checker zero_checker:ZE " "Elaborating entity \"zero_checker\" for hierarchy \"zero_checker:ZE\"" {  } { { "DATAPATH.vhdl" "ZE" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832056306 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[0\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[0\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[1\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[1\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[2\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[2\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[3\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[3\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[4\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[4\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[5\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[5\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[6\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[6\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[7\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[7\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[8\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[8\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[9\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[9\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[10\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[10\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[11\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[11\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[12\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[12\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[13\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[13\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[14\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[14\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[7\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[7\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[8\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[8\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[9\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[9\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[10\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[10\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[11\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[11\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[12\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[12\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[13\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[13\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[14\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[14\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp1\[15\] " "LATCH primitive \"RF:RF1\|RF_DA_temp1\[15\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[15\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[15\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[0\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[0\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[1\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[1\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[2\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[2\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[3\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[3\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[4\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[4\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[5\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[5\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:RF1\|RF_DA_temp2\[6\] " "LATCH primitive \"RF:RF1\|RF_DA_temp2\[6\]\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669832056480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[1\] " "Latch IR:IR_D\|IR_store\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[2\] " "Latch IR:IR_D\|IR_store\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[3\] " "Latch IR:IR_D\|IR_store\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[4\] " "Latch IR:IR_D\|IR_store\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[5\] " "Latch IR:IR_D\|IR_store\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[6\] " "Latch IR:IR_D\|IR_store\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[7\] " "Latch IR:IR_D\|IR_store\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:IR_D\|IR_store\[0\] " "Latch IR:IR_D\|IR_store\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_EN " "Ports D and ENA on the latch are fed by the same signal IR_EN" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[15\] " "Latch RF:RF1\|R2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[15\] " "Latch RF:RF1\|R1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[15\] " "Latch RF:RF1\|R0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[15\] " "Latch RF:RF1\|R3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[15\] " "Latch RF:RF1\|R5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[15\] " "Latch RF:RF1\|R6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[15\] " "Latch RF:RF1\|R4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[15\] " "Latch RF:RF1\|R7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~609 " "Latch mem_blk:MEM_BL\|MEM~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[1\] " "Latch RF:RF1\|R2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[1\] " "Latch RF:RF1\|R1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[1\] " "Latch RF:RF1\|R0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[1\] " "Latch RF:RF1\|R3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[1\] " "Latch RF:RF1\|R5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[1\] " "Latch RF:RF1\|R6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[1\] " "Latch RF:RF1\|R4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[1\] " "Latch RF:RF1\|R7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~593 " "Latch mem_blk:MEM_BL\|MEM~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[0\] " "Latch RF:RF1\|R2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[0\] " "Latch RF:RF1\|R1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[0\] " "Latch RF:RF1\|R0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[0\] " "Latch RF:RF1\|R3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[0\] " "Latch RF:RF1\|R5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[0\] " "Latch RF:RF1\|R6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[0\] " "Latch RF:RF1\|R4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[0\] " "Latch RF:RF1\|R7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~577 " "Latch mem_blk:MEM_BL\|MEM~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~625 " "Latch mem_blk:MEM_BL\|MEM~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[2\] " "Latch RF:RF1\|R2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[2\] " "Latch RF:RF1\|R1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[2\] " "Latch RF:RF1\|R0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[2\] " "Latch RF:RF1\|R3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[2\] " "Latch RF:RF1\|R5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[2\] " "Latch RF:RF1\|R6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[2\] " "Latch RF:RF1\|R4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[2\] " "Latch RF:RF1\|R7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~657 " "Latch mem_blk:MEM_BL\|MEM~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~673 " "Latch mem_blk:MEM_BL\|MEM~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~641 " "Latch mem_blk:MEM_BL\|MEM~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~689 " "Latch mem_blk:MEM_BL\|MEM~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[3\] " "Latch RF:RF1\|R2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[3\] " "Latch RF:RF1\|R1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[3\] " "Latch RF:RF1\|R0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[3\] " "Latch RF:RF1\|R3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[3\] " "Latch RF:RF1\|R5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[3\] " "Latch RF:RF1\|R6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[3\] " "Latch RF:RF1\|R4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[3\] " "Latch RF:RF1\|R7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~529 " "Latch mem_blk:MEM_BL\|MEM~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~545 " "Latch mem_blk:MEM_BL\|MEM~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~513 " "Latch mem_blk:MEM_BL\|MEM~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~561 " "Latch mem_blk:MEM_BL\|MEM~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~737 " "Latch mem_blk:MEM_BL\|MEM~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~721 " "Latch mem_blk:MEM_BL\|MEM~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~705 " "Latch mem_blk:MEM_BL\|MEM~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~753 " "Latch mem_blk:MEM_BL\|MEM~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058069 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[5\] " "Latch RF:RF1\|R2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[5\] " "Latch RF:RF1\|R1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[5\] " "Latch RF:RF1\|R0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[5\] " "Latch RF:RF1\|R3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[5\] " "Latch RF:RF1\|R5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[5\] " "Latch RF:RF1\|R6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[5\] " "Latch RF:RF1\|R4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[5\] " "Latch RF:RF1\|R7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~353 " "Latch mem_blk:MEM_BL\|MEM~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~417 " "Latch mem_blk:MEM_BL\|MEM~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~289 " "Latch mem_blk:MEM_BL\|MEM~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~481 " "Latch mem_blk:MEM_BL\|MEM~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~401 " "Latch mem_blk:MEM_BL\|MEM~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~337 " "Latch mem_blk:MEM_BL\|MEM~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~273 " "Latch mem_blk:MEM_BL\|MEM~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~465 " "Latch mem_blk:MEM_BL\|MEM~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~321 " "Latch mem_blk:MEM_BL\|MEM~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~385 " "Latch mem_blk:MEM_BL\|MEM~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~257 " "Latch mem_blk:MEM_BL\|MEM~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~449 " "Latch mem_blk:MEM_BL\|MEM~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~433 " "Latch mem_blk:MEM_BL\|MEM~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~369 " "Latch mem_blk:MEM_BL\|MEM~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~305 " "Latch mem_blk:MEM_BL\|MEM~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~497 " "Latch mem_blk:MEM_BL\|MEM~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[4\] " "Latch RF:RF1\|R2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[4\] " "Latch RF:RF1\|R1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[4\] " "Latch RF:RF1\|R0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[4\] " "Latch RF:RF1\|R3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[4\] " "Latch RF:RF1\|R5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[4\] " "Latch RF:RF1\|R6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[4\] " "Latch RF:RF1\|R4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[4\] " "Latch RF:RF1\|R7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~161 " "Latch mem_blk:MEM_BL\|MEM~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~145 " "Latch mem_blk:MEM_BL\|MEM~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~129 " "Latch mem_blk:MEM_BL\|MEM~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~177 " "Latch mem_blk:MEM_BL\|MEM~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~81 " "Latch mem_blk:MEM_BL\|MEM~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~97 " "Latch mem_blk:MEM_BL\|MEM~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~65 " "Latch mem_blk:MEM_BL\|MEM~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~113 " "Latch mem_blk:MEM_BL\|MEM~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~33 " "Latch mem_blk:MEM_BL\|MEM~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~17 " "Latch mem_blk:MEM_BL\|MEM~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1 " "Latch mem_blk:MEM_BL\|MEM~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~49 " "Latch mem_blk:MEM_BL\|MEM~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~209 " "Latch mem_blk:MEM_BL\|MEM~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~225 " "Latch mem_blk:MEM_BL\|MEM~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~193 " "Latch mem_blk:MEM_BL\|MEM~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~241 " "Latch mem_blk:MEM_BL\|MEM~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~849 " "Latch mem_blk:MEM_BL\|MEM~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~913 " "Latch mem_blk:MEM_BL\|MEM~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~785 " "Latch mem_blk:MEM_BL\|MEM~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~977 " "Latch mem_blk:MEM_BL\|MEM~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~929 " "Latch mem_blk:MEM_BL\|MEM~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~865 " "Latch mem_blk:MEM_BL\|MEM~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~801 " "Latch mem_blk:MEM_BL\|MEM~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~993 " "Latch mem_blk:MEM_BL\|MEM~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~897 " "Latch mem_blk:MEM_BL\|MEM~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~833 " "Latch mem_blk:MEM_BL\|MEM~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~769 " "Latch mem_blk:MEM_BL\|MEM~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~961 " "Latch mem_blk:MEM_BL\|MEM~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~881 " "Latch mem_blk:MEM_BL\|MEM~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~945 " "Latch mem_blk:MEM_BL\|MEM~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~817 " "Latch mem_blk:MEM_BL\|MEM~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1009 " "Latch mem_blk:MEM_BL\|MEM~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1377 " "Latch mem_blk:MEM_BL\|MEM~1377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1441 " "Latch mem_blk:MEM_BL\|MEM~1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1313 " "Latch mem_blk:MEM_BL\|MEM~1313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1505 " "Latch mem_blk:MEM_BL\|MEM~1505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1425 " "Latch mem_blk:MEM_BL\|MEM~1425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1361 " "Latch mem_blk:MEM_BL\|MEM~1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1297 " "Latch mem_blk:MEM_BL\|MEM~1297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1489 " "Latch mem_blk:MEM_BL\|MEM~1489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1345 " "Latch mem_blk:MEM_BL\|MEM~1345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1409 " "Latch mem_blk:MEM_BL\|MEM~1409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1281 " "Latch mem_blk:MEM_BL\|MEM~1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1473 " "Latch mem_blk:MEM_BL\|MEM~1473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1457 " "Latch mem_blk:MEM_BL\|MEM~1457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1393 " "Latch mem_blk:MEM_BL\|MEM~1393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1329 " "Latch mem_blk:MEM_BL\|MEM~1329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1521 " "Latch mem_blk:MEM_BL\|MEM~1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1633 " "Latch mem_blk:MEM_BL\|MEM~1633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1617 " "Latch mem_blk:MEM_BL\|MEM~1617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1601 " "Latch mem_blk:MEM_BL\|MEM~1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1649 " "Latch mem_blk:MEM_BL\|MEM~1649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1681 " "Latch mem_blk:MEM_BL\|MEM~1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1697 " "Latch mem_blk:MEM_BL\|MEM~1697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1665 " "Latch mem_blk:MEM_BL\|MEM~1665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1713 " "Latch mem_blk:MEM_BL\|MEM~1713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1553 " "Latch mem_blk:MEM_BL\|MEM~1553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1569 " "Latch mem_blk:MEM_BL\|MEM~1569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1537 " "Latch mem_blk:MEM_BL\|MEM~1537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1585 " "Latch mem_blk:MEM_BL\|MEM~1585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1761 " "Latch mem_blk:MEM_BL\|MEM~1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1745 " "Latch mem_blk:MEM_BL\|MEM~1745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1729 " "Latch mem_blk:MEM_BL\|MEM~1729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1777 " "Latch mem_blk:MEM_BL\|MEM~1777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1185 " "Latch mem_blk:MEM_BL\|MEM~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1169 " "Latch mem_blk:MEM_BL\|MEM~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1153 " "Latch mem_blk:MEM_BL\|MEM~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1201 " "Latch mem_blk:MEM_BL\|MEM~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1105 " "Latch mem_blk:MEM_BL\|MEM~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1121 " "Latch mem_blk:MEM_BL\|MEM~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1089 " "Latch mem_blk:MEM_BL\|MEM~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1137 " "Latch mem_blk:MEM_BL\|MEM~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1057 " "Latch mem_blk:MEM_BL\|MEM~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1041 " "Latch mem_blk:MEM_BL\|MEM~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1025 " "Latch mem_blk:MEM_BL\|MEM~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1073 " "Latch mem_blk:MEM_BL\|MEM~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1233 " "Latch mem_blk:MEM_BL\|MEM~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1249 " "Latch mem_blk:MEM_BL\|MEM~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1217 " "Latch mem_blk:MEM_BL\|MEM~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1265 " "Latch mem_blk:MEM_BL\|MEM~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1873 " "Latch mem_blk:MEM_BL\|MEM~1873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1937 " "Latch mem_blk:MEM_BL\|MEM~1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1809 " "Latch mem_blk:MEM_BL\|MEM~1809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2001 " "Latch mem_blk:MEM_BL\|MEM~2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1953 " "Latch mem_blk:MEM_BL\|MEM~1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1889 " "Latch mem_blk:MEM_BL\|MEM~1889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1825 " "Latch mem_blk:MEM_BL\|MEM~1825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2017 " "Latch mem_blk:MEM_BL\|MEM~2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1921 " "Latch mem_blk:MEM_BL\|MEM~1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1857 " "Latch mem_blk:MEM_BL\|MEM~1857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1793 " "Latch mem_blk:MEM_BL\|MEM~1793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1985 " "Latch mem_blk:MEM_BL\|MEM~1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1905 " "Latch mem_blk:MEM_BL\|MEM~1905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1969 " "Latch mem_blk:MEM_BL\|MEM~1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1841 " "Latch mem_blk:MEM_BL\|MEM~1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2033 " "Latch mem_blk:MEM_BL\|MEM~2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[1\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[1\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[6\] " "Latch RF:RF1\|R2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[6\] " "Latch RF:RF1\|R1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[6\] " "Latch RF:RF1\|R0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[6\] " "Latch RF:RF1\|R3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[6\] " "Latch RF:RF1\|R5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[6\] " "Latch RF:RF1\|R6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[6\] " "Latch RF:RF1\|R4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[6\] " "Latch RF:RF1\|R7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~610 " "Latch mem_blk:MEM_BL\|MEM~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~594 " "Latch mem_blk:MEM_BL\|MEM~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~578 " "Latch mem_blk:MEM_BL\|MEM~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~626 " "Latch mem_blk:MEM_BL\|MEM~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~658 " "Latch mem_blk:MEM_BL\|MEM~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~674 " "Latch mem_blk:MEM_BL\|MEM~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~642 " "Latch mem_blk:MEM_BL\|MEM~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~690 " "Latch mem_blk:MEM_BL\|MEM~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~530 " "Latch mem_blk:MEM_BL\|MEM~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~546 " "Latch mem_blk:MEM_BL\|MEM~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~514 " "Latch mem_blk:MEM_BL\|MEM~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~562 " "Latch mem_blk:MEM_BL\|MEM~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~738 " "Latch mem_blk:MEM_BL\|MEM~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~722 " "Latch mem_blk:MEM_BL\|MEM~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~706 " "Latch mem_blk:MEM_BL\|MEM~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~754 " "Latch mem_blk:MEM_BL\|MEM~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~354 " "Latch mem_blk:MEM_BL\|MEM~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~418 " "Latch mem_blk:MEM_BL\|MEM~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~290 " "Latch mem_blk:MEM_BL\|MEM~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~482 " "Latch mem_blk:MEM_BL\|MEM~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~402 " "Latch mem_blk:MEM_BL\|MEM~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~338 " "Latch mem_blk:MEM_BL\|MEM~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~274 " "Latch mem_blk:MEM_BL\|MEM~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~466 " "Latch mem_blk:MEM_BL\|MEM~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~322 " "Latch mem_blk:MEM_BL\|MEM~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~386 " "Latch mem_blk:MEM_BL\|MEM~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~258 " "Latch mem_blk:MEM_BL\|MEM~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~450 " "Latch mem_blk:MEM_BL\|MEM~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~434 " "Latch mem_blk:MEM_BL\|MEM~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~370 " "Latch mem_blk:MEM_BL\|MEM~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~306 " "Latch mem_blk:MEM_BL\|MEM~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~498 " "Latch mem_blk:MEM_BL\|MEM~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~162 " "Latch mem_blk:MEM_BL\|MEM~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~146 " "Latch mem_blk:MEM_BL\|MEM~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~130 " "Latch mem_blk:MEM_BL\|MEM~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~178 " "Latch mem_blk:MEM_BL\|MEM~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~82 " "Latch mem_blk:MEM_BL\|MEM~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~98 " "Latch mem_blk:MEM_BL\|MEM~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~66 " "Latch mem_blk:MEM_BL\|MEM~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~114 " "Latch mem_blk:MEM_BL\|MEM~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~34 " "Latch mem_blk:MEM_BL\|MEM~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~18 " "Latch mem_blk:MEM_BL\|MEM~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2 " "Latch mem_blk:MEM_BL\|MEM~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~50 " "Latch mem_blk:MEM_BL\|MEM~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~210 " "Latch mem_blk:MEM_BL\|MEM~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~226 " "Latch mem_blk:MEM_BL\|MEM~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~194 " "Latch mem_blk:MEM_BL\|MEM~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~242 " "Latch mem_blk:MEM_BL\|MEM~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~850 " "Latch mem_blk:MEM_BL\|MEM~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~914 " "Latch mem_blk:MEM_BL\|MEM~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~786 " "Latch mem_blk:MEM_BL\|MEM~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~978 " "Latch mem_blk:MEM_BL\|MEM~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~930 " "Latch mem_blk:MEM_BL\|MEM~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~866 " "Latch mem_blk:MEM_BL\|MEM~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~802 " "Latch mem_blk:MEM_BL\|MEM~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~994 " "Latch mem_blk:MEM_BL\|MEM~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~898 " "Latch mem_blk:MEM_BL\|MEM~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~834 " "Latch mem_blk:MEM_BL\|MEM~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~770 " "Latch mem_blk:MEM_BL\|MEM~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~962 " "Latch mem_blk:MEM_BL\|MEM~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~882 " "Latch mem_blk:MEM_BL\|MEM~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~946 " "Latch mem_blk:MEM_BL\|MEM~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~818 " "Latch mem_blk:MEM_BL\|MEM~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1010 " "Latch mem_blk:MEM_BL\|MEM~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1378 " "Latch mem_blk:MEM_BL\|MEM~1378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1442 " "Latch mem_blk:MEM_BL\|MEM~1442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1314 " "Latch mem_blk:MEM_BL\|MEM~1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1506 " "Latch mem_blk:MEM_BL\|MEM~1506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1426 " "Latch mem_blk:MEM_BL\|MEM~1426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1362 " "Latch mem_blk:MEM_BL\|MEM~1362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1298 " "Latch mem_blk:MEM_BL\|MEM~1298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1490 " "Latch mem_blk:MEM_BL\|MEM~1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1346 " "Latch mem_blk:MEM_BL\|MEM~1346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1410 " "Latch mem_blk:MEM_BL\|MEM~1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1282 " "Latch mem_blk:MEM_BL\|MEM~1282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1474 " "Latch mem_blk:MEM_BL\|MEM~1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1458 " "Latch mem_blk:MEM_BL\|MEM~1458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1394 " "Latch mem_blk:MEM_BL\|MEM~1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1330 " "Latch mem_blk:MEM_BL\|MEM~1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1522 " "Latch mem_blk:MEM_BL\|MEM~1522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1634 " "Latch mem_blk:MEM_BL\|MEM~1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1618 " "Latch mem_blk:MEM_BL\|MEM~1618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1602 " "Latch mem_blk:MEM_BL\|MEM~1602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1650 " "Latch mem_blk:MEM_BL\|MEM~1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1682 " "Latch mem_blk:MEM_BL\|MEM~1682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1698 " "Latch mem_blk:MEM_BL\|MEM~1698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1666 " "Latch mem_blk:MEM_BL\|MEM~1666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1714 " "Latch mem_blk:MEM_BL\|MEM~1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1554 " "Latch mem_blk:MEM_BL\|MEM~1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1570 " "Latch mem_blk:MEM_BL\|MEM~1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1538 " "Latch mem_blk:MEM_BL\|MEM~1538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1586 " "Latch mem_blk:MEM_BL\|MEM~1586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058085 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1762 " "Latch mem_blk:MEM_BL\|MEM~1762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1746 " "Latch mem_blk:MEM_BL\|MEM~1746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1730 " "Latch mem_blk:MEM_BL\|MEM~1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1778 " "Latch mem_blk:MEM_BL\|MEM~1778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1186 " "Latch mem_blk:MEM_BL\|MEM~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1170 " "Latch mem_blk:MEM_BL\|MEM~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1154 " "Latch mem_blk:MEM_BL\|MEM~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1202 " "Latch mem_blk:MEM_BL\|MEM~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1106 " "Latch mem_blk:MEM_BL\|MEM~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1122 " "Latch mem_blk:MEM_BL\|MEM~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1090 " "Latch mem_blk:MEM_BL\|MEM~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1138 " "Latch mem_blk:MEM_BL\|MEM~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1058 " "Latch mem_blk:MEM_BL\|MEM~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1042 " "Latch mem_blk:MEM_BL\|MEM~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1026 " "Latch mem_blk:MEM_BL\|MEM~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1074 " "Latch mem_blk:MEM_BL\|MEM~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1234 " "Latch mem_blk:MEM_BL\|MEM~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1250 " "Latch mem_blk:MEM_BL\|MEM~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1218 " "Latch mem_blk:MEM_BL\|MEM~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1266 " "Latch mem_blk:MEM_BL\|MEM~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1874 " "Latch mem_blk:MEM_BL\|MEM~1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1938 " "Latch mem_blk:MEM_BL\|MEM~1938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1810 " "Latch mem_blk:MEM_BL\|MEM~1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2002 " "Latch mem_blk:MEM_BL\|MEM~2002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1954 " "Latch mem_blk:MEM_BL\|MEM~1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1890 " "Latch mem_blk:MEM_BL\|MEM~1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1826 " "Latch mem_blk:MEM_BL\|MEM~1826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2018 " "Latch mem_blk:MEM_BL\|MEM~2018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1922 " "Latch mem_blk:MEM_BL\|MEM~1922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1858 " "Latch mem_blk:MEM_BL\|MEM~1858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1794 " "Latch mem_blk:MEM_BL\|MEM~1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1986 " "Latch mem_blk:MEM_BL\|MEM~1986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1906 " "Latch mem_blk:MEM_BL\|MEM~1906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1970 " "Latch mem_blk:MEM_BL\|MEM~1970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1842 " "Latch mem_blk:MEM_BL\|MEM~1842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2034 " "Latch mem_blk:MEM_BL\|MEM~2034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[2\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[2\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~611 " "Latch mem_blk:MEM_BL\|MEM~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~595 " "Latch mem_blk:MEM_BL\|MEM~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~579 " "Latch mem_blk:MEM_BL\|MEM~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~627 " "Latch mem_blk:MEM_BL\|MEM~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~659 " "Latch mem_blk:MEM_BL\|MEM~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~675 " "Latch mem_blk:MEM_BL\|MEM~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~643 " "Latch mem_blk:MEM_BL\|MEM~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~691 " "Latch mem_blk:MEM_BL\|MEM~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~531 " "Latch mem_blk:MEM_BL\|MEM~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~547 " "Latch mem_blk:MEM_BL\|MEM~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~515 " "Latch mem_blk:MEM_BL\|MEM~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~563 " "Latch mem_blk:MEM_BL\|MEM~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~739 " "Latch mem_blk:MEM_BL\|MEM~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~723 " "Latch mem_blk:MEM_BL\|MEM~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~707 " "Latch mem_blk:MEM_BL\|MEM~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~755 " "Latch mem_blk:MEM_BL\|MEM~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~355 " "Latch mem_blk:MEM_BL\|MEM~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~419 " "Latch mem_blk:MEM_BL\|MEM~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~291 " "Latch mem_blk:MEM_BL\|MEM~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~483 " "Latch mem_blk:MEM_BL\|MEM~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~403 " "Latch mem_blk:MEM_BL\|MEM~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~339 " "Latch mem_blk:MEM_BL\|MEM~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~275 " "Latch mem_blk:MEM_BL\|MEM~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~467 " "Latch mem_blk:MEM_BL\|MEM~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~323 " "Latch mem_blk:MEM_BL\|MEM~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~387 " "Latch mem_blk:MEM_BL\|MEM~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~259 " "Latch mem_blk:MEM_BL\|MEM~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~451 " "Latch mem_blk:MEM_BL\|MEM~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~435 " "Latch mem_blk:MEM_BL\|MEM~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~371 " "Latch mem_blk:MEM_BL\|MEM~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~307 " "Latch mem_blk:MEM_BL\|MEM~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~499 " "Latch mem_blk:MEM_BL\|MEM~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~163 " "Latch mem_blk:MEM_BL\|MEM~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~147 " "Latch mem_blk:MEM_BL\|MEM~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~131 " "Latch mem_blk:MEM_BL\|MEM~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~179 " "Latch mem_blk:MEM_BL\|MEM~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~83 " "Latch mem_blk:MEM_BL\|MEM~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~99 " "Latch mem_blk:MEM_BL\|MEM~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~67 " "Latch mem_blk:MEM_BL\|MEM~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~115 " "Latch mem_blk:MEM_BL\|MEM~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~35 " "Latch mem_blk:MEM_BL\|MEM~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~19 " "Latch mem_blk:MEM_BL\|MEM~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~3 " "Latch mem_blk:MEM_BL\|MEM~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~51 " "Latch mem_blk:MEM_BL\|MEM~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~211 " "Latch mem_blk:MEM_BL\|MEM~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~227 " "Latch mem_blk:MEM_BL\|MEM~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~195 " "Latch mem_blk:MEM_BL\|MEM~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~243 " "Latch mem_blk:MEM_BL\|MEM~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~851 " "Latch mem_blk:MEM_BL\|MEM~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~915 " "Latch mem_blk:MEM_BL\|MEM~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~787 " "Latch mem_blk:MEM_BL\|MEM~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~979 " "Latch mem_blk:MEM_BL\|MEM~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~931 " "Latch mem_blk:MEM_BL\|MEM~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~867 " "Latch mem_blk:MEM_BL\|MEM~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~803 " "Latch mem_blk:MEM_BL\|MEM~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~995 " "Latch mem_blk:MEM_BL\|MEM~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~899 " "Latch mem_blk:MEM_BL\|MEM~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~835 " "Latch mem_blk:MEM_BL\|MEM~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~771 " "Latch mem_blk:MEM_BL\|MEM~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~963 " "Latch mem_blk:MEM_BL\|MEM~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~883 " "Latch mem_blk:MEM_BL\|MEM~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~947 " "Latch mem_blk:MEM_BL\|MEM~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~819 " "Latch mem_blk:MEM_BL\|MEM~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1011 " "Latch mem_blk:MEM_BL\|MEM~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1379 " "Latch mem_blk:MEM_BL\|MEM~1379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1443 " "Latch mem_blk:MEM_BL\|MEM~1443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1315 " "Latch mem_blk:MEM_BL\|MEM~1315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1507 " "Latch mem_blk:MEM_BL\|MEM~1507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1427 " "Latch mem_blk:MEM_BL\|MEM~1427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1363 " "Latch mem_blk:MEM_BL\|MEM~1363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1299 " "Latch mem_blk:MEM_BL\|MEM~1299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1491 " "Latch mem_blk:MEM_BL\|MEM~1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1347 " "Latch mem_blk:MEM_BL\|MEM~1347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1411 " "Latch mem_blk:MEM_BL\|MEM~1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1283 " "Latch mem_blk:MEM_BL\|MEM~1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058101 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1475 " "Latch mem_blk:MEM_BL\|MEM~1475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1459 " "Latch mem_blk:MEM_BL\|MEM~1459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1395 " "Latch mem_blk:MEM_BL\|MEM~1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1331 " "Latch mem_blk:MEM_BL\|MEM~1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1523 " "Latch mem_blk:MEM_BL\|MEM~1523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1635 " "Latch mem_blk:MEM_BL\|MEM~1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1619 " "Latch mem_blk:MEM_BL\|MEM~1619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1603 " "Latch mem_blk:MEM_BL\|MEM~1603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1651 " "Latch mem_blk:MEM_BL\|MEM~1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1683 " "Latch mem_blk:MEM_BL\|MEM~1683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1699 " "Latch mem_blk:MEM_BL\|MEM~1699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1667 " "Latch mem_blk:MEM_BL\|MEM~1667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1715 " "Latch mem_blk:MEM_BL\|MEM~1715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1555 " "Latch mem_blk:MEM_BL\|MEM~1555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1571 " "Latch mem_blk:MEM_BL\|MEM~1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1539 " "Latch mem_blk:MEM_BL\|MEM~1539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1587 " "Latch mem_blk:MEM_BL\|MEM~1587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1763 " "Latch mem_blk:MEM_BL\|MEM~1763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1747 " "Latch mem_blk:MEM_BL\|MEM~1747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1731 " "Latch mem_blk:MEM_BL\|MEM~1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1779 " "Latch mem_blk:MEM_BL\|MEM~1779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1187 " "Latch mem_blk:MEM_BL\|MEM~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1171 " "Latch mem_blk:MEM_BL\|MEM~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1155 " "Latch mem_blk:MEM_BL\|MEM~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1203 " "Latch mem_blk:MEM_BL\|MEM~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1107 " "Latch mem_blk:MEM_BL\|MEM~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1123 " "Latch mem_blk:MEM_BL\|MEM~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1091 " "Latch mem_blk:MEM_BL\|MEM~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1139 " "Latch mem_blk:MEM_BL\|MEM~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1059 " "Latch mem_blk:MEM_BL\|MEM~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1043 " "Latch mem_blk:MEM_BL\|MEM~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1027 " "Latch mem_blk:MEM_BL\|MEM~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1075 " "Latch mem_blk:MEM_BL\|MEM~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1235 " "Latch mem_blk:MEM_BL\|MEM~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1251 " "Latch mem_blk:MEM_BL\|MEM~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1219 " "Latch mem_blk:MEM_BL\|MEM~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1267 " "Latch mem_blk:MEM_BL\|MEM~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1875 " "Latch mem_blk:MEM_BL\|MEM~1875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1939 " "Latch mem_blk:MEM_BL\|MEM~1939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1811 " "Latch mem_blk:MEM_BL\|MEM~1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2003 " "Latch mem_blk:MEM_BL\|MEM~2003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1955 " "Latch mem_blk:MEM_BL\|MEM~1955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1891 " "Latch mem_blk:MEM_BL\|MEM~1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1827 " "Latch mem_blk:MEM_BL\|MEM~1827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2019 " "Latch mem_blk:MEM_BL\|MEM~2019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1923 " "Latch mem_blk:MEM_BL\|MEM~1923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1859 " "Latch mem_blk:MEM_BL\|MEM~1859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1795 " "Latch mem_blk:MEM_BL\|MEM~1795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1987 " "Latch mem_blk:MEM_BL\|MEM~1987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1907 " "Latch mem_blk:MEM_BL\|MEM~1907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1971 " "Latch mem_blk:MEM_BL\|MEM~1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1843 " "Latch mem_blk:MEM_BL\|MEM~1843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2035 " "Latch mem_blk:MEM_BL\|MEM~2035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[3\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[3\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~612 " "Latch mem_blk:MEM_BL\|MEM~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~596 " "Latch mem_blk:MEM_BL\|MEM~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~580 " "Latch mem_blk:MEM_BL\|MEM~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~628 " "Latch mem_blk:MEM_BL\|MEM~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~660 " "Latch mem_blk:MEM_BL\|MEM~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~676 " "Latch mem_blk:MEM_BL\|MEM~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~644 " "Latch mem_blk:MEM_BL\|MEM~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~692 " "Latch mem_blk:MEM_BL\|MEM~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~532 " "Latch mem_blk:MEM_BL\|MEM~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~548 " "Latch mem_blk:MEM_BL\|MEM~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~516 " "Latch mem_blk:MEM_BL\|MEM~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~564 " "Latch mem_blk:MEM_BL\|MEM~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~740 " "Latch mem_blk:MEM_BL\|MEM~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~724 " "Latch mem_blk:MEM_BL\|MEM~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~708 " "Latch mem_blk:MEM_BL\|MEM~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~756 " "Latch mem_blk:MEM_BL\|MEM~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~356 " "Latch mem_blk:MEM_BL\|MEM~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~420 " "Latch mem_blk:MEM_BL\|MEM~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~292 " "Latch mem_blk:MEM_BL\|MEM~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~484 " "Latch mem_blk:MEM_BL\|MEM~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~404 " "Latch mem_blk:MEM_BL\|MEM~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~340 " "Latch mem_blk:MEM_BL\|MEM~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~276 " "Latch mem_blk:MEM_BL\|MEM~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~468 " "Latch mem_blk:MEM_BL\|MEM~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~324 " "Latch mem_blk:MEM_BL\|MEM~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~388 " "Latch mem_blk:MEM_BL\|MEM~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~260 " "Latch mem_blk:MEM_BL\|MEM~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~452 " "Latch mem_blk:MEM_BL\|MEM~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~436 " "Latch mem_blk:MEM_BL\|MEM~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~372 " "Latch mem_blk:MEM_BL\|MEM~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~308 " "Latch mem_blk:MEM_BL\|MEM~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~500 " "Latch mem_blk:MEM_BL\|MEM~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~164 " "Latch mem_blk:MEM_BL\|MEM~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~148 " "Latch mem_blk:MEM_BL\|MEM~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~132 " "Latch mem_blk:MEM_BL\|MEM~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~180 " "Latch mem_blk:MEM_BL\|MEM~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~84 " "Latch mem_blk:MEM_BL\|MEM~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~100 " "Latch mem_blk:MEM_BL\|MEM~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~68 " "Latch mem_blk:MEM_BL\|MEM~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~116 " "Latch mem_blk:MEM_BL\|MEM~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~36 " "Latch mem_blk:MEM_BL\|MEM~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~20 " "Latch mem_blk:MEM_BL\|MEM~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~4 " "Latch mem_blk:MEM_BL\|MEM~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~52 " "Latch mem_blk:MEM_BL\|MEM~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~212 " "Latch mem_blk:MEM_BL\|MEM~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~228 " "Latch mem_blk:MEM_BL\|MEM~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~196 " "Latch mem_blk:MEM_BL\|MEM~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~244 " "Latch mem_blk:MEM_BL\|MEM~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~852 " "Latch mem_blk:MEM_BL\|MEM~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~916 " "Latch mem_blk:MEM_BL\|MEM~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~788 " "Latch mem_blk:MEM_BL\|MEM~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~980 " "Latch mem_blk:MEM_BL\|MEM~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~932 " "Latch mem_blk:MEM_BL\|MEM~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~868 " "Latch mem_blk:MEM_BL\|MEM~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~804 " "Latch mem_blk:MEM_BL\|MEM~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~996 " "Latch mem_blk:MEM_BL\|MEM~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~900 " "Latch mem_blk:MEM_BL\|MEM~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~836 " "Latch mem_blk:MEM_BL\|MEM~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~772 " "Latch mem_blk:MEM_BL\|MEM~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~964 " "Latch mem_blk:MEM_BL\|MEM~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~884 " "Latch mem_blk:MEM_BL\|MEM~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~948 " "Latch mem_blk:MEM_BL\|MEM~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~820 " "Latch mem_blk:MEM_BL\|MEM~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1012 " "Latch mem_blk:MEM_BL\|MEM~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1380 " "Latch mem_blk:MEM_BL\|MEM~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1444 " "Latch mem_blk:MEM_BL\|MEM~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1316 " "Latch mem_blk:MEM_BL\|MEM~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1508 " "Latch mem_blk:MEM_BL\|MEM~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1428 " "Latch mem_blk:MEM_BL\|MEM~1428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1364 " "Latch mem_blk:MEM_BL\|MEM~1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1300 " "Latch mem_blk:MEM_BL\|MEM~1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1492 " "Latch mem_blk:MEM_BL\|MEM~1492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1348 " "Latch mem_blk:MEM_BL\|MEM~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1412 " "Latch mem_blk:MEM_BL\|MEM~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1284 " "Latch mem_blk:MEM_BL\|MEM~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1476 " "Latch mem_blk:MEM_BL\|MEM~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1460 " "Latch mem_blk:MEM_BL\|MEM~1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1396 " "Latch mem_blk:MEM_BL\|MEM~1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1332 " "Latch mem_blk:MEM_BL\|MEM~1332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1524 " "Latch mem_blk:MEM_BL\|MEM~1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058108 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1636 " "Latch mem_blk:MEM_BL\|MEM~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1620 " "Latch mem_blk:MEM_BL\|MEM~1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1604 " "Latch mem_blk:MEM_BL\|MEM~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1652 " "Latch mem_blk:MEM_BL\|MEM~1652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1684 " "Latch mem_blk:MEM_BL\|MEM~1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1700 " "Latch mem_blk:MEM_BL\|MEM~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1668 " "Latch mem_blk:MEM_BL\|MEM~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1716 " "Latch mem_blk:MEM_BL\|MEM~1716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1556 " "Latch mem_blk:MEM_BL\|MEM~1556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1572 " "Latch mem_blk:MEM_BL\|MEM~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1540 " "Latch mem_blk:MEM_BL\|MEM~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1588 " "Latch mem_blk:MEM_BL\|MEM~1588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1764 " "Latch mem_blk:MEM_BL\|MEM~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1748 " "Latch mem_blk:MEM_BL\|MEM~1748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1732 " "Latch mem_blk:MEM_BL\|MEM~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1780 " "Latch mem_blk:MEM_BL\|MEM~1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1188 " "Latch mem_blk:MEM_BL\|MEM~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1172 " "Latch mem_blk:MEM_BL\|MEM~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1156 " "Latch mem_blk:MEM_BL\|MEM~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1204 " "Latch mem_blk:MEM_BL\|MEM~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1108 " "Latch mem_blk:MEM_BL\|MEM~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1124 " "Latch mem_blk:MEM_BL\|MEM~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1092 " "Latch mem_blk:MEM_BL\|MEM~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1140 " "Latch mem_blk:MEM_BL\|MEM~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1060 " "Latch mem_blk:MEM_BL\|MEM~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1044 " "Latch mem_blk:MEM_BL\|MEM~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1028 " "Latch mem_blk:MEM_BL\|MEM~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1076 " "Latch mem_blk:MEM_BL\|MEM~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1236 " "Latch mem_blk:MEM_BL\|MEM~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1252 " "Latch mem_blk:MEM_BL\|MEM~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1220 " "Latch mem_blk:MEM_BL\|MEM~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1268 " "Latch mem_blk:MEM_BL\|MEM~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1876 " "Latch mem_blk:MEM_BL\|MEM~1876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1940 " "Latch mem_blk:MEM_BL\|MEM~1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1812 " "Latch mem_blk:MEM_BL\|MEM~1812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2004 " "Latch mem_blk:MEM_BL\|MEM~2004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1956 " "Latch mem_blk:MEM_BL\|MEM~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1892 " "Latch mem_blk:MEM_BL\|MEM~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1828 " "Latch mem_blk:MEM_BL\|MEM~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2020 " "Latch mem_blk:MEM_BL\|MEM~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1924 " "Latch mem_blk:MEM_BL\|MEM~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1860 " "Latch mem_blk:MEM_BL\|MEM~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1796 " "Latch mem_blk:MEM_BL\|MEM~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1988 " "Latch mem_blk:MEM_BL\|MEM~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1908 " "Latch mem_blk:MEM_BL\|MEM~1908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1972 " "Latch mem_blk:MEM_BL\|MEM~1972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1844 " "Latch mem_blk:MEM_BL\|MEM~1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2036 " "Latch mem_blk:MEM_BL\|MEM~2036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[4\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[4\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~613 " "Latch mem_blk:MEM_BL\|MEM~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~597 " "Latch mem_blk:MEM_BL\|MEM~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~581 " "Latch mem_blk:MEM_BL\|MEM~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~629 " "Latch mem_blk:MEM_BL\|MEM~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~661 " "Latch mem_blk:MEM_BL\|MEM~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~677 " "Latch mem_blk:MEM_BL\|MEM~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~645 " "Latch mem_blk:MEM_BL\|MEM~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~693 " "Latch mem_blk:MEM_BL\|MEM~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~533 " "Latch mem_blk:MEM_BL\|MEM~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~549 " "Latch mem_blk:MEM_BL\|MEM~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~517 " "Latch mem_blk:MEM_BL\|MEM~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~565 " "Latch mem_blk:MEM_BL\|MEM~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~741 " "Latch mem_blk:MEM_BL\|MEM~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~725 " "Latch mem_blk:MEM_BL\|MEM~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~709 " "Latch mem_blk:MEM_BL\|MEM~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~757 " "Latch mem_blk:MEM_BL\|MEM~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~357 " "Latch mem_blk:MEM_BL\|MEM~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~421 " "Latch mem_blk:MEM_BL\|MEM~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~293 " "Latch mem_blk:MEM_BL\|MEM~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~485 " "Latch mem_blk:MEM_BL\|MEM~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~405 " "Latch mem_blk:MEM_BL\|MEM~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~341 " "Latch mem_blk:MEM_BL\|MEM~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~277 " "Latch mem_blk:MEM_BL\|MEM~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~469 " "Latch mem_blk:MEM_BL\|MEM~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~325 " "Latch mem_blk:MEM_BL\|MEM~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~389 " "Latch mem_blk:MEM_BL\|MEM~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~261 " "Latch mem_blk:MEM_BL\|MEM~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~453 " "Latch mem_blk:MEM_BL\|MEM~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~437 " "Latch mem_blk:MEM_BL\|MEM~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~373 " "Latch mem_blk:MEM_BL\|MEM~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~309 " "Latch mem_blk:MEM_BL\|MEM~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~501 " "Latch mem_blk:MEM_BL\|MEM~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~165 " "Latch mem_blk:MEM_BL\|MEM~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~149 " "Latch mem_blk:MEM_BL\|MEM~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~133 " "Latch mem_blk:MEM_BL\|MEM~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~181 " "Latch mem_blk:MEM_BL\|MEM~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~85 " "Latch mem_blk:MEM_BL\|MEM~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~101 " "Latch mem_blk:MEM_BL\|MEM~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~69 " "Latch mem_blk:MEM_BL\|MEM~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~117 " "Latch mem_blk:MEM_BL\|MEM~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~37 " "Latch mem_blk:MEM_BL\|MEM~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~21 " "Latch mem_blk:MEM_BL\|MEM~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~5 " "Latch mem_blk:MEM_BL\|MEM~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~53 " "Latch mem_blk:MEM_BL\|MEM~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~213 " "Latch mem_blk:MEM_BL\|MEM~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~229 " "Latch mem_blk:MEM_BL\|MEM~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~197 " "Latch mem_blk:MEM_BL\|MEM~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~245 " "Latch mem_blk:MEM_BL\|MEM~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~853 " "Latch mem_blk:MEM_BL\|MEM~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~917 " "Latch mem_blk:MEM_BL\|MEM~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~789 " "Latch mem_blk:MEM_BL\|MEM~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~981 " "Latch mem_blk:MEM_BL\|MEM~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~933 " "Latch mem_blk:MEM_BL\|MEM~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~869 " "Latch mem_blk:MEM_BL\|MEM~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~805 " "Latch mem_blk:MEM_BL\|MEM~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~997 " "Latch mem_blk:MEM_BL\|MEM~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~901 " "Latch mem_blk:MEM_BL\|MEM~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~837 " "Latch mem_blk:MEM_BL\|MEM~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~773 " "Latch mem_blk:MEM_BL\|MEM~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~965 " "Latch mem_blk:MEM_BL\|MEM~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~885 " "Latch mem_blk:MEM_BL\|MEM~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~949 " "Latch mem_blk:MEM_BL\|MEM~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~821 " "Latch mem_blk:MEM_BL\|MEM~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1013 " "Latch mem_blk:MEM_BL\|MEM~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1381 " "Latch mem_blk:MEM_BL\|MEM~1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1445 " "Latch mem_blk:MEM_BL\|MEM~1445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1317 " "Latch mem_blk:MEM_BL\|MEM~1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1509 " "Latch mem_blk:MEM_BL\|MEM~1509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1429 " "Latch mem_blk:MEM_BL\|MEM~1429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1365 " "Latch mem_blk:MEM_BL\|MEM~1365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1301 " "Latch mem_blk:MEM_BL\|MEM~1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1493 " "Latch mem_blk:MEM_BL\|MEM~1493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1349 " "Latch mem_blk:MEM_BL\|MEM~1349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1413 " "Latch mem_blk:MEM_BL\|MEM~1413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1285 " "Latch mem_blk:MEM_BL\|MEM~1285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1477 " "Latch mem_blk:MEM_BL\|MEM~1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1461 " "Latch mem_blk:MEM_BL\|MEM~1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1397 " "Latch mem_blk:MEM_BL\|MEM~1397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1333 " "Latch mem_blk:MEM_BL\|MEM~1333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1525 " "Latch mem_blk:MEM_BL\|MEM~1525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1637 " "Latch mem_blk:MEM_BL\|MEM~1637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1621 " "Latch mem_blk:MEM_BL\|MEM~1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1605 " "Latch mem_blk:MEM_BL\|MEM~1605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058117 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1653 " "Latch mem_blk:MEM_BL\|MEM~1653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1685 " "Latch mem_blk:MEM_BL\|MEM~1685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1701 " "Latch mem_blk:MEM_BL\|MEM~1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1669 " "Latch mem_blk:MEM_BL\|MEM~1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1717 " "Latch mem_blk:MEM_BL\|MEM~1717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1557 " "Latch mem_blk:MEM_BL\|MEM~1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1573 " "Latch mem_blk:MEM_BL\|MEM~1573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1541 " "Latch mem_blk:MEM_BL\|MEM~1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1589 " "Latch mem_blk:MEM_BL\|MEM~1589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1765 " "Latch mem_blk:MEM_BL\|MEM~1765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1749 " "Latch mem_blk:MEM_BL\|MEM~1749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1733 " "Latch mem_blk:MEM_BL\|MEM~1733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1781 " "Latch mem_blk:MEM_BL\|MEM~1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1189 " "Latch mem_blk:MEM_BL\|MEM~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1173 " "Latch mem_blk:MEM_BL\|MEM~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1157 " "Latch mem_blk:MEM_BL\|MEM~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1205 " "Latch mem_blk:MEM_BL\|MEM~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1109 " "Latch mem_blk:MEM_BL\|MEM~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1125 " "Latch mem_blk:MEM_BL\|MEM~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1093 " "Latch mem_blk:MEM_BL\|MEM~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1141 " "Latch mem_blk:MEM_BL\|MEM~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1061 " "Latch mem_blk:MEM_BL\|MEM~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1045 " "Latch mem_blk:MEM_BL\|MEM~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1029 " "Latch mem_blk:MEM_BL\|MEM~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1077 " "Latch mem_blk:MEM_BL\|MEM~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1237 " "Latch mem_blk:MEM_BL\|MEM~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1253 " "Latch mem_blk:MEM_BL\|MEM~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1221 " "Latch mem_blk:MEM_BL\|MEM~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1269 " "Latch mem_blk:MEM_BL\|MEM~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1877 " "Latch mem_blk:MEM_BL\|MEM~1877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1941 " "Latch mem_blk:MEM_BL\|MEM~1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1813 " "Latch mem_blk:MEM_BL\|MEM~1813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2005 " "Latch mem_blk:MEM_BL\|MEM~2005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1957 " "Latch mem_blk:MEM_BL\|MEM~1957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1893 " "Latch mem_blk:MEM_BL\|MEM~1893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1829 " "Latch mem_blk:MEM_BL\|MEM~1829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2021 " "Latch mem_blk:MEM_BL\|MEM~2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1925 " "Latch mem_blk:MEM_BL\|MEM~1925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1861 " "Latch mem_blk:MEM_BL\|MEM~1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1797 " "Latch mem_blk:MEM_BL\|MEM~1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1989 " "Latch mem_blk:MEM_BL\|MEM~1989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1909 " "Latch mem_blk:MEM_BL\|MEM~1909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1973 " "Latch mem_blk:MEM_BL\|MEM~1973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1845 " "Latch mem_blk:MEM_BL\|MEM~1845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2037 " "Latch mem_blk:MEM_BL\|MEM~2037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[5\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[5\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~614 " "Latch mem_blk:MEM_BL\|MEM~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~598 " "Latch mem_blk:MEM_BL\|MEM~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~582 " "Latch mem_blk:MEM_BL\|MEM~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~630 " "Latch mem_blk:MEM_BL\|MEM~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~662 " "Latch mem_blk:MEM_BL\|MEM~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~678 " "Latch mem_blk:MEM_BL\|MEM~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~646 " "Latch mem_blk:MEM_BL\|MEM~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~694 " "Latch mem_blk:MEM_BL\|MEM~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~534 " "Latch mem_blk:MEM_BL\|MEM~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~550 " "Latch mem_blk:MEM_BL\|MEM~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~518 " "Latch mem_blk:MEM_BL\|MEM~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~566 " "Latch mem_blk:MEM_BL\|MEM~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~742 " "Latch mem_blk:MEM_BL\|MEM~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~726 " "Latch mem_blk:MEM_BL\|MEM~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~710 " "Latch mem_blk:MEM_BL\|MEM~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~758 " "Latch mem_blk:MEM_BL\|MEM~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~358 " "Latch mem_blk:MEM_BL\|MEM~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~422 " "Latch mem_blk:MEM_BL\|MEM~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~294 " "Latch mem_blk:MEM_BL\|MEM~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~486 " "Latch mem_blk:MEM_BL\|MEM~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~406 " "Latch mem_blk:MEM_BL\|MEM~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~342 " "Latch mem_blk:MEM_BL\|MEM~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~278 " "Latch mem_blk:MEM_BL\|MEM~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~470 " "Latch mem_blk:MEM_BL\|MEM~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~326 " "Latch mem_blk:MEM_BL\|MEM~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~390 " "Latch mem_blk:MEM_BL\|MEM~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~262 " "Latch mem_blk:MEM_BL\|MEM~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~454 " "Latch mem_blk:MEM_BL\|MEM~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~438 " "Latch mem_blk:MEM_BL\|MEM~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~374 " "Latch mem_blk:MEM_BL\|MEM~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~310 " "Latch mem_blk:MEM_BL\|MEM~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~502 " "Latch mem_blk:MEM_BL\|MEM~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~166 " "Latch mem_blk:MEM_BL\|MEM~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~150 " "Latch mem_blk:MEM_BL\|MEM~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~134 " "Latch mem_blk:MEM_BL\|MEM~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~182 " "Latch mem_blk:MEM_BL\|MEM~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~86 " "Latch mem_blk:MEM_BL\|MEM~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~102 " "Latch mem_blk:MEM_BL\|MEM~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~70 " "Latch mem_blk:MEM_BL\|MEM~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~118 " "Latch mem_blk:MEM_BL\|MEM~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~38 " "Latch mem_blk:MEM_BL\|MEM~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~22 " "Latch mem_blk:MEM_BL\|MEM~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~6 " "Latch mem_blk:MEM_BL\|MEM~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~54 " "Latch mem_blk:MEM_BL\|MEM~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~214 " "Latch mem_blk:MEM_BL\|MEM~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~230 " "Latch mem_blk:MEM_BL\|MEM~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~198 " "Latch mem_blk:MEM_BL\|MEM~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~246 " "Latch mem_blk:MEM_BL\|MEM~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~854 " "Latch mem_blk:MEM_BL\|MEM~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~918 " "Latch mem_blk:MEM_BL\|MEM~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~790 " "Latch mem_blk:MEM_BL\|MEM~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~982 " "Latch mem_blk:MEM_BL\|MEM~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~934 " "Latch mem_blk:MEM_BL\|MEM~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~870 " "Latch mem_blk:MEM_BL\|MEM~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~806 " "Latch mem_blk:MEM_BL\|MEM~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~998 " "Latch mem_blk:MEM_BL\|MEM~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~902 " "Latch mem_blk:MEM_BL\|MEM~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~838 " "Latch mem_blk:MEM_BL\|MEM~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~774 " "Latch mem_blk:MEM_BL\|MEM~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~966 " "Latch mem_blk:MEM_BL\|MEM~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~886 " "Latch mem_blk:MEM_BL\|MEM~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~950 " "Latch mem_blk:MEM_BL\|MEM~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~822 " "Latch mem_blk:MEM_BL\|MEM~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1014 " "Latch mem_blk:MEM_BL\|MEM~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1382 " "Latch mem_blk:MEM_BL\|MEM~1382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1446 " "Latch mem_blk:MEM_BL\|MEM~1446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1318 " "Latch mem_blk:MEM_BL\|MEM~1318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1510 " "Latch mem_blk:MEM_BL\|MEM~1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1430 " "Latch mem_blk:MEM_BL\|MEM~1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1366 " "Latch mem_blk:MEM_BL\|MEM~1366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1302 " "Latch mem_blk:MEM_BL\|MEM~1302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1494 " "Latch mem_blk:MEM_BL\|MEM~1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1350 " "Latch mem_blk:MEM_BL\|MEM~1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1414 " "Latch mem_blk:MEM_BL\|MEM~1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1286 " "Latch mem_blk:MEM_BL\|MEM~1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1478 " "Latch mem_blk:MEM_BL\|MEM~1478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1462 " "Latch mem_blk:MEM_BL\|MEM~1462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1398 " "Latch mem_blk:MEM_BL\|MEM~1398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1334 " "Latch mem_blk:MEM_BL\|MEM~1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1526 " "Latch mem_blk:MEM_BL\|MEM~1526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1638 " "Latch mem_blk:MEM_BL\|MEM~1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1622 " "Latch mem_blk:MEM_BL\|MEM~1622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1606 " "Latch mem_blk:MEM_BL\|MEM~1606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1654 " "Latch mem_blk:MEM_BL\|MEM~1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058132 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1686 " "Latch mem_blk:MEM_BL\|MEM~1686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1702 " "Latch mem_blk:MEM_BL\|MEM~1702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1670 " "Latch mem_blk:MEM_BL\|MEM~1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1718 " "Latch mem_blk:MEM_BL\|MEM~1718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1558 " "Latch mem_blk:MEM_BL\|MEM~1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1574 " "Latch mem_blk:MEM_BL\|MEM~1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1542 " "Latch mem_blk:MEM_BL\|MEM~1542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1590 " "Latch mem_blk:MEM_BL\|MEM~1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1766 " "Latch mem_blk:MEM_BL\|MEM~1766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1750 " "Latch mem_blk:MEM_BL\|MEM~1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1734 " "Latch mem_blk:MEM_BL\|MEM~1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1782 " "Latch mem_blk:MEM_BL\|MEM~1782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1190 " "Latch mem_blk:MEM_BL\|MEM~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1174 " "Latch mem_blk:MEM_BL\|MEM~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1158 " "Latch mem_blk:MEM_BL\|MEM~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1206 " "Latch mem_blk:MEM_BL\|MEM~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1110 " "Latch mem_blk:MEM_BL\|MEM~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1126 " "Latch mem_blk:MEM_BL\|MEM~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1094 " "Latch mem_blk:MEM_BL\|MEM~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1142 " "Latch mem_blk:MEM_BL\|MEM~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1062 " "Latch mem_blk:MEM_BL\|MEM~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1046 " "Latch mem_blk:MEM_BL\|MEM~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1030 " "Latch mem_blk:MEM_BL\|MEM~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1078 " "Latch mem_blk:MEM_BL\|MEM~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1238 " "Latch mem_blk:MEM_BL\|MEM~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1254 " "Latch mem_blk:MEM_BL\|MEM~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1222 " "Latch mem_blk:MEM_BL\|MEM~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1270 " "Latch mem_blk:MEM_BL\|MEM~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1878 " "Latch mem_blk:MEM_BL\|MEM~1878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1942 " "Latch mem_blk:MEM_BL\|MEM~1942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1814 " "Latch mem_blk:MEM_BL\|MEM~1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2006 " "Latch mem_blk:MEM_BL\|MEM~2006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1958 " "Latch mem_blk:MEM_BL\|MEM~1958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1894 " "Latch mem_blk:MEM_BL\|MEM~1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1830 " "Latch mem_blk:MEM_BL\|MEM~1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2022 " "Latch mem_blk:MEM_BL\|MEM~2022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1926 " "Latch mem_blk:MEM_BL\|MEM~1926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1862 " "Latch mem_blk:MEM_BL\|MEM~1862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1798 " "Latch mem_blk:MEM_BL\|MEM~1798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1990 " "Latch mem_blk:MEM_BL\|MEM~1990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1910 " "Latch mem_blk:MEM_BL\|MEM~1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1974 " "Latch mem_blk:MEM_BL\|MEM~1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1846 " "Latch mem_blk:MEM_BL\|MEM~1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2038 " "Latch mem_blk:MEM_BL\|MEM~2038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[6\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[6\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~615 " "Latch mem_blk:MEM_BL\|MEM~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~599 " "Latch mem_blk:MEM_BL\|MEM~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~583 " "Latch mem_blk:MEM_BL\|MEM~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~631 " "Latch mem_blk:MEM_BL\|MEM~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~663 " "Latch mem_blk:MEM_BL\|MEM~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~679 " "Latch mem_blk:MEM_BL\|MEM~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~647 " "Latch mem_blk:MEM_BL\|MEM~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~695 " "Latch mem_blk:MEM_BL\|MEM~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~535 " "Latch mem_blk:MEM_BL\|MEM~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~551 " "Latch mem_blk:MEM_BL\|MEM~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~519 " "Latch mem_blk:MEM_BL\|MEM~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~567 " "Latch mem_blk:MEM_BL\|MEM~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~743 " "Latch mem_blk:MEM_BL\|MEM~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~727 " "Latch mem_blk:MEM_BL\|MEM~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~711 " "Latch mem_blk:MEM_BL\|MEM~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~759 " "Latch mem_blk:MEM_BL\|MEM~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~359 " "Latch mem_blk:MEM_BL\|MEM~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~423 " "Latch mem_blk:MEM_BL\|MEM~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~295 " "Latch mem_blk:MEM_BL\|MEM~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~487 " "Latch mem_blk:MEM_BL\|MEM~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~407 " "Latch mem_blk:MEM_BL\|MEM~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~343 " "Latch mem_blk:MEM_BL\|MEM~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~279 " "Latch mem_blk:MEM_BL\|MEM~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~471 " "Latch mem_blk:MEM_BL\|MEM~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~327 " "Latch mem_blk:MEM_BL\|MEM~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~391 " "Latch mem_blk:MEM_BL\|MEM~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~263 " "Latch mem_blk:MEM_BL\|MEM~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~455 " "Latch mem_blk:MEM_BL\|MEM~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~439 " "Latch mem_blk:MEM_BL\|MEM~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~375 " "Latch mem_blk:MEM_BL\|MEM~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~311 " "Latch mem_blk:MEM_BL\|MEM~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~503 " "Latch mem_blk:MEM_BL\|MEM~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~167 " "Latch mem_blk:MEM_BL\|MEM~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~151 " "Latch mem_blk:MEM_BL\|MEM~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~135 " "Latch mem_blk:MEM_BL\|MEM~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~183 " "Latch mem_blk:MEM_BL\|MEM~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~87 " "Latch mem_blk:MEM_BL\|MEM~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~103 " "Latch mem_blk:MEM_BL\|MEM~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~71 " "Latch mem_blk:MEM_BL\|MEM~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~119 " "Latch mem_blk:MEM_BL\|MEM~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~39 " "Latch mem_blk:MEM_BL\|MEM~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~23 " "Latch mem_blk:MEM_BL\|MEM~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~7 " "Latch mem_blk:MEM_BL\|MEM~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~55 " "Latch mem_blk:MEM_BL\|MEM~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~215 " "Latch mem_blk:MEM_BL\|MEM~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~231 " "Latch mem_blk:MEM_BL\|MEM~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~199 " "Latch mem_blk:MEM_BL\|MEM~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~247 " "Latch mem_blk:MEM_BL\|MEM~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~855 " "Latch mem_blk:MEM_BL\|MEM~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~919 " "Latch mem_blk:MEM_BL\|MEM~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~791 " "Latch mem_blk:MEM_BL\|MEM~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~983 " "Latch mem_blk:MEM_BL\|MEM~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~935 " "Latch mem_blk:MEM_BL\|MEM~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~871 " "Latch mem_blk:MEM_BL\|MEM~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~807 " "Latch mem_blk:MEM_BL\|MEM~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~999 " "Latch mem_blk:MEM_BL\|MEM~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~903 " "Latch mem_blk:MEM_BL\|MEM~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~839 " "Latch mem_blk:MEM_BL\|MEM~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~775 " "Latch mem_blk:MEM_BL\|MEM~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~967 " "Latch mem_blk:MEM_BL\|MEM~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~887 " "Latch mem_blk:MEM_BL\|MEM~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~951 " "Latch mem_blk:MEM_BL\|MEM~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~823 " "Latch mem_blk:MEM_BL\|MEM~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1015 " "Latch mem_blk:MEM_BL\|MEM~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1383 " "Latch mem_blk:MEM_BL\|MEM~1383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1447 " "Latch mem_blk:MEM_BL\|MEM~1447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1319 " "Latch mem_blk:MEM_BL\|MEM~1319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1511 " "Latch mem_blk:MEM_BL\|MEM~1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1431 " "Latch mem_blk:MEM_BL\|MEM~1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1367 " "Latch mem_blk:MEM_BL\|MEM~1367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1303 " "Latch mem_blk:MEM_BL\|MEM~1303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1495 " "Latch mem_blk:MEM_BL\|MEM~1495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1351 " "Latch mem_blk:MEM_BL\|MEM~1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1415 " "Latch mem_blk:MEM_BL\|MEM~1415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1287 " "Latch mem_blk:MEM_BL\|MEM~1287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1479 " "Latch mem_blk:MEM_BL\|MEM~1479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1463 " "Latch mem_blk:MEM_BL\|MEM~1463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1399 " "Latch mem_blk:MEM_BL\|MEM~1399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1335 " "Latch mem_blk:MEM_BL\|MEM~1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1527 " "Latch mem_blk:MEM_BL\|MEM~1527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1639 " "Latch mem_blk:MEM_BL\|MEM~1639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1623 " "Latch mem_blk:MEM_BL\|MEM~1623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1607 " "Latch mem_blk:MEM_BL\|MEM~1607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1655 " "Latch mem_blk:MEM_BL\|MEM~1655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1687 " "Latch mem_blk:MEM_BL\|MEM~1687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1703 " "Latch mem_blk:MEM_BL\|MEM~1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1671 " "Latch mem_blk:MEM_BL\|MEM~1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1719 " "Latch mem_blk:MEM_BL\|MEM~1719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1559 " "Latch mem_blk:MEM_BL\|MEM~1559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1575 " "Latch mem_blk:MEM_BL\|MEM~1575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1543 " "Latch mem_blk:MEM_BL\|MEM~1543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1591 " "Latch mem_blk:MEM_BL\|MEM~1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1767 " "Latch mem_blk:MEM_BL\|MEM~1767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1751 " "Latch mem_blk:MEM_BL\|MEM~1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1735 " "Latch mem_blk:MEM_BL\|MEM~1735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1783 " "Latch mem_blk:MEM_BL\|MEM~1783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1191 " "Latch mem_blk:MEM_BL\|MEM~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1175 " "Latch mem_blk:MEM_BL\|MEM~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1159 " "Latch mem_blk:MEM_BL\|MEM~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1207 " "Latch mem_blk:MEM_BL\|MEM~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1111 " "Latch mem_blk:MEM_BL\|MEM~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1127 " "Latch mem_blk:MEM_BL\|MEM~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1095 " "Latch mem_blk:MEM_BL\|MEM~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1143 " "Latch mem_blk:MEM_BL\|MEM~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1063 " "Latch mem_blk:MEM_BL\|MEM~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1047 " "Latch mem_blk:MEM_BL\|MEM~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1031 " "Latch mem_blk:MEM_BL\|MEM~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1079 " "Latch mem_blk:MEM_BL\|MEM~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1239 " "Latch mem_blk:MEM_BL\|MEM~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1255 " "Latch mem_blk:MEM_BL\|MEM~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1223 " "Latch mem_blk:MEM_BL\|MEM~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1271 " "Latch mem_blk:MEM_BL\|MEM~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1879 " "Latch mem_blk:MEM_BL\|MEM~1879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1943 " "Latch mem_blk:MEM_BL\|MEM~1943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1815 " "Latch mem_blk:MEM_BL\|MEM~1815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2007 " "Latch mem_blk:MEM_BL\|MEM~2007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1959 " "Latch mem_blk:MEM_BL\|MEM~1959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1895 " "Latch mem_blk:MEM_BL\|MEM~1895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1831 " "Latch mem_blk:MEM_BL\|MEM~1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2023 " "Latch mem_blk:MEM_BL\|MEM~2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1927 " "Latch mem_blk:MEM_BL\|MEM~1927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1863 " "Latch mem_blk:MEM_BL\|MEM~1863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1799 " "Latch mem_blk:MEM_BL\|MEM~1799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1991 " "Latch mem_blk:MEM_BL\|MEM~1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1911 " "Latch mem_blk:MEM_BL\|MEM~1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1975 " "Latch mem_blk:MEM_BL\|MEM~1975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1847 " "Latch mem_blk:MEM_BL\|MEM~1847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2039 " "Latch mem_blk:MEM_BL\|MEM~2039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~608 " "Latch mem_blk:MEM_BL\|MEM~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~592 " "Latch mem_blk:MEM_BL\|MEM~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~576 " "Latch mem_blk:MEM_BL\|MEM~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~624 " "Latch mem_blk:MEM_BL\|MEM~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~656 " "Latch mem_blk:MEM_BL\|MEM~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~672 " "Latch mem_blk:MEM_BL\|MEM~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~640 " "Latch mem_blk:MEM_BL\|MEM~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~688 " "Latch mem_blk:MEM_BL\|MEM~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~528 " "Latch mem_blk:MEM_BL\|MEM~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~544 " "Latch mem_blk:MEM_BL\|MEM~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~512 " "Latch mem_blk:MEM_BL\|MEM~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~560 " "Latch mem_blk:MEM_BL\|MEM~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~736 " "Latch mem_blk:MEM_BL\|MEM~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~720 " "Latch mem_blk:MEM_BL\|MEM~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~704 " "Latch mem_blk:MEM_BL\|MEM~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~752 " "Latch mem_blk:MEM_BL\|MEM~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~352 " "Latch mem_blk:MEM_BL\|MEM~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~416 " "Latch mem_blk:MEM_BL\|MEM~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~288 " "Latch mem_blk:MEM_BL\|MEM~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058148 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~480 " "Latch mem_blk:MEM_BL\|MEM~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~400 " "Latch mem_blk:MEM_BL\|MEM~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~336 " "Latch mem_blk:MEM_BL\|MEM~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~272 " "Latch mem_blk:MEM_BL\|MEM~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~464 " "Latch mem_blk:MEM_BL\|MEM~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~320 " "Latch mem_blk:MEM_BL\|MEM~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~384 " "Latch mem_blk:MEM_BL\|MEM~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~256 " "Latch mem_blk:MEM_BL\|MEM~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~448 " "Latch mem_blk:MEM_BL\|MEM~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~432 " "Latch mem_blk:MEM_BL\|MEM~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~368 " "Latch mem_blk:MEM_BL\|MEM~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~304 " "Latch mem_blk:MEM_BL\|MEM~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~496 " "Latch mem_blk:MEM_BL\|MEM~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~160 " "Latch mem_blk:MEM_BL\|MEM~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~144 " "Latch mem_blk:MEM_BL\|MEM~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~128 " "Latch mem_blk:MEM_BL\|MEM~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~176 " "Latch mem_blk:MEM_BL\|MEM~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~80 " "Latch mem_blk:MEM_BL\|MEM~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~96 " "Latch mem_blk:MEM_BL\|MEM~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~64 " "Latch mem_blk:MEM_BL\|MEM~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~112 " "Latch mem_blk:MEM_BL\|MEM~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~32 " "Latch mem_blk:MEM_BL\|MEM~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~16 " "Latch mem_blk:MEM_BL\|MEM~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~0 " "Latch mem_blk:MEM_BL\|MEM~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~48 " "Latch mem_blk:MEM_BL\|MEM~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~208 " "Latch mem_blk:MEM_BL\|MEM~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~224 " "Latch mem_blk:MEM_BL\|MEM~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~192 " "Latch mem_blk:MEM_BL\|MEM~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~240 " "Latch mem_blk:MEM_BL\|MEM~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~848 " "Latch mem_blk:MEM_BL\|MEM~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~912 " "Latch mem_blk:MEM_BL\|MEM~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~784 " "Latch mem_blk:MEM_BL\|MEM~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~976 " "Latch mem_blk:MEM_BL\|MEM~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~928 " "Latch mem_blk:MEM_BL\|MEM~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~864 " "Latch mem_blk:MEM_BL\|MEM~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~800 " "Latch mem_blk:MEM_BL\|MEM~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~992 " "Latch mem_blk:MEM_BL\|MEM~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~896 " "Latch mem_blk:MEM_BL\|MEM~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~832 " "Latch mem_blk:MEM_BL\|MEM~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~768 " "Latch mem_blk:MEM_BL\|MEM~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~960 " "Latch mem_blk:MEM_BL\|MEM~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~880 " "Latch mem_blk:MEM_BL\|MEM~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~944 " "Latch mem_blk:MEM_BL\|MEM~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~816 " "Latch mem_blk:MEM_BL\|MEM~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1008 " "Latch mem_blk:MEM_BL\|MEM~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1376 " "Latch mem_blk:MEM_BL\|MEM~1376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1440 " "Latch mem_blk:MEM_BL\|MEM~1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1312 " "Latch mem_blk:MEM_BL\|MEM~1312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1504 " "Latch mem_blk:MEM_BL\|MEM~1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1424 " "Latch mem_blk:MEM_BL\|MEM~1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1360 " "Latch mem_blk:MEM_BL\|MEM~1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1296 " "Latch mem_blk:MEM_BL\|MEM~1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1488 " "Latch mem_blk:MEM_BL\|MEM~1488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1344 " "Latch mem_blk:MEM_BL\|MEM~1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1408 " "Latch mem_blk:MEM_BL\|MEM~1408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1280 " "Latch mem_blk:MEM_BL\|MEM~1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1472 " "Latch mem_blk:MEM_BL\|MEM~1472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1456 " "Latch mem_blk:MEM_BL\|MEM~1456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1392 " "Latch mem_blk:MEM_BL\|MEM~1392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1328 " "Latch mem_blk:MEM_BL\|MEM~1328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1520 " "Latch mem_blk:MEM_BL\|MEM~1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1632 " "Latch mem_blk:MEM_BL\|MEM~1632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1616 " "Latch mem_blk:MEM_BL\|MEM~1616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1600 " "Latch mem_blk:MEM_BL\|MEM~1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1648 " "Latch mem_blk:MEM_BL\|MEM~1648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1680 " "Latch mem_blk:MEM_BL\|MEM~1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1696 " "Latch mem_blk:MEM_BL\|MEM~1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1664 " "Latch mem_blk:MEM_BL\|MEM~1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1712 " "Latch mem_blk:MEM_BL\|MEM~1712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1552 " "Latch mem_blk:MEM_BL\|MEM~1552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1568 " "Latch mem_blk:MEM_BL\|MEM~1568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1536 " "Latch mem_blk:MEM_BL\|MEM~1536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1584 " "Latch mem_blk:MEM_BL\|MEM~1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1760 " "Latch mem_blk:MEM_BL\|MEM~1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1744 " "Latch mem_blk:MEM_BL\|MEM~1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1728 " "Latch mem_blk:MEM_BL\|MEM~1728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1776 " "Latch mem_blk:MEM_BL\|MEM~1776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1184 " "Latch mem_blk:MEM_BL\|MEM~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1168 " "Latch mem_blk:MEM_BL\|MEM~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1152 " "Latch mem_blk:MEM_BL\|MEM~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1200 " "Latch mem_blk:MEM_BL\|MEM~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1104 " "Latch mem_blk:MEM_BL\|MEM~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1120 " "Latch mem_blk:MEM_BL\|MEM~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1088 " "Latch mem_blk:MEM_BL\|MEM~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1136 " "Latch mem_blk:MEM_BL\|MEM~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1056 " "Latch mem_blk:MEM_BL\|MEM~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1040 " "Latch mem_blk:MEM_BL\|MEM~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1024 " "Latch mem_blk:MEM_BL\|MEM~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1072 " "Latch mem_blk:MEM_BL\|MEM~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1232 " "Latch mem_blk:MEM_BL\|MEM~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1248 " "Latch mem_blk:MEM_BL\|MEM~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1216 " "Latch mem_blk:MEM_BL\|MEM~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1264 " "Latch mem_blk:MEM_BL\|MEM~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1872 " "Latch mem_blk:MEM_BL\|MEM~1872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1936 " "Latch mem_blk:MEM_BL\|MEM~1936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1808 " "Latch mem_blk:MEM_BL\|MEM~1808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2000 " "Latch mem_blk:MEM_BL\|MEM~2000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1952 " "Latch mem_blk:MEM_BL\|MEM~1952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1888 " "Latch mem_blk:MEM_BL\|MEM~1888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1824 " "Latch mem_blk:MEM_BL\|MEM~1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2016 " "Latch mem_blk:MEM_BL\|MEM~2016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1920 " "Latch mem_blk:MEM_BL\|MEM~1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1856 " "Latch mem_blk:MEM_BL\|MEM~1856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1792 " "Latch mem_blk:MEM_BL\|MEM~1792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1984 " "Latch mem_blk:MEM_BL\|MEM~1984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1904 " "Latch mem_blk:MEM_BL\|MEM~1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1968 " "Latch mem_blk:MEM_BL\|MEM~1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1840 " "Latch mem_blk:MEM_BL\|MEM~1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2032 " "Latch mem_blk:MEM_BL\|MEM~2032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF:RF1\|R2\[0\] " "Ports D and ENA on the latch are fed by the same signal RF:RF1\|R2\[0\]" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~620 " "Latch mem_blk:MEM_BL\|MEM~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~604 " "Latch mem_blk:MEM_BL\|MEM~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~588 " "Latch mem_blk:MEM_BL\|MEM~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~636 " "Latch mem_blk:MEM_BL\|MEM~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~668 " "Latch mem_blk:MEM_BL\|MEM~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~684 " "Latch mem_blk:MEM_BL\|MEM~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~652 " "Latch mem_blk:MEM_BL\|MEM~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~700 " "Latch mem_blk:MEM_BL\|MEM~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~540 " "Latch mem_blk:MEM_BL\|MEM~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~556 " "Latch mem_blk:MEM_BL\|MEM~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~524 " "Latch mem_blk:MEM_BL\|MEM~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~572 " "Latch mem_blk:MEM_BL\|MEM~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~748 " "Latch mem_blk:MEM_BL\|MEM~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~732 " "Latch mem_blk:MEM_BL\|MEM~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~716 " "Latch mem_blk:MEM_BL\|MEM~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~764 " "Latch mem_blk:MEM_BL\|MEM~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~364 " "Latch mem_blk:MEM_BL\|MEM~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~428 " "Latch mem_blk:MEM_BL\|MEM~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~300 " "Latch mem_blk:MEM_BL\|MEM~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~492 " "Latch mem_blk:MEM_BL\|MEM~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~412 " "Latch mem_blk:MEM_BL\|MEM~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~348 " "Latch mem_blk:MEM_BL\|MEM~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~284 " "Latch mem_blk:MEM_BL\|MEM~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~476 " "Latch mem_blk:MEM_BL\|MEM~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~332 " "Latch mem_blk:MEM_BL\|MEM~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~396 " "Latch mem_blk:MEM_BL\|MEM~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~268 " "Latch mem_blk:MEM_BL\|MEM~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~460 " "Latch mem_blk:MEM_BL\|MEM~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~444 " "Latch mem_blk:MEM_BL\|MEM~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~380 " "Latch mem_blk:MEM_BL\|MEM~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~316 " "Latch mem_blk:MEM_BL\|MEM~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~508 " "Latch mem_blk:MEM_BL\|MEM~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~172 " "Latch mem_blk:MEM_BL\|MEM~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~156 " "Latch mem_blk:MEM_BL\|MEM~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~140 " "Latch mem_blk:MEM_BL\|MEM~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~188 " "Latch mem_blk:MEM_BL\|MEM~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~92 " "Latch mem_blk:MEM_BL\|MEM~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~108 " "Latch mem_blk:MEM_BL\|MEM~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~76 " "Latch mem_blk:MEM_BL\|MEM~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~124 " "Latch mem_blk:MEM_BL\|MEM~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~44 " "Latch mem_blk:MEM_BL\|MEM~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~28 " "Latch mem_blk:MEM_BL\|MEM~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~12 " "Latch mem_blk:MEM_BL\|MEM~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~60 " "Latch mem_blk:MEM_BL\|MEM~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~220 " "Latch mem_blk:MEM_BL\|MEM~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~236 " "Latch mem_blk:MEM_BL\|MEM~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~204 " "Latch mem_blk:MEM_BL\|MEM~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~252 " "Latch mem_blk:MEM_BL\|MEM~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~860 " "Latch mem_blk:MEM_BL\|MEM~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~924 " "Latch mem_blk:MEM_BL\|MEM~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~796 " "Latch mem_blk:MEM_BL\|MEM~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~988 " "Latch mem_blk:MEM_BL\|MEM~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~940 " "Latch mem_blk:MEM_BL\|MEM~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~876 " "Latch mem_blk:MEM_BL\|MEM~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~812 " "Latch mem_blk:MEM_BL\|MEM~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1004 " "Latch mem_blk:MEM_BL\|MEM~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~908 " "Latch mem_blk:MEM_BL\|MEM~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~844 " "Latch mem_blk:MEM_BL\|MEM~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~780 " "Latch mem_blk:MEM_BL\|MEM~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~972 " "Latch mem_blk:MEM_BL\|MEM~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058164 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~892 " "Latch mem_blk:MEM_BL\|MEM~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~956 " "Latch mem_blk:MEM_BL\|MEM~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~828 " "Latch mem_blk:MEM_BL\|MEM~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1020 " "Latch mem_blk:MEM_BL\|MEM~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1388 " "Latch mem_blk:MEM_BL\|MEM~1388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1452 " "Latch mem_blk:MEM_BL\|MEM~1452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1324 " "Latch mem_blk:MEM_BL\|MEM~1324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1516 " "Latch mem_blk:MEM_BL\|MEM~1516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1436 " "Latch mem_blk:MEM_BL\|MEM~1436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1372 " "Latch mem_blk:MEM_BL\|MEM~1372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1308 " "Latch mem_blk:MEM_BL\|MEM~1308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1500 " "Latch mem_blk:MEM_BL\|MEM~1500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1356 " "Latch mem_blk:MEM_BL\|MEM~1356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1420 " "Latch mem_blk:MEM_BL\|MEM~1420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1292 " "Latch mem_blk:MEM_BL\|MEM~1292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1484 " "Latch mem_blk:MEM_BL\|MEM~1484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1468 " "Latch mem_blk:MEM_BL\|MEM~1468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1404 " "Latch mem_blk:MEM_BL\|MEM~1404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1340 " "Latch mem_blk:MEM_BL\|MEM~1340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1532 " "Latch mem_blk:MEM_BL\|MEM~1532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1644 " "Latch mem_blk:MEM_BL\|MEM~1644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1628 " "Latch mem_blk:MEM_BL\|MEM~1628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1612 " "Latch mem_blk:MEM_BL\|MEM~1612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1660 " "Latch mem_blk:MEM_BL\|MEM~1660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1692 " "Latch mem_blk:MEM_BL\|MEM~1692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1708 " "Latch mem_blk:MEM_BL\|MEM~1708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1676 " "Latch mem_blk:MEM_BL\|MEM~1676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1724 " "Latch mem_blk:MEM_BL\|MEM~1724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1564 " "Latch mem_blk:MEM_BL\|MEM~1564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1580 " "Latch mem_blk:MEM_BL\|MEM~1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1548 " "Latch mem_blk:MEM_BL\|MEM~1548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1596 " "Latch mem_blk:MEM_BL\|MEM~1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1772 " "Latch mem_blk:MEM_BL\|MEM~1772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1756 " "Latch mem_blk:MEM_BL\|MEM~1756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1740 " "Latch mem_blk:MEM_BL\|MEM~1740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1788 " "Latch mem_blk:MEM_BL\|MEM~1788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1196 " "Latch mem_blk:MEM_BL\|MEM~1196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1180 " "Latch mem_blk:MEM_BL\|MEM~1180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1164 " "Latch mem_blk:MEM_BL\|MEM~1164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1212 " "Latch mem_blk:MEM_BL\|MEM~1212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1116 " "Latch mem_blk:MEM_BL\|MEM~1116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1132 " "Latch mem_blk:MEM_BL\|MEM~1132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1100 " "Latch mem_blk:MEM_BL\|MEM~1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1148 " "Latch mem_blk:MEM_BL\|MEM~1148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1068 " "Latch mem_blk:MEM_BL\|MEM~1068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1052 " "Latch mem_blk:MEM_BL\|MEM~1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1036 " "Latch mem_blk:MEM_BL\|MEM~1036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1084 " "Latch mem_blk:MEM_BL\|MEM~1084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1244 " "Latch mem_blk:MEM_BL\|MEM~1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1260 " "Latch mem_blk:MEM_BL\|MEM~1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1228 " "Latch mem_blk:MEM_BL\|MEM~1228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1276 " "Latch mem_blk:MEM_BL\|MEM~1276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1884 " "Latch mem_blk:MEM_BL\|MEM~1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1948 " "Latch mem_blk:MEM_BL\|MEM~1948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1820 " "Latch mem_blk:MEM_BL\|MEM~1820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2012 " "Latch mem_blk:MEM_BL\|MEM~2012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1964 " "Latch mem_blk:MEM_BL\|MEM~1964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1900 " "Latch mem_blk:MEM_BL\|MEM~1900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1836 " "Latch mem_blk:MEM_BL\|MEM~1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2028 " "Latch mem_blk:MEM_BL\|MEM~2028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1932 " "Latch mem_blk:MEM_BL\|MEM~1932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1868 " "Latch mem_blk:MEM_BL\|MEM~1868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1804 " "Latch mem_blk:MEM_BL\|MEM~1804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1996 " "Latch mem_blk:MEM_BL\|MEM~1996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1916 " "Latch mem_blk:MEM_BL\|MEM~1916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1980 " "Latch mem_blk:MEM_BL\|MEM~1980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1852 " "Latch mem_blk:MEM_BL\|MEM~1852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2044 " "Latch mem_blk:MEM_BL\|MEM~2044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~621 " "Latch mem_blk:MEM_BL\|MEM~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~605 " "Latch mem_blk:MEM_BL\|MEM~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~589 " "Latch mem_blk:MEM_BL\|MEM~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~637 " "Latch mem_blk:MEM_BL\|MEM~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~669 " "Latch mem_blk:MEM_BL\|MEM~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~685 " "Latch mem_blk:MEM_BL\|MEM~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~653 " "Latch mem_blk:MEM_BL\|MEM~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~701 " "Latch mem_blk:MEM_BL\|MEM~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~541 " "Latch mem_blk:MEM_BL\|MEM~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~557 " "Latch mem_blk:MEM_BL\|MEM~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~525 " "Latch mem_blk:MEM_BL\|MEM~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~573 " "Latch mem_blk:MEM_BL\|MEM~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~749 " "Latch mem_blk:MEM_BL\|MEM~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~733 " "Latch mem_blk:MEM_BL\|MEM~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~717 " "Latch mem_blk:MEM_BL\|MEM~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~765 " "Latch mem_blk:MEM_BL\|MEM~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~365 " "Latch mem_blk:MEM_BL\|MEM~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~429 " "Latch mem_blk:MEM_BL\|MEM~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~301 " "Latch mem_blk:MEM_BL\|MEM~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~493 " "Latch mem_blk:MEM_BL\|MEM~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~413 " "Latch mem_blk:MEM_BL\|MEM~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~349 " "Latch mem_blk:MEM_BL\|MEM~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~285 " "Latch mem_blk:MEM_BL\|MEM~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~477 " "Latch mem_blk:MEM_BL\|MEM~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~333 " "Latch mem_blk:MEM_BL\|MEM~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~397 " "Latch mem_blk:MEM_BL\|MEM~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~269 " "Latch mem_blk:MEM_BL\|MEM~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~461 " "Latch mem_blk:MEM_BL\|MEM~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~445 " "Latch mem_blk:MEM_BL\|MEM~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~381 " "Latch mem_blk:MEM_BL\|MEM~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~317 " "Latch mem_blk:MEM_BL\|MEM~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~509 " "Latch mem_blk:MEM_BL\|MEM~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~173 " "Latch mem_blk:MEM_BL\|MEM~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~157 " "Latch mem_blk:MEM_BL\|MEM~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~141 " "Latch mem_blk:MEM_BL\|MEM~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~189 " "Latch mem_blk:MEM_BL\|MEM~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~93 " "Latch mem_blk:MEM_BL\|MEM~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~109 " "Latch mem_blk:MEM_BL\|MEM~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~77 " "Latch mem_blk:MEM_BL\|MEM~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~125 " "Latch mem_blk:MEM_BL\|MEM~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~45 " "Latch mem_blk:MEM_BL\|MEM~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~29 " "Latch mem_blk:MEM_BL\|MEM~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~13 " "Latch mem_blk:MEM_BL\|MEM~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~61 " "Latch mem_blk:MEM_BL\|MEM~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~221 " "Latch mem_blk:MEM_BL\|MEM~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~237 " "Latch mem_blk:MEM_BL\|MEM~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~205 " "Latch mem_blk:MEM_BL\|MEM~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~253 " "Latch mem_blk:MEM_BL\|MEM~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~861 " "Latch mem_blk:MEM_BL\|MEM~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~925 " "Latch mem_blk:MEM_BL\|MEM~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~797 " "Latch mem_blk:MEM_BL\|MEM~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~989 " "Latch mem_blk:MEM_BL\|MEM~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~941 " "Latch mem_blk:MEM_BL\|MEM~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~877 " "Latch mem_blk:MEM_BL\|MEM~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~813 " "Latch mem_blk:MEM_BL\|MEM~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1005 " "Latch mem_blk:MEM_BL\|MEM~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~909 " "Latch mem_blk:MEM_BL\|MEM~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~845 " "Latch mem_blk:MEM_BL\|MEM~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~781 " "Latch mem_blk:MEM_BL\|MEM~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~973 " "Latch mem_blk:MEM_BL\|MEM~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~893 " "Latch mem_blk:MEM_BL\|MEM~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~957 " "Latch mem_blk:MEM_BL\|MEM~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~829 " "Latch mem_blk:MEM_BL\|MEM~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1021 " "Latch mem_blk:MEM_BL\|MEM~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1389 " "Latch mem_blk:MEM_BL\|MEM~1389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1453 " "Latch mem_blk:MEM_BL\|MEM~1453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1325 " "Latch mem_blk:MEM_BL\|MEM~1325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1517 " "Latch mem_blk:MEM_BL\|MEM~1517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1437 " "Latch mem_blk:MEM_BL\|MEM~1437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1373 " "Latch mem_blk:MEM_BL\|MEM~1373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1309 " "Latch mem_blk:MEM_BL\|MEM~1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1501 " "Latch mem_blk:MEM_BL\|MEM~1501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1357 " "Latch mem_blk:MEM_BL\|MEM~1357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1421 " "Latch mem_blk:MEM_BL\|MEM~1421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1293 " "Latch mem_blk:MEM_BL\|MEM~1293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1485 " "Latch mem_blk:MEM_BL\|MEM~1485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1469 " "Latch mem_blk:MEM_BL\|MEM~1469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1405 " "Latch mem_blk:MEM_BL\|MEM~1405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1341 " "Latch mem_blk:MEM_BL\|MEM~1341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1533 " "Latch mem_blk:MEM_BL\|MEM~1533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1645 " "Latch mem_blk:MEM_BL\|MEM~1645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1629 " "Latch mem_blk:MEM_BL\|MEM~1629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1613 " "Latch mem_blk:MEM_BL\|MEM~1613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1661 " "Latch mem_blk:MEM_BL\|MEM~1661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1693 " "Latch mem_blk:MEM_BL\|MEM~1693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1709 " "Latch mem_blk:MEM_BL\|MEM~1709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1677 " "Latch mem_blk:MEM_BL\|MEM~1677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1725 " "Latch mem_blk:MEM_BL\|MEM~1725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1565 " "Latch mem_blk:MEM_BL\|MEM~1565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1581 " "Latch mem_blk:MEM_BL\|MEM~1581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1549 " "Latch mem_blk:MEM_BL\|MEM~1549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1597 " "Latch mem_blk:MEM_BL\|MEM~1597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058179 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1773 " "Latch mem_blk:MEM_BL\|MEM~1773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1757 " "Latch mem_blk:MEM_BL\|MEM~1757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1741 " "Latch mem_blk:MEM_BL\|MEM~1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1789 " "Latch mem_blk:MEM_BL\|MEM~1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1197 " "Latch mem_blk:MEM_BL\|MEM~1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1181 " "Latch mem_blk:MEM_BL\|MEM~1181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1165 " "Latch mem_blk:MEM_BL\|MEM~1165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1213 " "Latch mem_blk:MEM_BL\|MEM~1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1117 " "Latch mem_blk:MEM_BL\|MEM~1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1133 " "Latch mem_blk:MEM_BL\|MEM~1133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1101 " "Latch mem_blk:MEM_BL\|MEM~1101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1149 " "Latch mem_blk:MEM_BL\|MEM~1149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1069 " "Latch mem_blk:MEM_BL\|MEM~1069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1053 " "Latch mem_blk:MEM_BL\|MEM~1053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1037 " "Latch mem_blk:MEM_BL\|MEM~1037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1085 " "Latch mem_blk:MEM_BL\|MEM~1085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1245 " "Latch mem_blk:MEM_BL\|MEM~1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1261 " "Latch mem_blk:MEM_BL\|MEM~1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1229 " "Latch mem_blk:MEM_BL\|MEM~1229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1277 " "Latch mem_blk:MEM_BL\|MEM~1277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1885 " "Latch mem_blk:MEM_BL\|MEM~1885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1949 " "Latch mem_blk:MEM_BL\|MEM~1949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1821 " "Latch mem_blk:MEM_BL\|MEM~1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2013 " "Latch mem_blk:MEM_BL\|MEM~2013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1965 " "Latch mem_blk:MEM_BL\|MEM~1965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1901 " "Latch mem_blk:MEM_BL\|MEM~1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1837 " "Latch mem_blk:MEM_BL\|MEM~1837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2029 " "Latch mem_blk:MEM_BL\|MEM~2029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1933 " "Latch mem_blk:MEM_BL\|MEM~1933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1869 " "Latch mem_blk:MEM_BL\|MEM~1869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1805 " "Latch mem_blk:MEM_BL\|MEM~1805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1997 " "Latch mem_blk:MEM_BL\|MEM~1997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1917 " "Latch mem_blk:MEM_BL\|MEM~1917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1981 " "Latch mem_blk:MEM_BL\|MEM~1981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1853 " "Latch mem_blk:MEM_BL\|MEM~1853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2045 " "Latch mem_blk:MEM_BL\|MEM~2045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~622 " "Latch mem_blk:MEM_BL\|MEM~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~606 " "Latch mem_blk:MEM_BL\|MEM~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~590 " "Latch mem_blk:MEM_BL\|MEM~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~638 " "Latch mem_blk:MEM_BL\|MEM~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~670 " "Latch mem_blk:MEM_BL\|MEM~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~686 " "Latch mem_blk:MEM_BL\|MEM~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~654 " "Latch mem_blk:MEM_BL\|MEM~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~702 " "Latch mem_blk:MEM_BL\|MEM~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~542 " "Latch mem_blk:MEM_BL\|MEM~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~558 " "Latch mem_blk:MEM_BL\|MEM~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~526 " "Latch mem_blk:MEM_BL\|MEM~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~574 " "Latch mem_blk:MEM_BL\|MEM~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~750 " "Latch mem_blk:MEM_BL\|MEM~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~734 " "Latch mem_blk:MEM_BL\|MEM~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~718 " "Latch mem_blk:MEM_BL\|MEM~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~766 " "Latch mem_blk:MEM_BL\|MEM~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~366 " "Latch mem_blk:MEM_BL\|MEM~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~430 " "Latch mem_blk:MEM_BL\|MEM~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~302 " "Latch mem_blk:MEM_BL\|MEM~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~494 " "Latch mem_blk:MEM_BL\|MEM~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~414 " "Latch mem_blk:MEM_BL\|MEM~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~350 " "Latch mem_blk:MEM_BL\|MEM~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~286 " "Latch mem_blk:MEM_BL\|MEM~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~478 " "Latch mem_blk:MEM_BL\|MEM~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~334 " "Latch mem_blk:MEM_BL\|MEM~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~398 " "Latch mem_blk:MEM_BL\|MEM~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~270 " "Latch mem_blk:MEM_BL\|MEM~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~462 " "Latch mem_blk:MEM_BL\|MEM~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~446 " "Latch mem_blk:MEM_BL\|MEM~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~382 " "Latch mem_blk:MEM_BL\|MEM~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~318 " "Latch mem_blk:MEM_BL\|MEM~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~510 " "Latch mem_blk:MEM_BL\|MEM~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~174 " "Latch mem_blk:MEM_BL\|MEM~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~158 " "Latch mem_blk:MEM_BL\|MEM~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~142 " "Latch mem_blk:MEM_BL\|MEM~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~190 " "Latch mem_blk:MEM_BL\|MEM~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~94 " "Latch mem_blk:MEM_BL\|MEM~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~110 " "Latch mem_blk:MEM_BL\|MEM~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~78 " "Latch mem_blk:MEM_BL\|MEM~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~126 " "Latch mem_blk:MEM_BL\|MEM~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~46 " "Latch mem_blk:MEM_BL\|MEM~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~30 " "Latch mem_blk:MEM_BL\|MEM~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~14 " "Latch mem_blk:MEM_BL\|MEM~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~62 " "Latch mem_blk:MEM_BL\|MEM~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~222 " "Latch mem_blk:MEM_BL\|MEM~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~238 " "Latch mem_blk:MEM_BL\|MEM~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~206 " "Latch mem_blk:MEM_BL\|MEM~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~254 " "Latch mem_blk:MEM_BL\|MEM~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~862 " "Latch mem_blk:MEM_BL\|MEM~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~926 " "Latch mem_blk:MEM_BL\|MEM~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~798 " "Latch mem_blk:MEM_BL\|MEM~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~990 " "Latch mem_blk:MEM_BL\|MEM~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~942 " "Latch mem_blk:MEM_BL\|MEM~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~878 " "Latch mem_blk:MEM_BL\|MEM~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~814 " "Latch mem_blk:MEM_BL\|MEM~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1006 " "Latch mem_blk:MEM_BL\|MEM~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~910 " "Latch mem_blk:MEM_BL\|MEM~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~846 " "Latch mem_blk:MEM_BL\|MEM~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~782 " "Latch mem_blk:MEM_BL\|MEM~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~974 " "Latch mem_blk:MEM_BL\|MEM~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~894 " "Latch mem_blk:MEM_BL\|MEM~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~958 " "Latch mem_blk:MEM_BL\|MEM~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~830 " "Latch mem_blk:MEM_BL\|MEM~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1022 " "Latch mem_blk:MEM_BL\|MEM~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1390 " "Latch mem_blk:MEM_BL\|MEM~1390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1454 " "Latch mem_blk:MEM_BL\|MEM~1454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1326 " "Latch mem_blk:MEM_BL\|MEM~1326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1518 " "Latch mem_blk:MEM_BL\|MEM~1518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1438 " "Latch mem_blk:MEM_BL\|MEM~1438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1374 " "Latch mem_blk:MEM_BL\|MEM~1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1310 " "Latch mem_blk:MEM_BL\|MEM~1310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1502 " "Latch mem_blk:MEM_BL\|MEM~1502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1358 " "Latch mem_blk:MEM_BL\|MEM~1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1422 " "Latch mem_blk:MEM_BL\|MEM~1422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1294 " "Latch mem_blk:MEM_BL\|MEM~1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1486 " "Latch mem_blk:MEM_BL\|MEM~1486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1470 " "Latch mem_blk:MEM_BL\|MEM~1470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1406 " "Latch mem_blk:MEM_BL\|MEM~1406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1342 " "Latch mem_blk:MEM_BL\|MEM~1342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1534 " "Latch mem_blk:MEM_BL\|MEM~1534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1646 " "Latch mem_blk:MEM_BL\|MEM~1646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1630 " "Latch mem_blk:MEM_BL\|MEM~1630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1614 " "Latch mem_blk:MEM_BL\|MEM~1614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1662 " "Latch mem_blk:MEM_BL\|MEM~1662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1694 " "Latch mem_blk:MEM_BL\|MEM~1694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1710 " "Latch mem_blk:MEM_BL\|MEM~1710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1678 " "Latch mem_blk:MEM_BL\|MEM~1678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1726 " "Latch mem_blk:MEM_BL\|MEM~1726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1566 " "Latch mem_blk:MEM_BL\|MEM~1566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1582 " "Latch mem_blk:MEM_BL\|MEM~1582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1550 " "Latch mem_blk:MEM_BL\|MEM~1550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1598 " "Latch mem_blk:MEM_BL\|MEM~1598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1774 " "Latch mem_blk:MEM_BL\|MEM~1774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1758 " "Latch mem_blk:MEM_BL\|MEM~1758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1742 " "Latch mem_blk:MEM_BL\|MEM~1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1790 " "Latch mem_blk:MEM_BL\|MEM~1790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1198 " "Latch mem_blk:MEM_BL\|MEM~1198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1182 " "Latch mem_blk:MEM_BL\|MEM~1182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1166 " "Latch mem_blk:MEM_BL\|MEM~1166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1214 " "Latch mem_blk:MEM_BL\|MEM~1214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1118 " "Latch mem_blk:MEM_BL\|MEM~1118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1134 " "Latch mem_blk:MEM_BL\|MEM~1134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1102 " "Latch mem_blk:MEM_BL\|MEM~1102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1150 " "Latch mem_blk:MEM_BL\|MEM~1150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1070 " "Latch mem_blk:MEM_BL\|MEM~1070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1054 " "Latch mem_blk:MEM_BL\|MEM~1054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1038 " "Latch mem_blk:MEM_BL\|MEM~1038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1086 " "Latch mem_blk:MEM_BL\|MEM~1086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1246 " "Latch mem_blk:MEM_BL\|MEM~1246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1262 " "Latch mem_blk:MEM_BL\|MEM~1262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1230 " "Latch mem_blk:MEM_BL\|MEM~1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1278 " "Latch mem_blk:MEM_BL\|MEM~1278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1886 " "Latch mem_blk:MEM_BL\|MEM~1886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1950 " "Latch mem_blk:MEM_BL\|MEM~1950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1822 " "Latch mem_blk:MEM_BL\|MEM~1822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2014 " "Latch mem_blk:MEM_BL\|MEM~2014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1966 " "Latch mem_blk:MEM_BL\|MEM~1966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1902 " "Latch mem_blk:MEM_BL\|MEM~1902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1838 " "Latch mem_blk:MEM_BL\|MEM~1838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2030 " "Latch mem_blk:MEM_BL\|MEM~2030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1934 " "Latch mem_blk:MEM_BL\|MEM~1934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1870 " "Latch mem_blk:MEM_BL\|MEM~1870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1806 " "Latch mem_blk:MEM_BL\|MEM~1806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058195 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1998 " "Latch mem_blk:MEM_BL\|MEM~1998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1918 " "Latch mem_blk:MEM_BL\|MEM~1918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1982 " "Latch mem_blk:MEM_BL\|MEM~1982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1854 " "Latch mem_blk:MEM_BL\|MEM~1854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2046 " "Latch mem_blk:MEM_BL\|MEM~2046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~623 " "Latch mem_blk:MEM_BL\|MEM~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~607 " "Latch mem_blk:MEM_BL\|MEM~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~591 " "Latch mem_blk:MEM_BL\|MEM~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~639 " "Latch mem_blk:MEM_BL\|MEM~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~671 " "Latch mem_blk:MEM_BL\|MEM~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~687 " "Latch mem_blk:MEM_BL\|MEM~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~655 " "Latch mem_blk:MEM_BL\|MEM~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~703 " "Latch mem_blk:MEM_BL\|MEM~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~543 " "Latch mem_blk:MEM_BL\|MEM~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~559 " "Latch mem_blk:MEM_BL\|MEM~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~527 " "Latch mem_blk:MEM_BL\|MEM~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~575 " "Latch mem_blk:MEM_BL\|MEM~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~751 " "Latch mem_blk:MEM_BL\|MEM~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~735 " "Latch mem_blk:MEM_BL\|MEM~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~719 " "Latch mem_blk:MEM_BL\|MEM~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~767 " "Latch mem_blk:MEM_BL\|MEM~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~367 " "Latch mem_blk:MEM_BL\|MEM~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~431 " "Latch mem_blk:MEM_BL\|MEM~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~303 " "Latch mem_blk:MEM_BL\|MEM~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~495 " "Latch mem_blk:MEM_BL\|MEM~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~415 " "Latch mem_blk:MEM_BL\|MEM~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~351 " "Latch mem_blk:MEM_BL\|MEM~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~287 " "Latch mem_blk:MEM_BL\|MEM~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~479 " "Latch mem_blk:MEM_BL\|MEM~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~335 " "Latch mem_blk:MEM_BL\|MEM~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058209 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~399 " "Latch mem_blk:MEM_BL\|MEM~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~271 " "Latch mem_blk:MEM_BL\|MEM~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~463 " "Latch mem_blk:MEM_BL\|MEM~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~447 " "Latch mem_blk:MEM_BL\|MEM~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~383 " "Latch mem_blk:MEM_BL\|MEM~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~319 " "Latch mem_blk:MEM_BL\|MEM~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~511 " "Latch mem_blk:MEM_BL\|MEM~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~175 " "Latch mem_blk:MEM_BL\|MEM~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~159 " "Latch mem_blk:MEM_BL\|MEM~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~143 " "Latch mem_blk:MEM_BL\|MEM~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~191 " "Latch mem_blk:MEM_BL\|MEM~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~95 " "Latch mem_blk:MEM_BL\|MEM~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~111 " "Latch mem_blk:MEM_BL\|MEM~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~79 " "Latch mem_blk:MEM_BL\|MEM~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~127 " "Latch mem_blk:MEM_BL\|MEM~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~47 " "Latch mem_blk:MEM_BL\|MEM~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~31 " "Latch mem_blk:MEM_BL\|MEM~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~15 " "Latch mem_blk:MEM_BL\|MEM~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~63 " "Latch mem_blk:MEM_BL\|MEM~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~223 " "Latch mem_blk:MEM_BL\|MEM~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~239 " "Latch mem_blk:MEM_BL\|MEM~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~207 " "Latch mem_blk:MEM_BL\|MEM~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~255 " "Latch mem_blk:MEM_BL\|MEM~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~863 " "Latch mem_blk:MEM_BL\|MEM~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~927 " "Latch mem_blk:MEM_BL\|MEM~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~799 " "Latch mem_blk:MEM_BL\|MEM~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~991 " "Latch mem_blk:MEM_BL\|MEM~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~943 " "Latch mem_blk:MEM_BL\|MEM~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~879 " "Latch mem_blk:MEM_BL\|MEM~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~815 " "Latch mem_blk:MEM_BL\|MEM~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1007 " "Latch mem_blk:MEM_BL\|MEM~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~911 " "Latch mem_blk:MEM_BL\|MEM~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~847 " "Latch mem_blk:MEM_BL\|MEM~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~783 " "Latch mem_blk:MEM_BL\|MEM~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~975 " "Latch mem_blk:MEM_BL\|MEM~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~895 " "Latch mem_blk:MEM_BL\|MEM~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~959 " "Latch mem_blk:MEM_BL\|MEM~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~831 " "Latch mem_blk:MEM_BL\|MEM~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1023 " "Latch mem_blk:MEM_BL\|MEM~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1391 " "Latch mem_blk:MEM_BL\|MEM~1391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1455 " "Latch mem_blk:MEM_BL\|MEM~1455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1327 " "Latch mem_blk:MEM_BL\|MEM~1327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1519 " "Latch mem_blk:MEM_BL\|MEM~1519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1439 " "Latch mem_blk:MEM_BL\|MEM~1439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1375 " "Latch mem_blk:MEM_BL\|MEM~1375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1311 " "Latch mem_blk:MEM_BL\|MEM~1311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1503 " "Latch mem_blk:MEM_BL\|MEM~1503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1359 " "Latch mem_blk:MEM_BL\|MEM~1359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1423 " "Latch mem_blk:MEM_BL\|MEM~1423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1295 " "Latch mem_blk:MEM_BL\|MEM~1295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1487 " "Latch mem_blk:MEM_BL\|MEM~1487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1471 " "Latch mem_blk:MEM_BL\|MEM~1471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1407 " "Latch mem_blk:MEM_BL\|MEM~1407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1343 " "Latch mem_blk:MEM_BL\|MEM~1343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1535 " "Latch mem_blk:MEM_BL\|MEM~1535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1647 " "Latch mem_blk:MEM_BL\|MEM~1647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1631 " "Latch mem_blk:MEM_BL\|MEM~1631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1615 " "Latch mem_blk:MEM_BL\|MEM~1615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1663 " "Latch mem_blk:MEM_BL\|MEM~1663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1695 " "Latch mem_blk:MEM_BL\|MEM~1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1711 " "Latch mem_blk:MEM_BL\|MEM~1711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1679 " "Latch mem_blk:MEM_BL\|MEM~1679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1727 " "Latch mem_blk:MEM_BL\|MEM~1727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1567 " "Latch mem_blk:MEM_BL\|MEM~1567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1583 " "Latch mem_blk:MEM_BL\|MEM~1583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1551 " "Latch mem_blk:MEM_BL\|MEM~1551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1599 " "Latch mem_blk:MEM_BL\|MEM~1599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1775 " "Latch mem_blk:MEM_BL\|MEM~1775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1759 " "Latch mem_blk:MEM_BL\|MEM~1759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1743 " "Latch mem_blk:MEM_BL\|MEM~1743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1791 " "Latch mem_blk:MEM_BL\|MEM~1791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1199 " "Latch mem_blk:MEM_BL\|MEM~1199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1183 " "Latch mem_blk:MEM_BL\|MEM~1183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1167 " "Latch mem_blk:MEM_BL\|MEM~1167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1215 " "Latch mem_blk:MEM_BL\|MEM~1215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1119 " "Latch mem_blk:MEM_BL\|MEM~1119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1135 " "Latch mem_blk:MEM_BL\|MEM~1135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1103 " "Latch mem_blk:MEM_BL\|MEM~1103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1151 " "Latch mem_blk:MEM_BL\|MEM~1151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1071 " "Latch mem_blk:MEM_BL\|MEM~1071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1055 " "Latch mem_blk:MEM_BL\|MEM~1055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1039 " "Latch mem_blk:MEM_BL\|MEM~1039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1087 " "Latch mem_blk:MEM_BL\|MEM~1087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1247 " "Latch mem_blk:MEM_BL\|MEM~1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1263 " "Latch mem_blk:MEM_BL\|MEM~1263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1231 " "Latch mem_blk:MEM_BL\|MEM~1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1279 " "Latch mem_blk:MEM_BL\|MEM~1279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1887 " "Latch mem_blk:MEM_BL\|MEM~1887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1951 " "Latch mem_blk:MEM_BL\|MEM~1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1823 " "Latch mem_blk:MEM_BL\|MEM~1823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2015 " "Latch mem_blk:MEM_BL\|MEM~2015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1967 " "Latch mem_blk:MEM_BL\|MEM~1967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1903 " "Latch mem_blk:MEM_BL\|MEM~1903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1839 " "Latch mem_blk:MEM_BL\|MEM~1839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2031 " "Latch mem_blk:MEM_BL\|MEM~2031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1935 " "Latch mem_blk:MEM_BL\|MEM~1935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1871 " "Latch mem_blk:MEM_BL\|MEM~1871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1807 " "Latch mem_blk:MEM_BL\|MEM~1807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1999 " "Latch mem_blk:MEM_BL\|MEM~1999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1919 " "Latch mem_blk:MEM_BL\|MEM~1919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1983 " "Latch mem_blk:MEM_BL\|MEM~1983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1855 " "Latch mem_blk:MEM_BL\|MEM~1855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2047 " "Latch mem_blk:MEM_BL\|MEM~2047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[15\] " "Latch ALU:ALU_P\|op1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~618 " "Latch mem_blk:MEM_BL\|MEM~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~602 " "Latch mem_blk:MEM_BL\|MEM~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~586 " "Latch mem_blk:MEM_BL\|MEM~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~634 " "Latch mem_blk:MEM_BL\|MEM~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~666 " "Latch mem_blk:MEM_BL\|MEM~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~682 " "Latch mem_blk:MEM_BL\|MEM~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~650 " "Latch mem_blk:MEM_BL\|MEM~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~698 " "Latch mem_blk:MEM_BL\|MEM~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~538 " "Latch mem_blk:MEM_BL\|MEM~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~554 " "Latch mem_blk:MEM_BL\|MEM~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~522 " "Latch mem_blk:MEM_BL\|MEM~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~570 " "Latch mem_blk:MEM_BL\|MEM~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~746 " "Latch mem_blk:MEM_BL\|MEM~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~730 " "Latch mem_blk:MEM_BL\|MEM~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~714 " "Latch mem_blk:MEM_BL\|MEM~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~762 " "Latch mem_blk:MEM_BL\|MEM~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~362 " "Latch mem_blk:MEM_BL\|MEM~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~426 " "Latch mem_blk:MEM_BL\|MEM~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~298 " "Latch mem_blk:MEM_BL\|MEM~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~490 " "Latch mem_blk:MEM_BL\|MEM~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~410 " "Latch mem_blk:MEM_BL\|MEM~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~346 " "Latch mem_blk:MEM_BL\|MEM~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~282 " "Latch mem_blk:MEM_BL\|MEM~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~474 " "Latch mem_blk:MEM_BL\|MEM~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~330 " "Latch mem_blk:MEM_BL\|MEM~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~394 " "Latch mem_blk:MEM_BL\|MEM~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~266 " "Latch mem_blk:MEM_BL\|MEM~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~458 " "Latch mem_blk:MEM_BL\|MEM~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~442 " "Latch mem_blk:MEM_BL\|MEM~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~378 " "Latch mem_blk:MEM_BL\|MEM~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~314 " "Latch mem_blk:MEM_BL\|MEM~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~506 " "Latch mem_blk:MEM_BL\|MEM~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~170 " "Latch mem_blk:MEM_BL\|MEM~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~154 " "Latch mem_blk:MEM_BL\|MEM~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~138 " "Latch mem_blk:MEM_BL\|MEM~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~186 " "Latch mem_blk:MEM_BL\|MEM~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~90 " "Latch mem_blk:MEM_BL\|MEM~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~106 " "Latch mem_blk:MEM_BL\|MEM~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~74 " "Latch mem_blk:MEM_BL\|MEM~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~122 " "Latch mem_blk:MEM_BL\|MEM~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~42 " "Latch mem_blk:MEM_BL\|MEM~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~26 " "Latch mem_blk:MEM_BL\|MEM~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~10 " "Latch mem_blk:MEM_BL\|MEM~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~58 " "Latch mem_blk:MEM_BL\|MEM~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~218 " "Latch mem_blk:MEM_BL\|MEM~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~234 " "Latch mem_blk:MEM_BL\|MEM~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~202 " "Latch mem_blk:MEM_BL\|MEM~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~250 " "Latch mem_blk:MEM_BL\|MEM~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~858 " "Latch mem_blk:MEM_BL\|MEM~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~922 " "Latch mem_blk:MEM_BL\|MEM~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~794 " "Latch mem_blk:MEM_BL\|MEM~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~986 " "Latch mem_blk:MEM_BL\|MEM~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~938 " "Latch mem_blk:MEM_BL\|MEM~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~874 " "Latch mem_blk:MEM_BL\|MEM~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058211 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~810 " "Latch mem_blk:MEM_BL\|MEM~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1002 " "Latch mem_blk:MEM_BL\|MEM~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~906 " "Latch mem_blk:MEM_BL\|MEM~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~842 " "Latch mem_blk:MEM_BL\|MEM~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~778 " "Latch mem_blk:MEM_BL\|MEM~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~970 " "Latch mem_blk:MEM_BL\|MEM~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~890 " "Latch mem_blk:MEM_BL\|MEM~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~954 " "Latch mem_blk:MEM_BL\|MEM~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~826 " "Latch mem_blk:MEM_BL\|MEM~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1018 " "Latch mem_blk:MEM_BL\|MEM~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1386 " "Latch mem_blk:MEM_BL\|MEM~1386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1450 " "Latch mem_blk:MEM_BL\|MEM~1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1322 " "Latch mem_blk:MEM_BL\|MEM~1322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1514 " "Latch mem_blk:MEM_BL\|MEM~1514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1434 " "Latch mem_blk:MEM_BL\|MEM~1434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1370 " "Latch mem_blk:MEM_BL\|MEM~1370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1306 " "Latch mem_blk:MEM_BL\|MEM~1306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1498 " "Latch mem_blk:MEM_BL\|MEM~1498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1354 " "Latch mem_blk:MEM_BL\|MEM~1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1418 " "Latch mem_blk:MEM_BL\|MEM~1418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1290 " "Latch mem_blk:MEM_BL\|MEM~1290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1482 " "Latch mem_blk:MEM_BL\|MEM~1482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1466 " "Latch mem_blk:MEM_BL\|MEM~1466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1402 " "Latch mem_blk:MEM_BL\|MEM~1402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1338 " "Latch mem_blk:MEM_BL\|MEM~1338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1530 " "Latch mem_blk:MEM_BL\|MEM~1530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1642 " "Latch mem_blk:MEM_BL\|MEM~1642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1626 " "Latch mem_blk:MEM_BL\|MEM~1626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1610 " "Latch mem_blk:MEM_BL\|MEM~1610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1658 " "Latch mem_blk:MEM_BL\|MEM~1658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1690 " "Latch mem_blk:MEM_BL\|MEM~1690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1706 " "Latch mem_blk:MEM_BL\|MEM~1706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1674 " "Latch mem_blk:MEM_BL\|MEM~1674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1722 " "Latch mem_blk:MEM_BL\|MEM~1722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1562 " "Latch mem_blk:MEM_BL\|MEM~1562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1578 " "Latch mem_blk:MEM_BL\|MEM~1578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1546 " "Latch mem_blk:MEM_BL\|MEM~1546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1594 " "Latch mem_blk:MEM_BL\|MEM~1594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1770 " "Latch mem_blk:MEM_BL\|MEM~1770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1754 " "Latch mem_blk:MEM_BL\|MEM~1754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1738 " "Latch mem_blk:MEM_BL\|MEM~1738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1786 " "Latch mem_blk:MEM_BL\|MEM~1786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1194 " "Latch mem_blk:MEM_BL\|MEM~1194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1178 " "Latch mem_blk:MEM_BL\|MEM~1178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1162 " "Latch mem_blk:MEM_BL\|MEM~1162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1210 " "Latch mem_blk:MEM_BL\|MEM~1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1114 " "Latch mem_blk:MEM_BL\|MEM~1114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1130 " "Latch mem_blk:MEM_BL\|MEM~1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1098 " "Latch mem_blk:MEM_BL\|MEM~1098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1146 " "Latch mem_blk:MEM_BL\|MEM~1146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1066 " "Latch mem_blk:MEM_BL\|MEM~1066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1050 " "Latch mem_blk:MEM_BL\|MEM~1050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1034 " "Latch mem_blk:MEM_BL\|MEM~1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1082 " "Latch mem_blk:MEM_BL\|MEM~1082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1242 " "Latch mem_blk:MEM_BL\|MEM~1242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1258 " "Latch mem_blk:MEM_BL\|MEM~1258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1226 " "Latch mem_blk:MEM_BL\|MEM~1226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1274 " "Latch mem_blk:MEM_BL\|MEM~1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1882 " "Latch mem_blk:MEM_BL\|MEM~1882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1946 " "Latch mem_blk:MEM_BL\|MEM~1946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1818 " "Latch mem_blk:MEM_BL\|MEM~1818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2010 " "Latch mem_blk:MEM_BL\|MEM~2010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1962 " "Latch mem_blk:MEM_BL\|MEM~1962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1898 " "Latch mem_blk:MEM_BL\|MEM~1898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1834 " "Latch mem_blk:MEM_BL\|MEM~1834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2026 " "Latch mem_blk:MEM_BL\|MEM~2026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1930 " "Latch mem_blk:MEM_BL\|MEM~1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1866 " "Latch mem_blk:MEM_BL\|MEM~1866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1802 " "Latch mem_blk:MEM_BL\|MEM~1802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1994 " "Latch mem_blk:MEM_BL\|MEM~1994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1914 " "Latch mem_blk:MEM_BL\|MEM~1914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1978 " "Latch mem_blk:MEM_BL\|MEM~1978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1850 " "Latch mem_blk:MEM_BL\|MEM~1850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2042 " "Latch mem_blk:MEM_BL\|MEM~2042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~617 " "Latch mem_blk:MEM_BL\|MEM~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~601 " "Latch mem_blk:MEM_BL\|MEM~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~585 " "Latch mem_blk:MEM_BL\|MEM~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~633 " "Latch mem_blk:MEM_BL\|MEM~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~665 " "Latch mem_blk:MEM_BL\|MEM~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~681 " "Latch mem_blk:MEM_BL\|MEM~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~649 " "Latch mem_blk:MEM_BL\|MEM~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~697 " "Latch mem_blk:MEM_BL\|MEM~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~537 " "Latch mem_blk:MEM_BL\|MEM~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~553 " "Latch mem_blk:MEM_BL\|MEM~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~521 " "Latch mem_blk:MEM_BL\|MEM~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~569 " "Latch mem_blk:MEM_BL\|MEM~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~745 " "Latch mem_blk:MEM_BL\|MEM~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~729 " "Latch mem_blk:MEM_BL\|MEM~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~713 " "Latch mem_blk:MEM_BL\|MEM~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~761 " "Latch mem_blk:MEM_BL\|MEM~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~361 " "Latch mem_blk:MEM_BL\|MEM~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~425 " "Latch mem_blk:MEM_BL\|MEM~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~297 " "Latch mem_blk:MEM_BL\|MEM~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~489 " "Latch mem_blk:MEM_BL\|MEM~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~409 " "Latch mem_blk:MEM_BL\|MEM~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~345 " "Latch mem_blk:MEM_BL\|MEM~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~281 " "Latch mem_blk:MEM_BL\|MEM~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~473 " "Latch mem_blk:MEM_BL\|MEM~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~329 " "Latch mem_blk:MEM_BL\|MEM~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~393 " "Latch mem_blk:MEM_BL\|MEM~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~265 " "Latch mem_blk:MEM_BL\|MEM~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~457 " "Latch mem_blk:MEM_BL\|MEM~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~441 " "Latch mem_blk:MEM_BL\|MEM~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~377 " "Latch mem_blk:MEM_BL\|MEM~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~313 " "Latch mem_blk:MEM_BL\|MEM~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~505 " "Latch mem_blk:MEM_BL\|MEM~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~169 " "Latch mem_blk:MEM_BL\|MEM~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~153 " "Latch mem_blk:MEM_BL\|MEM~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~137 " "Latch mem_blk:MEM_BL\|MEM~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~185 " "Latch mem_blk:MEM_BL\|MEM~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~89 " "Latch mem_blk:MEM_BL\|MEM~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~105 " "Latch mem_blk:MEM_BL\|MEM~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~73 " "Latch mem_blk:MEM_BL\|MEM~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~121 " "Latch mem_blk:MEM_BL\|MEM~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~41 " "Latch mem_blk:MEM_BL\|MEM~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~25 " "Latch mem_blk:MEM_BL\|MEM~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~9 " "Latch mem_blk:MEM_BL\|MEM~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~57 " "Latch mem_blk:MEM_BL\|MEM~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~217 " "Latch mem_blk:MEM_BL\|MEM~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~233 " "Latch mem_blk:MEM_BL\|MEM~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~201 " "Latch mem_blk:MEM_BL\|MEM~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~249 " "Latch mem_blk:MEM_BL\|MEM~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~857 " "Latch mem_blk:MEM_BL\|MEM~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~921 " "Latch mem_blk:MEM_BL\|MEM~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~793 " "Latch mem_blk:MEM_BL\|MEM~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~985 " "Latch mem_blk:MEM_BL\|MEM~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~937 " "Latch mem_blk:MEM_BL\|MEM~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~873 " "Latch mem_blk:MEM_BL\|MEM~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~809 " "Latch mem_blk:MEM_BL\|MEM~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1001 " "Latch mem_blk:MEM_BL\|MEM~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~905 " "Latch mem_blk:MEM_BL\|MEM~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~841 " "Latch mem_blk:MEM_BL\|MEM~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~777 " "Latch mem_blk:MEM_BL\|MEM~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~969 " "Latch mem_blk:MEM_BL\|MEM~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~889 " "Latch mem_blk:MEM_BL\|MEM~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~953 " "Latch mem_blk:MEM_BL\|MEM~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~825 " "Latch mem_blk:MEM_BL\|MEM~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1017 " "Latch mem_blk:MEM_BL\|MEM~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1385 " "Latch mem_blk:MEM_BL\|MEM~1385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1449 " "Latch mem_blk:MEM_BL\|MEM~1449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1321 " "Latch mem_blk:MEM_BL\|MEM~1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1513 " "Latch mem_blk:MEM_BL\|MEM~1513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1433 " "Latch mem_blk:MEM_BL\|MEM~1433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1369 " "Latch mem_blk:MEM_BL\|MEM~1369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1305 " "Latch mem_blk:MEM_BL\|MEM~1305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1497 " "Latch mem_blk:MEM_BL\|MEM~1497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1353 " "Latch mem_blk:MEM_BL\|MEM~1353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1417 " "Latch mem_blk:MEM_BL\|MEM~1417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1289 " "Latch mem_blk:MEM_BL\|MEM~1289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1481 " "Latch mem_blk:MEM_BL\|MEM~1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1465 " "Latch mem_blk:MEM_BL\|MEM~1465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1401 " "Latch mem_blk:MEM_BL\|MEM~1401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1337 " "Latch mem_blk:MEM_BL\|MEM~1337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1529 " "Latch mem_blk:MEM_BL\|MEM~1529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1641 " "Latch mem_blk:MEM_BL\|MEM~1641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1625 " "Latch mem_blk:MEM_BL\|MEM~1625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1609 " "Latch mem_blk:MEM_BL\|MEM~1609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1657 " "Latch mem_blk:MEM_BL\|MEM~1657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1689 " "Latch mem_blk:MEM_BL\|MEM~1689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1705 " "Latch mem_blk:MEM_BL\|MEM~1705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1673 " "Latch mem_blk:MEM_BL\|MEM~1673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1721 " "Latch mem_blk:MEM_BL\|MEM~1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1561 " "Latch mem_blk:MEM_BL\|MEM~1561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1577 " "Latch mem_blk:MEM_BL\|MEM~1577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1545 " "Latch mem_blk:MEM_BL\|MEM~1545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1593 " "Latch mem_blk:MEM_BL\|MEM~1593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1769 " "Latch mem_blk:MEM_BL\|MEM~1769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1753 " "Latch mem_blk:MEM_BL\|MEM~1753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1737 " "Latch mem_blk:MEM_BL\|MEM~1737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1785 " "Latch mem_blk:MEM_BL\|MEM~1785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058227 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1193 " "Latch mem_blk:MEM_BL\|MEM~1193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1177 " "Latch mem_blk:MEM_BL\|MEM~1177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1161 " "Latch mem_blk:MEM_BL\|MEM~1161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1209 " "Latch mem_blk:MEM_BL\|MEM~1209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1113 " "Latch mem_blk:MEM_BL\|MEM~1113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1129 " "Latch mem_blk:MEM_BL\|MEM~1129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1097 " "Latch mem_blk:MEM_BL\|MEM~1097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1145 " "Latch mem_blk:MEM_BL\|MEM~1145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1065 " "Latch mem_blk:MEM_BL\|MEM~1065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1049 " "Latch mem_blk:MEM_BL\|MEM~1049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1033 " "Latch mem_blk:MEM_BL\|MEM~1033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1081 " "Latch mem_blk:MEM_BL\|MEM~1081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1241 " "Latch mem_blk:MEM_BL\|MEM~1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1257 " "Latch mem_blk:MEM_BL\|MEM~1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1225 " "Latch mem_blk:MEM_BL\|MEM~1225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1273 " "Latch mem_blk:MEM_BL\|MEM~1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1881 " "Latch mem_blk:MEM_BL\|MEM~1881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1945 " "Latch mem_blk:MEM_BL\|MEM~1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1817 " "Latch mem_blk:MEM_BL\|MEM~1817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2009 " "Latch mem_blk:MEM_BL\|MEM~2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1961 " "Latch mem_blk:MEM_BL\|MEM~1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1897 " "Latch mem_blk:MEM_BL\|MEM~1897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1833 " "Latch mem_blk:MEM_BL\|MEM~1833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2025 " "Latch mem_blk:MEM_BL\|MEM~2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1929 " "Latch mem_blk:MEM_BL\|MEM~1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1865 " "Latch mem_blk:MEM_BL\|MEM~1865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1801 " "Latch mem_blk:MEM_BL\|MEM~1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1993 " "Latch mem_blk:MEM_BL\|MEM~1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1913 " "Latch mem_blk:MEM_BL\|MEM~1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1977 " "Latch mem_blk:MEM_BL\|MEM~1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1849 " "Latch mem_blk:MEM_BL\|MEM~1849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2041 " "Latch mem_blk:MEM_BL\|MEM~2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~616 " "Latch mem_blk:MEM_BL\|MEM~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~600 " "Latch mem_blk:MEM_BL\|MEM~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~584 " "Latch mem_blk:MEM_BL\|MEM~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~632 " "Latch mem_blk:MEM_BL\|MEM~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~664 " "Latch mem_blk:MEM_BL\|MEM~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~680 " "Latch mem_blk:MEM_BL\|MEM~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~648 " "Latch mem_blk:MEM_BL\|MEM~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~696 " "Latch mem_blk:MEM_BL\|MEM~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~536 " "Latch mem_blk:MEM_BL\|MEM~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~552 " "Latch mem_blk:MEM_BL\|MEM~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~520 " "Latch mem_blk:MEM_BL\|MEM~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~568 " "Latch mem_blk:MEM_BL\|MEM~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~744 " "Latch mem_blk:MEM_BL\|MEM~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~728 " "Latch mem_blk:MEM_BL\|MEM~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~712 " "Latch mem_blk:MEM_BL\|MEM~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~760 " "Latch mem_blk:MEM_BL\|MEM~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~360 " "Latch mem_blk:MEM_BL\|MEM~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~424 " "Latch mem_blk:MEM_BL\|MEM~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~296 " "Latch mem_blk:MEM_BL\|MEM~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~488 " "Latch mem_blk:MEM_BL\|MEM~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~408 " "Latch mem_blk:MEM_BL\|MEM~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~344 " "Latch mem_blk:MEM_BL\|MEM~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~280 " "Latch mem_blk:MEM_BL\|MEM~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~472 " "Latch mem_blk:MEM_BL\|MEM~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~328 " "Latch mem_blk:MEM_BL\|MEM~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~392 " "Latch mem_blk:MEM_BL\|MEM~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~264 " "Latch mem_blk:MEM_BL\|MEM~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~456 " "Latch mem_blk:MEM_BL\|MEM~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~440 " "Latch mem_blk:MEM_BL\|MEM~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~376 " "Latch mem_blk:MEM_BL\|MEM~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~312 " "Latch mem_blk:MEM_BL\|MEM~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~504 " "Latch mem_blk:MEM_BL\|MEM~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~168 " "Latch mem_blk:MEM_BL\|MEM~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~152 " "Latch mem_blk:MEM_BL\|MEM~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~136 " "Latch mem_blk:MEM_BL\|MEM~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~184 " "Latch mem_blk:MEM_BL\|MEM~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~88 " "Latch mem_blk:MEM_BL\|MEM~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~104 " "Latch mem_blk:MEM_BL\|MEM~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~72 " "Latch mem_blk:MEM_BL\|MEM~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~120 " "Latch mem_blk:MEM_BL\|MEM~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~40 " "Latch mem_blk:MEM_BL\|MEM~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~24 " "Latch mem_blk:MEM_BL\|MEM~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~8 " "Latch mem_blk:MEM_BL\|MEM~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~56 " "Latch mem_blk:MEM_BL\|MEM~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~216 " "Latch mem_blk:MEM_BL\|MEM~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~232 " "Latch mem_blk:MEM_BL\|MEM~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~200 " "Latch mem_blk:MEM_BL\|MEM~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~248 " "Latch mem_blk:MEM_BL\|MEM~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~856 " "Latch mem_blk:MEM_BL\|MEM~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~920 " "Latch mem_blk:MEM_BL\|MEM~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~792 " "Latch mem_blk:MEM_BL\|MEM~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~984 " "Latch mem_blk:MEM_BL\|MEM~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~936 " "Latch mem_blk:MEM_BL\|MEM~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~872 " "Latch mem_blk:MEM_BL\|MEM~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~808 " "Latch mem_blk:MEM_BL\|MEM~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1000 " "Latch mem_blk:MEM_BL\|MEM~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~904 " "Latch mem_blk:MEM_BL\|MEM~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~840 " "Latch mem_blk:MEM_BL\|MEM~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~776 " "Latch mem_blk:MEM_BL\|MEM~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~968 " "Latch mem_blk:MEM_BL\|MEM~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~888 " "Latch mem_blk:MEM_BL\|MEM~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~952 " "Latch mem_blk:MEM_BL\|MEM~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~824 " "Latch mem_blk:MEM_BL\|MEM~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1016 " "Latch mem_blk:MEM_BL\|MEM~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1384 " "Latch mem_blk:MEM_BL\|MEM~1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1448 " "Latch mem_blk:MEM_BL\|MEM~1448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1320 " "Latch mem_blk:MEM_BL\|MEM~1320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1512 " "Latch mem_blk:MEM_BL\|MEM~1512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1432 " "Latch mem_blk:MEM_BL\|MEM~1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1368 " "Latch mem_blk:MEM_BL\|MEM~1368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1304 " "Latch mem_blk:MEM_BL\|MEM~1304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1496 " "Latch mem_blk:MEM_BL\|MEM~1496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1352 " "Latch mem_blk:MEM_BL\|MEM~1352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1416 " "Latch mem_blk:MEM_BL\|MEM~1416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1288 " "Latch mem_blk:MEM_BL\|MEM~1288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1480 " "Latch mem_blk:MEM_BL\|MEM~1480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1464 " "Latch mem_blk:MEM_BL\|MEM~1464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1400 " "Latch mem_blk:MEM_BL\|MEM~1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1336 " "Latch mem_blk:MEM_BL\|MEM~1336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1528 " "Latch mem_blk:MEM_BL\|MEM~1528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1640 " "Latch mem_blk:MEM_BL\|MEM~1640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1624 " "Latch mem_blk:MEM_BL\|MEM~1624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1608 " "Latch mem_blk:MEM_BL\|MEM~1608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1656 " "Latch mem_blk:MEM_BL\|MEM~1656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1688 " "Latch mem_blk:MEM_BL\|MEM~1688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1704 " "Latch mem_blk:MEM_BL\|MEM~1704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1672 " "Latch mem_blk:MEM_BL\|MEM~1672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1720 " "Latch mem_blk:MEM_BL\|MEM~1720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1560 " "Latch mem_blk:MEM_BL\|MEM~1560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1576 " "Latch mem_blk:MEM_BL\|MEM~1576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1544 " "Latch mem_blk:MEM_BL\|MEM~1544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1592 " "Latch mem_blk:MEM_BL\|MEM~1592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1768 " "Latch mem_blk:MEM_BL\|MEM~1768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1752 " "Latch mem_blk:MEM_BL\|MEM~1752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1736 " "Latch mem_blk:MEM_BL\|MEM~1736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1784 " "Latch mem_blk:MEM_BL\|MEM~1784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1192 " "Latch mem_blk:MEM_BL\|MEM~1192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1176 " "Latch mem_blk:MEM_BL\|MEM~1176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1160 " "Latch mem_blk:MEM_BL\|MEM~1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1208 " "Latch mem_blk:MEM_BL\|MEM~1208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1112 " "Latch mem_blk:MEM_BL\|MEM~1112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1128 " "Latch mem_blk:MEM_BL\|MEM~1128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1096 " "Latch mem_blk:MEM_BL\|MEM~1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1144 " "Latch mem_blk:MEM_BL\|MEM~1144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1064 " "Latch mem_blk:MEM_BL\|MEM~1064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1048 " "Latch mem_blk:MEM_BL\|MEM~1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1032 " "Latch mem_blk:MEM_BL\|MEM~1032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1080 " "Latch mem_blk:MEM_BL\|MEM~1080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1240 " "Latch mem_blk:MEM_BL\|MEM~1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1256 " "Latch mem_blk:MEM_BL\|MEM~1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1224 " "Latch mem_blk:MEM_BL\|MEM~1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1272 " "Latch mem_blk:MEM_BL\|MEM~1272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1880 " "Latch mem_blk:MEM_BL\|MEM~1880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1944 " "Latch mem_blk:MEM_BL\|MEM~1944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1816 " "Latch mem_blk:MEM_BL\|MEM~1816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2008 " "Latch mem_blk:MEM_BL\|MEM~2008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1960 " "Latch mem_blk:MEM_BL\|MEM~1960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1896 " "Latch mem_blk:MEM_BL\|MEM~1896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1832 " "Latch mem_blk:MEM_BL\|MEM~1832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2024 " "Latch mem_blk:MEM_BL\|MEM~2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1928 " "Latch mem_blk:MEM_BL\|MEM~1928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1864 " "Latch mem_blk:MEM_BL\|MEM~1864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1800 " "Latch mem_blk:MEM_BL\|MEM~1800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1992 " "Latch mem_blk:MEM_BL\|MEM~1992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1912 " "Latch mem_blk:MEM_BL\|MEM~1912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1976 " "Latch mem_blk:MEM_BL\|MEM~1976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1848 " "Latch mem_blk:MEM_BL\|MEM~1848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2040 " "Latch mem_blk:MEM_BL\|MEM~2040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~619 " "Latch mem_blk:MEM_BL\|MEM~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~603 " "Latch mem_blk:MEM_BL\|MEM~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~587 " "Latch mem_blk:MEM_BL\|MEM~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~635 " "Latch mem_blk:MEM_BL\|MEM~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~667 " "Latch mem_blk:MEM_BL\|MEM~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~683 " "Latch mem_blk:MEM_BL\|MEM~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~651 " "Latch mem_blk:MEM_BL\|MEM~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~699 " "Latch mem_blk:MEM_BL\|MEM~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~539 " "Latch mem_blk:MEM_BL\|MEM~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~555 " "Latch mem_blk:MEM_BL\|MEM~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~523 " "Latch mem_blk:MEM_BL\|MEM~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~571 " "Latch mem_blk:MEM_BL\|MEM~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~747 " "Latch mem_blk:MEM_BL\|MEM~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~731 " "Latch mem_blk:MEM_BL\|MEM~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~715 " "Latch mem_blk:MEM_BL\|MEM~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~763 " "Latch mem_blk:MEM_BL\|MEM~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~363 " "Latch mem_blk:MEM_BL\|MEM~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~427 " "Latch mem_blk:MEM_BL\|MEM~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~299 " "Latch mem_blk:MEM_BL\|MEM~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~491 " "Latch mem_blk:MEM_BL\|MEM~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~411 " "Latch mem_blk:MEM_BL\|MEM~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~347 " "Latch mem_blk:MEM_BL\|MEM~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~283 " "Latch mem_blk:MEM_BL\|MEM~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~475 " "Latch mem_blk:MEM_BL\|MEM~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~331 " "Latch mem_blk:MEM_BL\|MEM~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~395 " "Latch mem_blk:MEM_BL\|MEM~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~267 " "Latch mem_blk:MEM_BL\|MEM~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~459 " "Latch mem_blk:MEM_BL\|MEM~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~443 " "Latch mem_blk:MEM_BL\|MEM~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~379 " "Latch mem_blk:MEM_BL\|MEM~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~315 " "Latch mem_blk:MEM_BL\|MEM~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~507 " "Latch mem_blk:MEM_BL\|MEM~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~171 " "Latch mem_blk:MEM_BL\|MEM~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~155 " "Latch mem_blk:MEM_BL\|MEM~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~139 " "Latch mem_blk:MEM_BL\|MEM~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~187 " "Latch mem_blk:MEM_BL\|MEM~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~91 " "Latch mem_blk:MEM_BL\|MEM~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~107 " "Latch mem_blk:MEM_BL\|MEM~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~75 " "Latch mem_blk:MEM_BL\|MEM~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~123 " "Latch mem_blk:MEM_BL\|MEM~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~43 " "Latch mem_blk:MEM_BL\|MEM~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~27 " "Latch mem_blk:MEM_BL\|MEM~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~11 " "Latch mem_blk:MEM_BL\|MEM~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~59 " "Latch mem_blk:MEM_BL\|MEM~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~219 " "Latch mem_blk:MEM_BL\|MEM~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~235 " "Latch mem_blk:MEM_BL\|MEM~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~203 " "Latch mem_blk:MEM_BL\|MEM~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~251 " "Latch mem_blk:MEM_BL\|MEM~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~859 " "Latch mem_blk:MEM_BL\|MEM~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~923 " "Latch mem_blk:MEM_BL\|MEM~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~795 " "Latch mem_blk:MEM_BL\|MEM~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~987 " "Latch mem_blk:MEM_BL\|MEM~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~939 " "Latch mem_blk:MEM_BL\|MEM~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~875 " "Latch mem_blk:MEM_BL\|MEM~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~811 " "Latch mem_blk:MEM_BL\|MEM~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1003 " "Latch mem_blk:MEM_BL\|MEM~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~907 " "Latch mem_blk:MEM_BL\|MEM~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~843 " "Latch mem_blk:MEM_BL\|MEM~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~779 " "Latch mem_blk:MEM_BL\|MEM~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~971 " "Latch mem_blk:MEM_BL\|MEM~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~891 " "Latch mem_blk:MEM_BL\|MEM~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~955 " "Latch mem_blk:MEM_BL\|MEM~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~827 " "Latch mem_blk:MEM_BL\|MEM~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1019 " "Latch mem_blk:MEM_BL\|MEM~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1387 " "Latch mem_blk:MEM_BL\|MEM~1387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1451 " "Latch mem_blk:MEM_BL\|MEM~1451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1323 " "Latch mem_blk:MEM_BL\|MEM~1323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1515 " "Latch mem_blk:MEM_BL\|MEM~1515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1435 " "Latch mem_blk:MEM_BL\|MEM~1435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1371 " "Latch mem_blk:MEM_BL\|MEM~1371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1307 " "Latch mem_blk:MEM_BL\|MEM~1307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1499 " "Latch mem_blk:MEM_BL\|MEM~1499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1355 " "Latch mem_blk:MEM_BL\|MEM~1355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058242 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1419 " "Latch mem_blk:MEM_BL\|MEM~1419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1291 " "Latch mem_blk:MEM_BL\|MEM~1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1483 " "Latch mem_blk:MEM_BL\|MEM~1483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1467 " "Latch mem_blk:MEM_BL\|MEM~1467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1403 " "Latch mem_blk:MEM_BL\|MEM~1403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1339 " "Latch mem_blk:MEM_BL\|MEM~1339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1531 " "Latch mem_blk:MEM_BL\|MEM~1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1643 " "Latch mem_blk:MEM_BL\|MEM~1643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1627 " "Latch mem_blk:MEM_BL\|MEM~1627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1611 " "Latch mem_blk:MEM_BL\|MEM~1611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1659 " "Latch mem_blk:MEM_BL\|MEM~1659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1691 " "Latch mem_blk:MEM_BL\|MEM~1691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1707 " "Latch mem_blk:MEM_BL\|MEM~1707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1675 " "Latch mem_blk:MEM_BL\|MEM~1675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1723 " "Latch mem_blk:MEM_BL\|MEM~1723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1563 " "Latch mem_blk:MEM_BL\|MEM~1563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1579 " "Latch mem_blk:MEM_BL\|MEM~1579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1547 " "Latch mem_blk:MEM_BL\|MEM~1547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1595 " "Latch mem_blk:MEM_BL\|MEM~1595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1771 " "Latch mem_blk:MEM_BL\|MEM~1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1755 " "Latch mem_blk:MEM_BL\|MEM~1755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1739 " "Latch mem_blk:MEM_BL\|MEM~1739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1787 " "Latch mem_blk:MEM_BL\|MEM~1787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1195 " "Latch mem_blk:MEM_BL\|MEM~1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1179 " "Latch mem_blk:MEM_BL\|MEM~1179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1163 " "Latch mem_blk:MEM_BL\|MEM~1163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1211 " "Latch mem_blk:MEM_BL\|MEM~1211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1115 " "Latch mem_blk:MEM_BL\|MEM~1115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1131 " "Latch mem_blk:MEM_BL\|MEM~1131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1099 " "Latch mem_blk:MEM_BL\|MEM~1099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1147 " "Latch mem_blk:MEM_BL\|MEM~1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1067 " "Latch mem_blk:MEM_BL\|MEM~1067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1051 " "Latch mem_blk:MEM_BL\|MEM~1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1035 " "Latch mem_blk:MEM_BL\|MEM~1035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1083 " "Latch mem_blk:MEM_BL\|MEM~1083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1243 " "Latch mem_blk:MEM_BL\|MEM~1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1259 " "Latch mem_blk:MEM_BL\|MEM~1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1227 " "Latch mem_blk:MEM_BL\|MEM~1227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1275 " "Latch mem_blk:MEM_BL\|MEM~1275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1883 " "Latch mem_blk:MEM_BL\|MEM~1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1947 " "Latch mem_blk:MEM_BL\|MEM~1947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1819 " "Latch mem_blk:MEM_BL\|MEM~1819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2011 " "Latch mem_blk:MEM_BL\|MEM~2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1963 " "Latch mem_blk:MEM_BL\|MEM~1963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1899 " "Latch mem_blk:MEM_BL\|MEM~1899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1835 " "Latch mem_blk:MEM_BL\|MEM~1835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2027 " "Latch mem_blk:MEM_BL\|MEM~2027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1931 " "Latch mem_blk:MEM_BL\|MEM~1931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1867 " "Latch mem_blk:MEM_BL\|MEM~1867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1803 " "Latch mem_blk:MEM_BL\|MEM~1803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1995 " "Latch mem_blk:MEM_BL\|MEM~1995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1915 " "Latch mem_blk:MEM_BL\|MEM~1915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1979 " "Latch mem_blk:MEM_BL\|MEM~1979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~1851 " "Latch mem_blk:MEM_BL\|MEM~1851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_blk:MEM_BL\|MEM~2043 " "Latch mem_blk:MEM_BL\|MEM~2043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S_RF_AD_OUT1\[0\] " "Ports D and ENA on the latch are fed by the same signal S_RF_AD_OUT1\[0\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[1\] " "Latch ALU:ALU_P\|op1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[0\] " "Latch ALU:ALU_P\|op1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[2\] " "Latch ALU:ALU_P\|op1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[3\] " "Latch ALU:ALU_P\|op1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[5\] " "Latch ALU:ALU_P\|op1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[4\] " "Latch ALU:ALU_P\|op1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[6\] " "Latch ALU:ALU_P\|op1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[7\] " "Latch RF:RF1\|R2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[7\] " "Latch RF:RF1\|R1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[7\] " "Latch RF:RF1\|R0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[7\] " "Latch RF:RF1\|R3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[7\] " "Latch RF:RF1\|R5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[7\] " "Latch RF:RF1\|R6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[7\] " "Latch RF:RF1\|R4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[7\] " "Latch RF:RF1\|R7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[12\] " "Latch RF:RF1\|R2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[12\] " "Latch RF:RF1\|R1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[12\] " "Latch RF:RF1\|R0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[12\] " "Latch RF:RF1\|R3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[12\] " "Latch RF:RF1\|R5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[12\] " "Latch RF:RF1\|R6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[12\] " "Latch RF:RF1\|R4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[12\] " "Latch RF:RF1\|R7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[13\] " "Latch RF:RF1\|R2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[13\] " "Latch RF:RF1\|R1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[13\] " "Latch RF:RF1\|R0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[13\] " "Latch RF:RF1\|R3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[13\] " "Latch RF:RF1\|R5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[13\] " "Latch RF:RF1\|R6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[13\] " "Latch RF:RF1\|R4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[13\] " "Latch RF:RF1\|R7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[14\] " "Latch RF:RF1\|R2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[14\] " "Latch RF:RF1\|R1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[14\] " "Latch RF:RF1\|R0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[14\] " "Latch RF:RF1\|R3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[14\] " "Latch RF:RF1\|R5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[14\] " "Latch RF:RF1\|R6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[14\] " "Latch RF:RF1\|R4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[14\] " "Latch RF:RF1\|R7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[10\] " "Latch RF:RF1\|R2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[10\] " "Latch RF:RF1\|R1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[10\] " "Latch RF:RF1\|R0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[10\] " "Latch RF:RF1\|R3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[10\] " "Latch RF:RF1\|R5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[10\] " "Latch RF:RF1\|R6\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[10\] " "Latch RF:RF1\|R4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[10\] " "Latch RF:RF1\|R7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[9\] " "Latch RF:RF1\|R2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[9\] " "Latch RF:RF1\|R1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[9\] " "Latch RF:RF1\|R0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[9\] " "Latch RF:RF1\|R3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[9\] " "Latch RF:RF1\|R5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[9\] " "Latch RF:RF1\|R6\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[9\] " "Latch RF:RF1\|R4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[9\] " "Latch RF:RF1\|R7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[8\] " "Latch RF:RF1\|R2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[8\] " "Latch RF:RF1\|R1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[8\] " "Latch RF:RF1\|R0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[8\] " "Latch RF:RF1\|R3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[8\] " "Latch RF:RF1\|R5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[8\] " "Latch RF:RF1\|R6\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[8\] " "Latch RF:RF1\|R4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[8\] " "Latch RF:RF1\|R7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R2\[11\] " "Latch RF:RF1\|R2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R1\[11\] " "Latch RF:RF1\|R1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R0\[11\] " "Latch RF:RF1\|R0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R3\[11\] " "Latch RF:RF1\|R3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R5\[11\] " "Latch RF:RF1\|R5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R6\[11\] " "Latch RF:RF1\|R6\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R4\[11\] " "Latch RF:RF1\|R4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF:RF1\|R7\[11\] " "Latch RF:RF1\|R7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:IR_D\|IR_store\[8\] " "Ports D and ENA on the latch are fed by the same signal IR:IR_D\|IR_store\[8\]" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[7\] " "Latch ALU:ALU_P\|op1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[12\] " "Latch ALU:ALU_P\|op1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[13\] " "Latch ALU:ALU_P\|op1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[14\] " "Latch ALU:ALU_P\|op1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[10\] " "Latch ALU:ALU_P\|op1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[9\] " "Latch ALU:ALU_P\|op1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[8\] " "Latch ALU:ALU_P\|op1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU_P\|op1\[11\] " "Latch ALU:ALU_P\|op1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control\[1\]" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669832058258 ""}  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669832058258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Z_o GND " "Pin \"Z_o\" is stuck at GND" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669832060090 "|DATAPATH|Z_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669832060090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669832060294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669832064084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832064084 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669832064304 "|DATAPATH|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669832064304 "|DATAPATH|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669832064304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4139 " "Implemented 4139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669832064304 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669832064304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4105 " "Implemented 4105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669832064304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669832064304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4483 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4483 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669832064446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 23:44:24 2022 " "Processing ended: Wed Nov 30 23:44:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669832064446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669832064446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669832064446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832064446 ""}
