{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 19:21:01 2016 " "Info: Processing started: Sun Jun 12 19:21:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB6-behavioural " "Info: Found design unit 1: LAB6-behavioural" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LAB6 " "Info: Found entity 1: LAB6" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-behavioural " "Info: Found design unit 1: MEMORY-behavioural" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Info: Found entity 1: MEMORY" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-behavioural " "Info: Found design unit 1: DATAPATH-behavioural" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Info: Found entity 1: DATAPATH" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioural " "Info: Found design unit 1: control_unit-behavioural" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Info: Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/fulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/fulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Info: Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regn.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info: Found entity 1: regn" {  } { { "regn.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regn.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-howto " "Info: Found design unit 1: adder-howto" {  } { { "adder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regnbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regNbit-Behavior " "Info: Found design unit 1: regNbit-Behavior" {  } { { "regNbit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regNbit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regNbit " "Info: Found entity 1: regNbit" {  } { { "regNbit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regNbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6 " "Info: Elaborating entity \"LAB6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:MEM_A " "Info: Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:MEM_A\"" {  } { { "LAB6.vhd" "MEM_A" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte memory.vhd(38) " "Warning (10492): VHDL Process Statement warning at memory.vhd(38): signal \"byte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "LAB6.vhd" "CU" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET control_unit.vhd(195) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(195): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstatus control_unit.vhd(48) " "Warning (10631): VHDL Process Statement warning at control_unit.vhd(48): inferring latch(es) for signal or variable \"nextstatus\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.completed control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.completed\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.source control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.source\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg8 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg8\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg7 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg7\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg6 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg6\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg5 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg5\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg4 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg4\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg3 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg3\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg2 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg2\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg1 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg1\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg0 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg0\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.acquire control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.acquire\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.store control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.store\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.idle control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.idle\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DP " "Info: Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DP\"" {  } { { "LAB6.vhd" "DP" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 11 DATAPATH.vhd(88) " "Error (10344): VHDL expression error at DATAPATH.vhd(88): expression has 8 elements, but must have 11 elements" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 88 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 11 DATAPATH.vhd(89) " "Error (10344): VHDL expression error at DATAPATH.vhd(89): expression has 8 elements, but must have 11 elements" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 89 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 11 DATAPATH.vhd(90) " "Error (10344): VHDL expression error at DATAPATH.vhd(90): expression has 8 elements, but must have 11 elements" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 90 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 11 DATAPATH.vhd(91) " "Error (10344): VHDL expression error at DATAPATH.vhd(91): expression has 8 elements, but must have 11 elements" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 91 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 11 DATAPATH.vhd(92) " "Error (10344): VHDL expression error at DATAPATH.vhd(92): expression has 8 elements, but must have 11 elements" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 92 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DATAPATH:DP " "Error: Can't elaborate user hierarchy \"DATAPATH:DP\"" {  } { { "LAB6.vhd" "DP" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 99 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Error: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 19:21:02 2016 " "Error: Processing ended: Sun Jun 12 19:21:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
