 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 21:21:27 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          0.48
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                786
  Buf/Inv Cell Count:             142
  Buf Cell Count:                   1
  Inv Cell Count:                 141
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       620
  Sequential Cell Count:          166
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      196.310018
  Noncombinational Area:   203.406342
  Buf/Inv Area:             18.450432
  Total Buffer Area:             0.19
  Total Inverter Area:          18.26
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               399.716360
  Design Area:             399.716360


  Design Rules
  -----------------------------------
  Total Number of Nets:           855
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.46
  Logic Optimization:                  3.66
  Mapping Optimization:               12.42
  -----------------------------------------
  Overall Compile Time:               48.10
  Overall Compile Wall Clock Time:    40.29

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
