Refresh rate, iter, cpu cycles, bus cycles, instr, branch instructions, branch misses, bpu access, bpu miss, cache ref, cache misses, dtlb read, dtlb miss, itlb read accesses, itlb read misses,
1000000000,499,13191953,1810337,2366721,507679,49150,516481,49665,165678,105520,549316,9692,726,2925,10000000
10000000,499,1842425,257473,469333,103633,5215,100539,5175,18139,11427,84019,1052,106,329,1000000
1000000,499,1226752,80557,479008,117133,691,119907,693,3130,1616,65613,169,22,51,100000
100000,499,966737,45115,368749,90167,63,90151,59,301,38,58003,58,15,6,10000
10000,499,305949,15814,146960,33866,41,33629,39,159,8,23745,37,10,2,1000
1000,499,248483,12451,119073,23952,48,18253,35,121,0,14141,0,16,0,100
100,499,170421,9218,106217,25355,41,25290,37,132,0,13820,0,12,0,10
10,499,209888,10013,106372,24472,36,26705,35,152,0,16688,0,8,0,1
1,499,242366,11368,111877,25452,34,27635,37,157,0,18433,0,3,0,0
