Timing Report Max Delay Analysis

SmartTime Version v11.5 SP2
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP2 (Version 11.5.2.6)
Date: Wed Oct 28 14:42:45 2015


Design: TOP_COMET
Family: ProASIC3E
Die: A3PE1500
Package: 208 PQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               U13B_CCC/Core:GLA
Period (ns):                4.386
Frequency (MHz):            227.998
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        1.058
External Hold (ns):         0.002
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               U13B_CCC/Core:GLB
Period (ns):                0.984
Frequency (MHz):            1016.260
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               U1_EXEC_MASTER/SCFG_CLK_I:Q
Period (ns):                13.585
Frequency (MHz):            73.611
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        11.993
External Hold (ns):         -2.658
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               U3_MAINCLKGEN/Core:GLA
Period (ns):                5.492
Frequency (MHz):            182.083
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      1.336
Max Clock-To-Out (ns):      4.148

Clock Domain:               U3_MAINCLKGEN/Core:GLB
Period (ns):                20.821
Frequency (MHz):            48.028
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      2.219
Max Clock-To-Out (ns):      9.107

Clock Domain:               U3_MAINCLKGEN/Core:GLC
Period (ns):                15.940
Frequency (MHz):            62.735
Required Period (ns):       16.667
Required Frequency (MHz):   59.999
External Setup (ns):        0.708
External Hold (ns):         0.106
Min Clock-To-Out (ns):      2.123
Max Clock-To-Out (ns):      18.037

Clock Domain:               USBCLK60MHZ
Period (ns):                4.000
Frequency (MHz):            250.000
Required Period (ns):       16.667
Required Frequency (MHz):   59.999
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             2.437
Max Delay (ns):             9.587

END SUMMARY
-----------------------------------------------------

Clock Domain U13B_CCC/Core:GLA

SET Register to Register

Path 1
  From:                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK
  To:                          U13C_M_TFC_RX/Q_F[0]:D
  Delay (ns):                  1.389
  Slack (ns):                  0.932
  Arrival (ns):                2.576
  Required (ns):               3.508
  Setup (ns):                  0.713
  Minimum Period (ns):         4.386

Path 2
  From:                        U13C_M_TFC_RX/Q_R[0]:CLK
  To:                          U13C_M_TFC_RX/Q_R[1]:D
  Delay (ns):                  3.122
  Slack (ns):                  2.553
  Arrival (ns):                4.203
  Required (ns):               6.756
  Setup (ns):                  0.574
  Minimum Period (ns):         3.697

Path 3
  From:                        U13C_M_TFC_RX/Q_F[0]:CLK
  To:                          U13C_M_TFC_RX/Q_F[1]:D
  Delay (ns):                  2.974
  Slack (ns):                  2.564
  Arrival (ns):                4.070
  Required (ns):               6.634
  Setup (ns):                  0.713
  Minimum Period (ns):         3.686

Path 4
  From:                        U13C_M_TFC_RX/Q_F[1]:CLK
  To:                          U13C_M_TFC_RX/Q_F[2]:D
  Delay (ns):                  2.447
  Slack (ns):                  3.094
  Arrival (ns):                3.544
  Required (ns):               6.638
  Setup (ns):                  0.713
  Minimum Period (ns):         3.156

Path 5
  From:                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK
  To:                          U13C_M_TFC_RX/Q_R[0]:D
  Delay (ns):                  2.414
  Slack (ns):                  3.191
  Arrival (ns):                3.601
  Required (ns):               6.792
  Setup (ns):                  0.539
  Minimum Period (ns):         3.059


Expanded Path 1
  From: U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK
  To: U13C_M_TFC_RX/Q_F[0]:D
  data required time                             3.508
  data arrival time                          -   2.576
  slack                                          0.932
  ________________________________________________________
  Data arrival time calculation
  0.000                        U13B_CCC/Core:GLA
               +     0.000          Clock source
  0.000                        U13B_CCC/Core:GLA (r)
               +     1.187          net: CCC_160M_ADJ
  1.187                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK (r)
               +     0.367          cell: ADLIB:IOBI_ID_OD_EB
  1.554                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:YF (f)
               +     1.022          net: TFC_IN_F
  2.576                        U13C_M_TFC_RX/Q_F[0]:D (f)
                                    
  2.576                        data arrival time
  ________________________________________________________
  Data required time calculation
  3.125                        U13B_CCC/Core:GLA
               +     0.000          Clock source
  3.125                        U13B_CCC/Core:GLA (f)
               +     1.096          net: CCC_160M_ADJ
  4.221                        U13C_M_TFC_RX/Q_F[0]:CLK (f)
               -     0.713          Library setup time: ADLIB:DFN0C0
  3.508                        U13C_M_TFC_RX/Q_F[0]:D
                                    
  3.508                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        TFC_OUT_0P
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:YIN
  Delay (ns):                  1.868
  Slack (ns):
  Arrival (ns):                1.868
  Required (ns):
  Setup (ns):                  0.377
  External Setup (ns):         1.058

Path 2
  From:                        TFC_OUT_0P
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U3:YIN
  Delay (ns):                  1.868
  Slack (ns):
  Arrival (ns):                1.868
  Required (ns):
  Setup (ns):                  0.377
  External Setup (ns):         1.058


Expanded Path 1
  From: TFC_OUT_0P
  To: U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:YIN
  data required time                             N/C
  data arrival time                          -   1.868
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TFC_OUT_0P (f)
               +     0.000          net: TFC_OUT_0P
  0.000                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U0:PAD (f)
               +     1.868          cell: ADLIB:IOPADP_BI
  1.868                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U0:Y (f)
               +     0.000          net: U11_DDR_TFC/BIBUF_LVDS_0/U0/NET4
  1.868                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:YIN (f)
                                    
  1.868                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U13B_CCC/Core:GLA
               +     0.000          Clock source
  N/C                          U13B_CCC/Core:GLA (r)
               +     1.187          net: CCC_160M_ADJ
  N/C                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK (r)
               -     0.377          Library setup time: ADLIB:IOBI_ID_OD_EB
  N/C                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:YIN


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain U13B_CCC/Core:GLB

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin U13C_M_TFC_RX/ARB_BYTE_40AUX[2]:CLK

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain U1_EXEC_MASTER/SCFG_CLK_I:Q

SET Register to Register

Path 1
  From:                        U2_MAIN_S_CFG/BITCNT[1]/U1:CLK
  To:                          U2_MAIN_S_CFG/BITCNT[0]/U1:D
  Delay (ns):                  12.644
  Slack (ns):                  6.415
  Arrival (ns):                13.558
  Required (ns):               19.973
  Setup (ns):                  0.539
  Minimum Period (ns):         13.585

Path 2
  From:                        U2_MAIN_S_CFG/BITCNT[1]/U1:CLK
  To:                          U2_MAIN_S_CFG/BITCNT[3]/U1:D
  Delay (ns):                  12.449
  Slack (ns):                  6.610
  Arrival (ns):                13.363
  Required (ns):               19.973
  Setup (ns):                  0.539
  Minimum Period (ns):         13.390

Path 3
  From:                        U13A_ADJ_160M/BITCNT[3]/U1:CLK
  To:                          U13A_ADJ_160M/SDIN/U1:D
  Delay (ns):                  12.661
  Slack (ns):                  6.662
  Arrival (ns):                17.691
  Required (ns):               24.353
  Setup (ns):                  0.539
  Minimum Period (ns):         13.338

Path 4
  From:                        U13A_ADJ_160M/BITCNT[2]/U1:CLK
  To:                          U13A_ADJ_160M/BITCNT[5]/U1:D
  Delay (ns):                  12.124
  Slack (ns):                  6.752
  Arrival (ns):                17.425
  Required (ns):               24.177
  Setup (ns):                  0.574
  Minimum Period (ns):         13.248

Path 5
  From:                        U13A_ADJ_160M/BITCNT[2]/U1:CLK
  To:                          U13A_ADJ_160M/SDIN/U1:D
  Delay (ns):                  12.074
  Slack (ns):                  6.943
  Arrival (ns):                17.375
  Required (ns):               24.318
  Setup (ns):                  0.574
  Minimum Period (ns):         13.057


Expanded Path 1
  From: U2_MAIN_S_CFG/BITCNT[1]/U1:CLK
  To: U2_MAIN_S_CFG/BITCNT[0]/U1:D
  data required time                             19.973
  data arrival time                          -   13.558
  slack                                          6.415
  ________________________________________________________
  Data arrival time calculation
  0.000                        U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  0.000                        U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     0.914          net: SCFG_CLK
  0.914                        U2_MAIN_S_CFG/BITCNT[1]/U1:CLK (r)
               +     0.737          cell: ADLIB:DFN1C0
  1.651                        U2_MAIN_S_CFG/BITCNT[1]/U1:Q (f)
               +     1.041          net: U2_MAIN_S_CFG/BITCNT[1]
  2.692                        U2_MAIN_S_CFG/BITCNT_RNID9FQ[0]:B (f)
               +     0.628          cell: ADLIB:OR2B
  3.320                        U2_MAIN_S_CFG/BITCNT_RNID9FQ[0]:Y (r)
               +     0.406          net: U2_MAIN_S_CFG/N_709
  3.726                        U2_MAIN_S_CFG/BITCNT_RNILVM71[2]:B (r)
               +     0.515          cell: ADLIB:OR2A
  4.241                        U2_MAIN_S_CFG/BITCNT_RNILVM71[2]:Y (r)
               +     0.367          net: U2_MAIN_S_CFG/N_710
  4.608                        U2_MAIN_S_CFG/BITCNT_RNIUMUK1[3]:B (r)
               +     0.515          cell: ADLIB:NOR2A
  5.123                        U2_MAIN_S_CFG/BITCNT_RNIUMUK1[3]:Y (f)
               +     0.936          net: U2_MAIN_S_CFG/BITCNT_c3
  6.059                        U2_MAIN_S_CFG/BITCNT_RNI8F622[4]:A (f)
               +     0.386          cell: ADLIB:NOR2B
  6.445                        U2_MAIN_S_CFG/BITCNT_RNI8F622[4]:Y (f)
               +     0.486          net: U2_MAIN_S_CFG/BITCNT_c4
  6.931                        U2_MAIN_S_CFG/BITCNT_RNIV2MS2[5]:B (f)
               +     0.641          cell: ADLIB:NOR3C
  7.572                        U2_MAIN_S_CFG/BITCNT_RNIV2MS2[5]:Y (f)
               +     0.513          net: U2_MAIN_S_CFG/N_734
  8.085                        U2_MAIN_S_CFG/SHIFT_SM_RNI4B6C3[6]:B (f)
               +     0.647          cell: ADLIB:OR2A
  8.732                        U2_MAIN_S_CFG/SHIFT_SM_RNI4B6C3[6]:Y (f)
               +     0.383          net: U2_MAIN_S_CFG/N_716
  9.115                        U2_MAIN_S_CFG/SHIFT_SM_RNI62KF8[1]:A (f)
               +     0.363          cell: ADLIB:OR2A
  9.478                        U2_MAIN_S_CFG/SHIFT_SM_RNI62KF8[1]:Y (r)
               +     0.368          net: U2_MAIN_S_CFG/un1_N_BITCNT_1_sqmuxa
  9.846                        U2_MAIN_S_CFG/SHIFT_SM_RNI9E4U9[2]:B (r)
               +     0.515          cell: ADLIB:NOR2A
  10.361                       U2_MAIN_S_CFG/SHIFT_SM_RNI9E4U9[2]:Y (f)
               +     1.293          net: U2_MAIN_S_CFG/un1_SHIFT_SM_4_3
  11.654                       U2_MAIN_S_CFG/BITCNT_RNO[0]:B (f)
               +     0.650          cell: ADLIB:NOR2
  12.304                       U2_MAIN_S_CFG/BITCNT_RNO[0]:Y (r)
               +     0.334          net: U2_MAIN_S_CFG/N_793
  12.638                       U2_MAIN_S_CFG/BITCNT[0]/U0:B (r)
               +     0.586          cell: ADLIB:MX2
  13.224                       U2_MAIN_S_CFG/BITCNT[0]/U0:Y (r)
               +     0.334          net: U2_MAIN_S_CFG/BITCNT[0]/Y
  13.558                       U2_MAIN_S_CFG/BITCNT[0]/U1:D (r)
                                    
  13.558                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  20.000                       U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     0.512          net: SCFG_CLK
  20.512                       U2_MAIN_S_CFG/BITCNT[0]/U1:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1C0
  19.973                       U2_MAIN_S_CFG/BITCNT[0]/U1:D
                                    
  19.973                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        DCB_SALT_SEL
  To:                          U2_MAIN_S_CFG/ALL81BITS[10]/U1:D
  Delay (ns):                  12.889
  Slack (ns):
  Arrival (ns):                12.889
  Required (ns):
  Setup (ns):                  0.539
  External Setup (ns):         11.993

Path 2
  From:                        DCB_SALT_SEL
  To:                          U2_MAIN_S_CFG/ALL81BITS[8]/U1:D
  Delay (ns):                  13.118
  Slack (ns):
  Arrival (ns):                13.118
  Required (ns):
  Setup (ns):                  0.539
  External Setup (ns):         11.971

Path 3
  From:                        DCB_SALT_SEL
  To:                          U2_MAIN_S_CFG/ALL81BITS[11]/U1:D
  Delay (ns):                  12.578
  Slack (ns):
  Arrival (ns):                12.578
  Required (ns):
  Setup (ns):                  0.539
  External Setup (ns):         11.291

Path 4
  From:                        DCB_SALT_SEL
  To:                          U2_MAIN_S_CFG/ALL81BITS[1]/U1:D
  Delay (ns):                  11.752
  Slack (ns):
  Arrival (ns):                11.752
  Required (ns):
  Setup (ns):                  0.539
  External Setup (ns):         10.476

Path 5
  From:                        DCB_SALT_SEL
  To:                          U2_MAIN_S_CFG/ALL81BITS[4]/U1:D
  Delay (ns):                  11.443
  Slack (ns):
  Arrival (ns):                11.443
  Required (ns):
  Setup (ns):                  0.574
  External Setup (ns):         10.412


Expanded Path 1
  From: DCB_SALT_SEL
  To: U2_MAIN_S_CFG/ALL81BITS[10]/U1:D
  data required time                             N/C
  data arrival time                          -   12.889
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCB_SALT_SEL (f)
               +     0.000          net: DCB_SALT_SEL
  0.000                        DCB_SALT_SEL_pad/U0/U0:PAD (f)
               +     1.659          cell: ADLIB:IOPAD_IN
  1.659                        DCB_SALT_SEL_pad/U0/U0:Y (f)
               +     0.000          net: DCB_SALT_SEL_pad/U0/NET1
  1.659                        DCB_SALT_SEL_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  1.699                        DCB_SALT_SEL_pad/U0/U1:Y (f)
               +     8.190          net: DCB_SALT_SEL_c
  9.889                        DCB_SALT_SEL_pad_RNIJM3B:A (f)
               +     0.537          cell: ADLIB:INV
  10.426                       DCB_SALT_SEL_pad_RNIJM3B:Y (r)
               +     1.534          net: DCB_SALT_SEL_c_i
  11.960                       U2_MAIN_S_CFG/ALL81BITS[10]/U0:B (r)
               +     0.586          cell: ADLIB:MX2
  12.546                       U2_MAIN_S_CFG/ALL81BITS[10]/U0:Y (r)
               +     0.343          net: U2_MAIN_S_CFG/ALL81BITS[10]/Y
  12.889                       U2_MAIN_S_CFG/ALL81BITS[10]/U1:D (r)
                                    
  12.889                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  N/C                          U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     1.435          net: SCFG_CLK
  N/C                          U2_MAIN_S_CFG/ALL81BITS[10]/U1:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1C0
  N/C                          U2_MAIN_S_CFG/ALL81BITS[10]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[0]:CLR
  Delay (ns):                  4.660
  Slack (ns):                  15.080
  Arrival (ns):                9.204
  Required (ns):               24.284
  Recovery (ns):               0.297
  Minimum Period (ns):         4.920
  Skew (ns):                   -0.037

Path 2
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[31]:CLR
  Delay (ns):                  4.771
  Slack (ns):                  15.083
  Arrival (ns):                9.315
  Required (ns):               24.398
  Recovery (ns):               0.297
  Minimum Period (ns):         4.917
  Skew (ns):                   -0.151

Path 3
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[8]:CLR
  Delay (ns):                  4.771
  Slack (ns):                  15.124
  Arrival (ns):                9.315
  Required (ns):               24.439
  Recovery (ns):               0.297
  Minimum Period (ns):         4.876
  Skew (ns):                   -0.192

Path 4
  From:                        U1_EXEC_MASTER/MPOR_B_6:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[27]:CLR
  Delay (ns):                  4.645
  Slack (ns):                  15.250
  Arrival (ns):                9.189
  Required (ns):               24.439
  Recovery (ns):               0.297
  Minimum Period (ns):         4.750
  Skew (ns):                   -0.192

Path 5
  From:                        U1_EXEC_MASTER/MPOR_B_2:CLK
  To:                          U13A_ADJ_160M/ALL81BITS[55]/U1:CLR
  Delay (ns):                  5.002
  Slack (ns):                  15.421
  Arrival (ns):                9.142
  Required (ns):               24.563
  Recovery (ns):               0.297
  Minimum Period (ns):         4.579
  Skew (ns):                   -0.720


Expanded Path 1
  From: U1_EXEC_MASTER/MPOR_B_6:CLK
  To: U13A_ADJ_160M/ALL81BITS[0]:CLR
  data required time                             24.284
  data arrival time                          -   9.204
  slack                                          15.080
  ________________________________________________________
  Data arrival time calculation
  0.000                        U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  0.000                        U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     4.544          net: SCFG_CLK
  4.544                        U1_EXEC_MASTER/MPOR_B_6:CLK (r)
               +     0.581          cell: ADLIB:DFN1C0
  5.125                        U1_EXEC_MASTER/MPOR_B_6:Q (r)
               +     4.079          net: MASTER_POR_B_6
  9.204                        U13A_ADJ_160M/ALL81BITS[0]:CLR (r)
                                    
  9.204                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  20.000                       U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     4.581          net: SCFG_CLK
  24.581                       U13A_ADJ_160M/ALL81BITS[0]:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C0
  24.284                       U13A_ADJ_160M/ALL81BITS[0]:CLR
                                    
  24.284                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        DEV_RST_B
  To:                          U2_MAIN_S_CFG/ALL81BITS[31]:CLR
  Delay (ns):                  13.126
  Slack (ns):
  Arrival (ns):                13.126
  Required (ns):
  Recovery (ns):               0.297
  External Recovery (ns):      11.478

Path 2
  From:                        DEV_RST_B
  To:                          U2_MAIN_S_CFG/ALL81BITS[38]:CLR
  Delay (ns):                  12.740
  Slack (ns):
  Arrival (ns):                12.740
  Required (ns):
  Recovery (ns):               0.297
  External Recovery (ns):      10.537

Path 3
  From:                        DEV_RST_B
  To:                          U2_MAIN_S_CFG/ALL81BITS[5]/U1:CLR
  Delay (ns):                  11.827
  Slack (ns):
  Arrival (ns):                11.827
  Required (ns):
  Recovery (ns):               0.297
  External Recovery (ns):      10.289

Path 4
  From:                        DEV_RST_B
  To:                          U2_MAIN_S_CFG/ALL81BITS[1]/U1:CLR
  Delay (ns):                  11.758
  Slack (ns):
  Arrival (ns):                11.758
  Required (ns):
  Recovery (ns):               0.297
  External Recovery (ns):      10.240

Path 5
  From:                        DEV_RST_B
  To:                          U2_MAIN_S_CFG/SSHIFT/U1:CLR
  Delay (ns):                  11.006
  Slack (ns):
  Arrival (ns):                11.006
  Required (ns):
  Recovery (ns):               0.297
  External Recovery (ns):      10.183


Expanded Path 1
  From: DEV_RST_B
  To: U2_MAIN_S_CFG/ALL81BITS[31]:CLR
  data required time                             N/C
  data arrival time                          -   13.126
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DEV_RST_B (r)
               +     0.000          net: DEV_RST_B
  0.000                        DEV_RST_B_pad/U0/U0:PAD (r)
               +     1.444          cell: ADLIB:IOPAD_IN
  1.444                        DEV_RST_B_pad/U0/U0:Y (r)
               +     0.000          net: DEV_RST_B_pad/U0/NET1
  1.444                        DEV_RST_B_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.487                        DEV_RST_B_pad/U0/U1:Y (r)
               +    11.639          net: DEV_RST_B_c
  13.126                       U2_MAIN_S_CFG/ALL81BITS[31]:CLR (r)
                                    
  13.126                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U1_EXEC_MASTER/SCFG_CLK_I:Q
               +     0.000          Clock source
  N/C                          U1_EXEC_MASTER/SCFG_CLK_I:Q (r)
               +     1.945          net: SCFG_CLK
  N/C                          U2_MAIN_S_CFG/ALL81BITS[31]:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C0
  N/C                          U2_MAIN_S_CFG/ALL81BITS[31]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain U3_MAINCLKGEN/Core:GLA

SET Register to Register

Path 1
  From:                        U28A_TFC_CMD_TX/START_RISE:CLK
  To:                          U28A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  2.046
  Slack (ns):                  -0.246
  Arrival (ns):                3.151
  Required (ns):               2.905
  Setup (ns):                  0.713
  Minimum Period (ns):         5.492

Path 2
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  2.017
  Slack (ns):                  -0.211
  Arrival (ns):                3.120
  Required (ns):               2.909
  Setup (ns):                  0.713
  Minimum Period (ns):         5.422

Path 3
  From:                        U32A_TFC_CMD_TX/START_RISE:CLK
  To:                          U32A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.887
  Slack (ns):                  -0.088
  Arrival (ns):                2.989
  Required (ns):               2.901
  Setup (ns):                  0.713
  Minimum Period (ns):         5.176

Path 4
  From:                        U26A_TFC_CMD_TX/START_RISE:CLK
  To:                          U26A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.829
  Slack (ns):                  -0.030
  Arrival (ns):                2.946
  Required (ns):               2.916
  Setup (ns):                  0.713
  Minimum Period (ns):         5.060

Path 5
  From:                        U31A_TFC_CMD_TX/START_RISE:CLK
  To:                          U31A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.826
  Slack (ns):                  -0.026
  Arrival (ns):                2.919
  Required (ns):               2.893
  Setup (ns):                  0.713
  Minimum Period (ns):         5.052


Expanded Path 1
  From: U28A_TFC_CMD_TX/START_RISE:CLK
  To: U28A_TFC_CMD_TX/START_FALL:D
  data required time                             2.905
  data arrival time                          -   3.151
  slack                                          -0.246
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLA
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLA (r)
               +     1.105          net: CLK_PH1_160MHZ
  1.105                        U28A_TFC_CMD_TX/START_RISE:CLK (r)
               +     0.737          cell: ADLIB:DFN1C0
  1.842                        U28A_TFC_CMD_TX/START_RISE:Q (f)
               +     1.309          net: U28A_TFC_CMD_TX/START_RISE
  3.151                        U28A_TFC_CMD_TX/START_FALL:D (f)
                                    
  3.151                        data arrival time
  ________________________________________________________
  Data required time calculation
  2.500                        U3_MAINCLKGEN/Core:GLA
               +     0.000          Clock source
  2.500                        U3_MAINCLKGEN/Core:GLA (f)
               +     1.118          net: CLK_PH1_160MHZ
  3.618                        U28A_TFC_CMD_TX/START_FALL:CLK (f)
               -     0.713          Library setup time: ADLIB:DFN0C0
  2.905                        U28A_TFC_CMD_TX/START_FALL:D
                                    
  2.905                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To:                          TFC_OUT_14N
  Delay (ns):                  2.862
  Slack (ns):
  Arrival (ns):                4.148
  Required (ns):
  Clock to Out (ns):           4.148

Path 2
  From:                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To:                          TFC_OUT_14P
  Delay (ns):                  2.862
  Slack (ns):
  Arrival (ns):                4.148
  Required (ns):
  Clock to Out (ns):           4.148

Path 3
  From:                        U26B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To:                          TFC_OUT_7N
  Delay (ns):                  2.862
  Slack (ns):
  Arrival (ns):                4.081
  Required (ns):
  Clock to Out (ns):           4.081

Path 4
  From:                        U26B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To:                          TFC_OUT_7P
  Delay (ns):                  2.862
  Slack (ns):
  Arrival (ns):                4.081
  Required (ns):
  Clock to Out (ns):           4.081

Path 5
  From:                        U25B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To:                          TFC_OUT_6N
  Delay (ns):                  2.862
  Slack (ns):
  Arrival (ns):                4.081
  Required (ns):
  Clock to Out (ns):           4.081


Expanded Path 1
  From: U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK
  To: TFC_OUT_14N
  data required time                             N/C
  data arrival time                          -   4.148
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLA
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLA (r)
               +     1.286          net: CLK_PH1_160MHZ
  1.286                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:OCLK (r)
               +     0.939          cell: ADLIB:IOBI_IB_OD_EB
  2.225                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DOUT (f)
               +     0.000          net: U33B_DDR_TFC/_BIBUF_LVDS[0]_/U0/NET1
  2.225                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U2:DB (f)
               +     1.923          cell: ADLIB:IOPADN_BI
  4.148                        U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U2:PAD (r)
               +     0.000          net: TFC_OUT_14N
  4.148                        TFC_OUT_14N (r)
                                    
  4.148                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U3_MAINCLKGEN/Core:GLA
               +     0.000          Clock source
  N/C                          U3_MAINCLKGEN/Core:GLA (r)
                                    
  N/C                          TFC_OUT_14N (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain U3_MAINCLKGEN/Core:GLB

SET Register to Register

Path 1
  From:                        U13C_M_TFC_RX/INDEX_CNT[2]/U1:CLK
  To:                          U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D
  Delay (ns):                  20.282
  Slack (ns):                  4.179
  Arrival (ns):                21.412
  Required (ns):               25.591
  Setup (ns):                  0.539
  Minimum Period (ns):         20.821

Path 2
  From:                        U13C_M_TFC_RX/INDEX_CNT[2]/U1:CLK
  To:                          U13C_M_TFC_RX/BEST_BIT_OS_VAL[3]/U1:D
  Delay (ns):                  20.165
  Slack (ns):                  4.296
  Arrival (ns):                21.295
  Required (ns):               25.591
  Setup (ns):                  0.539
  Minimum Period (ns):         20.704

Path 3
  From:                        U13C_M_TFC_RX/INDEX_CNT[1]/U1:CLK
  To:                          U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D
  Delay (ns):                  19.941
  Slack (ns):                  4.506
  Arrival (ns):                21.085
  Required (ns):               25.591
  Setup (ns):                  0.539
  Minimum Period (ns):         20.494

Path 4
  From:                        U13C_M_TFC_RX/INDEX_CNT[2]/U1:CLK
  To:                          U13C_M_TFC_RX/BEST_BIT_OS_VAL[2]/U1:D
  Delay (ns):                  19.940
  Slack (ns):                  4.521
  Arrival (ns):                21.070
  Required (ns):               25.591
  Setup (ns):                  0.539
  Minimum Period (ns):         20.479

Path 5
  From:                        U13C_M_TFC_RX/INDEX_CNT[0]/U1:CLK
  To:                          U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D
  Delay (ns):                  19.913
  Slack (ns):                  4.534
  Arrival (ns):                21.057
  Required (ns):               25.591
  Setup (ns):                  0.539
  Minimum Period (ns):         20.466


Expanded Path 1
  From: U13C_M_TFC_RX/INDEX_CNT[2]/U1:CLK
  To: U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D
  data required time                             25.591
  data arrival time                          -   21.412
  slack                                          4.179
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLB
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLB (r)
               +     1.130          net: CLK40M_GEN
  1.130                        U13C_M_TFC_RX/INDEX_CNT[2]/U1:CLK (r)
               +     0.737          cell: ADLIB:DFN1C0
  1.867                        U13C_M_TFC_RX/INDEX_CNT[2]/U1:Q (f)
               +     1.572          net: U13C_M_TFC_RX/INDEX_CNT[2]
  3.439                        U13C_M_TFC_RX/un3_n_index_cnt_I_7:C (f)
               +     0.488          cell: ADLIB:AX1C
  3.927                        U13C_M_TFC_RX/un3_n_index_cnt_I_7:Y (r)
               +     2.517          net: U13C_M_TFC_RX/I_7
  6.444                        U13C_M_TFC_RX/REG40M.SEQCNTS_9_RNI7RND1[1]:S (r)
               +     0.365          cell: ADLIB:MX2
  6.809                        U13C_M_TFC_RX/REG40M.SEQCNTS_9_RNI7RND1[1]:Y (r)
               +     1.044          net: U13C_M_TFC_RX/N_6637
  7.853                        U13C_M_TFC_RX/REG40M.SEQCNTS_9_RNIRP0K3[1]:B (r)
               +     0.586          cell: ADLIB:MX2
  8.439                        U13C_M_TFC_RX/REG40M.SEQCNTS_9_RNIRP0K3[1]:Y (r)
               +     0.972          net: U13C_M_TFC_RX/N_6642
  9.411                        U13C_M_TFC_RX/INDEX_CNT_RNISKPO6[0]:A (r)
               +     0.568          cell: ADLIB:MX2
  9.979                        U13C_M_TFC_RX/INDEX_CNT_RNISKPO6[0]:Y (r)
               +     0.334          net: U13C_M_TFC_RX/N_6647
  10.313                       U13C_M_TFC_RX/INDEX_CNT_RNIMK4JD[0]:A (r)
               +     0.568          cell: ADLIB:MX2
  10.881                       U13C_M_TFC_RX/INDEX_CNT_RNIMK4JD[0]:Y (r)
               +     1.439          net: U13C_M_TFC_RX/un6_n_best_seqcnt[1]
  12.320                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_1:A (r)
               +     0.537          cell: ADLIB:OR2A
  12.857                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_1:Y (f)
               +     0.334          net: U13C_M_TFC_RX/N_2_1
  13.191                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_7:C (f)
               +     0.704          cell: ADLIB:AO1C
  13.895                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_7:Y (r)
               +     0.320          net: U13C_M_TFC_RX/N_8
  14.215                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_10:B (r)
               +     0.911          cell: ADLIB:OA1A
  15.126                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_10:Y (r)
               +     0.334          net: U13C_M_TFC_RX/N_11_0
  15.460                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_11:A (r)
               +     0.984          cell: ADLIB:OA1
  16.444                       U13C_M_TFC_RX/SYNC_SM.n_best_clkphase14_0_I_11:Y (r)
               +     0.343          net: U13C_M_TFC_RX/n_best_clkphase14
  16.787                       U13C_M_TFC_RX/INDEX_CNT_RNI6JFST3[0]:C (r)
               +     0.655          cell: ADLIB:AO1C
  17.442                       U13C_M_TFC_RX/INDEX_CNT_RNI6JFST3[0]:Y (f)
               +     1.173          net: U13C_M_TFC_RX/N_8855
  18.615                       U13C_M_TFC_RX/DES_SM_RNICS27V3[2]:B (f)
               +     0.607          cell: ADLIB:OA1A
  19.222                       U13C_M_TFC_RX/DES_SM_RNICS27V3[2]:Y (f)
               +     1.376          net: U13C_M_TFC_RX/N_1097
  20.598                       U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U0:S (f)
               +     0.480          cell: ADLIB:MX2
  21.078                       U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U0:Y (r)
               +     0.334          net: U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/Y
  21.412                       U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D (r)
                                    
  21.412                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       U3_MAINCLKGEN/Core:GLB
               +     0.000          Clock source
  25.000                       U3_MAINCLKGEN/Core:GLB (r)
               +     1.130          net: CLK40M_GEN
  26.130                       U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1C0
  25.591                       U13C_M_TFC_RX/BEST_BIT_OS_VAL[0]/U1:D
                                    
  25.591                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        U13C_M_TFC_RX/RECD_SER_WORD[0]:CLK
  To:                          REF_CLK_1N
  Delay (ns):                  8.025
  Slack (ns):
  Arrival (ns):                9.107
  Required (ns):
  Clock to Out (ns):           9.107

Path 2
  From:                        U13C_M_TFC_RX/RECD_SER_WORD[0]:CLK
  To:                          REF_CLK_1P
  Delay (ns):                  8.025
  Slack (ns):
  Arrival (ns):                9.107
  Required (ns):
  Clock to Out (ns):           9.107

Path 3
  From:                        U13C_M_TFC_RX/RECD_SER_WORD[4]:CLK
  To:                          REF_CLK_5N
  Delay (ns):                  7.141
  Slack (ns):
  Arrival (ns):                8.223
  Required (ns):
  Clock to Out (ns):           8.223

Path 4
  From:                        U13C_M_TFC_RX/RECD_SER_WORD[4]:CLK
  To:                          REF_CLK_5P
  Delay (ns):                  7.141
  Slack (ns):
  Arrival (ns):                8.223
  Required (ns):
  Clock to Out (ns):           8.223

Path 5
  From:                        U13C_M_TFC_RX/RECD_SER_WORD[5]:CLK
  To:                          REF_CLK_6N
  Delay (ns):                  6.926
  Slack (ns):
  Arrival (ns):                8.039
  Required (ns):
  Clock to Out (ns):           8.039


Expanded Path 1
  From: U13C_M_TFC_RX/RECD_SER_WORD[0]:CLK
  To: REF_CLK_1N
  data required time                             N/C
  data arrival time                          -   9.107
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLB
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLB (r)
               +     1.082          net: CLK40M_GEN
  1.082                        U13C_M_TFC_RX/RECD_SER_WORD[0]:CLK (r)
               +     0.581          cell: ADLIB:DFN1C0
  1.663                        U13C_M_TFC_RX/RECD_SER_WORD[0]:Q (r)
               +     4.899          net: RECD_SER_WORD[0]
  6.562                        U20C_REFCLKBUF/\\OUTBUF_LVDS[0]\\/U0/U1:D (r)
               +     0.652          cell: ADLIB:IOTRI_OB_EB
  7.214                        U20C_REFCLKBUF/\\OUTBUF_LVDS[0]\\/U0/U1:DOUT (r)
               +     0.000          net: U20C_REFCLKBUF/_OUTBUF_LVDS[0]_/U0/NET1
  7.214                        U20C_REFCLKBUF/\\OUTBUF_LVDS[0]\\/U0/U2:DB (r)
               +     1.893          cell: ADLIB:IOPADN_OUT
  9.107                        U20C_REFCLKBUF/\\OUTBUF_LVDS[0]\\/U0/U2:PAD (f)
               +     0.000          net: REF_CLK_1N
  9.107                        REF_CLK_1N (f)
                                    
  9.107                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U3_MAINCLKGEN/Core:GLB
               +     0.000          Clock source
  N/C                          U3_MAINCLKGEN/Core:GLB (r)
                                    
  N/C                          REF_CLK_1N (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain U3_MAINCLKGEN/Core:GLC

SET Register to Register

Path 1
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  Delay (ns):                  15.376
  Slack (ns):                  0.727
  Arrival (ns):                16.536
  Required (ns):               17.263
  Setup (ns):                  0.574
  Minimum Period (ns):         15.940

Path 2
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[3]/U1:D
  Delay (ns):                  14.938
  Slack (ns):                  1.145
  Arrival (ns):                16.098
  Required (ns):               17.243
  Setup (ns):                  0.574
  Minimum Period (ns):         15.522

Path 3
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[0]/U1:D
  Delay (ns):                  14.862
  Slack (ns):                  1.241
  Arrival (ns):                16.022
  Required (ns):               17.263
  Setup (ns):                  0.574
  Minimum Period (ns):         15.426

Path 4
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[4]/U1:D
  Delay (ns):                  14.857
  Slack (ns):                  1.246
  Arrival (ns):                16.017
  Required (ns):               17.263
  Setup (ns):                  0.574
  Minimum Period (ns):         15.421

Path 5
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_24[5]/U1:D
  Delay (ns):                  14.857
  Slack (ns):                  1.246
  Arrival (ns):                16.017
  Required (ns):               17.263
  Setup (ns):                  0.574
  Minimum Period (ns):         15.421


Expanded Path 1
  From: U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To: U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  data required time                             17.263
  data arrival time                          -   16.536
  slack                                          0.727
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLC (r)
               +     1.160          net: CLK60MHZ
  1.160                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK (r)
               +     0.320          cell: ADLIB:IOBI_IRC_OB_EB
  1.480                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:Y (r)
               +     1.732          net: U50_PATTERNS/RD_USB_ADBUS[1]
  3.212                        U50_PATTERNS/RD_USB_ADBUS_RNI05BJ_1[1]:A (r)
               +     0.466          cell: ADLIB:NOR2
  3.678                        U50_PATTERNS/RD_USB_ADBUS_RNI05BJ_1[1]:Y (f)
               +     0.367          net: U50_PATTERNS/N_2751
  4.045                        U50_PATTERNS/RD_USB_ADBUS_RNIDK0T_0[0]:A (f)
               +     0.515          cell: ADLIB:NOR2B
  4.560                        U50_PATTERNS/RD_USB_ADBUS_RNIDK0T_0[0]:Y (f)
               +     1.542          net: U50_PATTERNS/N_507
  6.102                        U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2[2]:C (f)
               +     0.681          cell: ADLIB:NOR3C
  6.783                        U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2[2]:Y (f)
               +     1.538          net: U50_PATTERNS/un1_REG_STATE_36_0_0_a2_4_4
  8.321                        U50_PATTERNS/REG_STATE_RNI45V84[2]:A (f)
               +     0.641          cell: ADLIB:NOR3B
  8.962                        U50_PATTERNS/REG_STATE_RNI45V84[2]:Y (f)
               +     0.308          net: U50_PATTERNS/N_540
  9.270                        U50_PATTERNS/REG_STATE_RNIO9M28[4]:A (f)
               +     0.488          cell: ADLIB:OR3
  9.758                        U50_PATTERNS/REG_STATE_RNIO9M28[4]:Y (f)
               +     0.334          net: U50_PATTERNS/un1_REG_STATE_36_0_0_o4_1
  10.092                       U50_PATTERNS/REG_STATE_RNI14SJG[2]:C (f)
               +     0.706          cell: ADLIB:AO1
  10.798                       U50_PATTERNS/REG_STATE_RNI14SJG[2]:Y (f)
               +     1.261          net: U50_PATTERNS/N_2718
  12.059                       U50_PATTERNS/REG_STATE_RNIRVC2M[2]:C (f)
               +     0.751          cell: ADLIB:OR3
  12.810                       U50_PATTERNS/REG_STATE_RNIRVC2M[2]:Y (f)
               +     2.886          net: U50_PATTERNS/un1_REG_STATE_36
  15.696                       U50_PATTERNS/USB_RD_BI_ret_3[5]/U0:S (f)
               +     0.520          cell: ADLIB:MX2
  16.216                       U50_PATTERNS/USB_RD_BI_ret_3[5]/U0:Y (f)
               +     0.320          net: U50_PATTERNS/USB_RD_BI_ret_3[5]/Y
  16.536                       U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D (f)
                                    
  16.536                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.667                       U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  16.667                       U3_MAINCLKGEN/Core:GLC (r)
               +     1.170          net: CLK60MHZ
  17.837                       U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:CLK (r)
               -     0.574          Library setup time: ADLIB:DFN1C0
  17.263                       U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
                                    
  17.263                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        BIDIR_USB_ADBUS[3]
  To:                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U1:YIN
  Delay (ns):                  1.565
  Slack (ns):
  Arrival (ns):                1.565
  Required (ns):
  Setup (ns):                  0.302
  External Setup (ns):         0.708

Path 2
  From:                        BIDIR_USB_ADBUS[2]
  To:                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[2]\\/U0/U1:YIN
  Delay (ns):                  1.565
  Slack (ns):
  Arrival (ns):                1.565
  Required (ns):
  Setup (ns):                  0.302
  External Setup (ns):         0.708

Path 3
  From:                        BIDIR_USB_ADBUS[4]
  To:                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[4]\\/U0/U1:YIN
  Delay (ns):                  1.565
  Slack (ns):
  Arrival (ns):                1.565
  Required (ns):
  Setup (ns):                  0.302
  External Setup (ns):         0.707

Path 4
  From:                        BIDIR_USB_ADBUS[7]
  To:                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[7]\\/U0/U1:YIN
  Delay (ns):                  1.565
  Slack (ns):
  Arrival (ns):                1.565
  Required (ns):
  Setup (ns):                  0.302
  External Setup (ns):         0.707

Path 5
  From:                        P_USB_TXE_B
  To:                          P_USB_TXE_B_pad/U0/U1:YIN
  Delay (ns):                  1.565
  Slack (ns):
  Arrival (ns):                1.565
  Required (ns):
  Setup (ns):                  0.302
  External Setup (ns):         0.707


Expanded Path 1
  From: BIDIR_USB_ADBUS[3]
  To: U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U1:YIN
  data required time                             N/C
  data arrival time                          -   1.565
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        BIDIR_USB_ADBUS[3] (r)
               +     0.000          net: BIDIR_USB_ADBUS[3]
  0.000                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U0:PAD (r)
               +     1.565          cell: ADLIB:IOPAD_BI
  1.565                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U0:Y (r)
               +     0.000          net: U50_PATTERNS/U3_USB_DAT_BUS/_BIBUF_F_24U[3]_/U0/NET3
  1.565                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U1:YIN (r)
                                    
  1.565                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  N/C                          U3_MAINCLKGEN/Core:GLC (r)
               +     1.159          net: CLK60MHZ
  N/C                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U1:ICLK (r)
               -     0.302          Library setup time: ADLIB:IOBI_IRC_OB_EB
  N/C                          U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[3]\\/U0/U1:YIN


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        U50_PATTERNS/WR_USB_ADBUS_ret[1]/U1:CLK
  To:                          BIDIR_USB_ADBUS[0]
  Delay (ns):                  16.848
  Slack (ns):
  Arrival (ns):                18.037
  Required (ns):
  Clock to Out (ns):           18.037

Path 2
  From:                        U50_PATTERNS/WR_USB_ADBUS_ret[2]/U1:CLK
  To:                          BIDIR_USB_ADBUS[0]
  Delay (ns):                  16.816
  Slack (ns):
  Arrival (ns):                18.019
  Required (ns):
  Clock to Out (ns):           18.019

Path 3
  From:                        U50_PATTERNS/WR_USB_ADBUS_ret[0]/U1:CLK
  To:                          BIDIR_USB_ADBUS[0]
  Delay (ns):                  16.574
  Slack (ns):
  Arrival (ns):                17.777
  Required (ns):
  Clock to Out (ns):           17.777

Path 4
  From:                        U50_PATTERNS/WR_USB_ADBUS_ret[1]/U1:CLK
  To:                          BIDIR_USB_ADBUS[3]
  Delay (ns):                  16.518
  Slack (ns):
  Arrival (ns):                17.707
  Required (ns):
  Clock to Out (ns):           17.707

Path 5
  From:                        U50_PATTERNS/WR_USB_ADBUS_ret[2]/U1:CLK
  To:                          BIDIR_USB_ADBUS[3]
  Delay (ns):                  16.486
  Slack (ns):
  Arrival (ns):                17.689
  Required (ns):
  Clock to Out (ns):           17.689


Expanded Path 1
  From: U50_PATTERNS/WR_USB_ADBUS_ret[1]/U1:CLK
  To: BIDIR_USB_ADBUS[0]
  data required time                             N/C
  data arrival time                          -   18.037
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLC (r)
               +     1.189          net: CLK60MHZ
  1.189                        U50_PATTERNS/WR_USB_ADBUS_ret[1]/U1:CLK (r)
               +     0.737          cell: ADLIB:DFN1C0
  1.926                        U50_PATTERNS/WR_USB_ADBUS_ret[1]/U1:Q (f)
               +     0.393          net: U50_PATTERNS/REG_STATE_o_0[8]
  2.319                        U50_PATTERNS/WR_USB_ADBUS_ret_RNI1R97[0]:C (f)
               +     0.751          cell: ADLIB:OR3
  3.070                        U50_PATTERNS/WR_USB_ADBUS_ret_RNI1R97[0]:Y (f)
               +     1.388          net: U50_PATTERNS/N_2623
  4.458                        U50_PATTERNS/WR_USB_ADBUS_ret_11_RNI85EC:A (f)
               +     0.681          cell: ADLIB:NOR3B
  5.139                        U50_PATTERNS/WR_USB_ADBUS_ret_11_RNI85EC:Y (f)
               +     2.197          net: U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_0_a2_0_0[2]
  7.336                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO_3:A (f)
               +     0.641          cell: ADLIB:NOR3B
  7.977                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO_3:Y (f)
               +     1.885          net: U50_PATTERNS/U3_USB_DAT_BUS/N_135
  9.862                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO_0:A (f)
               +     0.488          cell: ADLIB:OR3
  10.350                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO_0:Y (f)
               +     0.331          net: U50_PATTERNS/U3_USB_DAT_BUS/N_WR_USB_ADBUS_0_iv_0_5[0]
  10.681                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO:A (f)
               +     0.525          cell: ADLIB:OR3
  11.206                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\_RNO:Y (f)
               +     3.043          net: U50_PATTERNS/U3_USB_DAT_BUS/WR_USB_ADBUS[0]
  14.249                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U1:D (f)
               +     0.582          cell: ADLIB:IOBI_IRC_OB_EB
  14.831                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U1:DOUT (f)
               +     0.000          net: U50_PATTERNS/U3_USB_DAT_BUS/_BIBUF_F_24U[0]_/U0/NET1
  14.831                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U0:D (f)
               +     3.206          cell: ADLIB:IOPAD_BI
  18.037                       U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U0:PAD (f)
               +     0.000          net: BIDIR_USB_ADBUS[0]
  18.037                       BIDIR_USB_ADBUS[0] (f)
                                    
  18.037                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  N/C                          U3_MAINCLKGEN/Core:GLC (r)
                                    
  N/C                          BIDIR_USB_ADBUS[0] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To:                          U50_PATTERNS/ELINK0_BLKA_ret_20[9]/U1:CLR
  Delay (ns):                  11.681
  Slack (ns):                  4.701
  Arrival (ns):                12.765
  Required (ns):               17.466
  Recovery (ns):               0.297
  Minimum Period (ns):         11.966
  Skew (ns):                   -0.012

Path 2
  From:                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To:                          U50_PATTERNS/ELINK0_BLKA_ret_20[5]/U1:CLR
  Delay (ns):                  11.675
  Slack (ns):                  4.746
  Arrival (ns):                12.759
  Required (ns):               17.505
  Recovery (ns):               0.297
  Minimum Period (ns):         11.921
  Skew (ns):                   -0.051

Path 3
  From:                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To:                          U50_PATTERNS/ELINK0_BLKA_ret_20[4]/U1:CLR
  Delay (ns):                  11.675
  Slack (ns):                  4.746
  Arrival (ns):                12.759
  Required (ns):               17.505
  Recovery (ns):               0.297
  Minimum Period (ns):         11.921
  Skew (ns):                   -0.051

Path 4
  From:                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To:                          U50_PATTERNS/ELINK0_BLKA_ret_20[6]/U1:CLR
  Delay (ns):                  11.589
  Slack (ns):                  4.793
  Arrival (ns):                12.673
  Required (ns):               17.466
  Recovery (ns):               0.297
  Minimum Period (ns):         11.874
  Skew (ns):                   -0.012

Path 5
  From:                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To:                          U50_PATTERNS/ELINK0_BLKA_ret_20[7]/U1:CLR
  Delay (ns):                  11.123
  Slack (ns):                  5.247
  Arrival (ns):                12.207
  Required (ns):               17.454
  Recovery (ns):               0.297
  Minimum Period (ns):         11.420
  Skew (ns):                   0.000


Expanded Path 1
  From: U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK
  To: U50_PATTERNS/ELINK0_BLKA_ret_20[9]/U1:CLR
  data required time                             17.466
  data arrival time                          -   12.765
  slack                                          4.701
  ________________________________________________________
  Data arrival time calculation
  0.000                        U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  0.000                        U3_MAINCLKGEN/Core:GLC (r)
               +     1.084          net: CLK60MHZ
  1.084                        U40_USBMASTER_EN/USB_EN_60M_2S_0:CLK (r)
               +     0.581          cell: ADLIB:DFN1C0
  1.665                        U40_USBMASTER_EN/USB_EN_60M_2S_0:Q (r)
               +    11.100          net: USB_MASTER_EN_0
  12.765                       U50_PATTERNS/ELINK0_BLKA_ret_20[9]/U1:CLR (r)
                                    
  12.765                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.667                       U3_MAINCLKGEN/Core:GLC
               +     0.000          Clock source
  16.667                       U3_MAINCLKGEN/Core:GLC (r)
               +     1.096          net: CLK60MHZ
  17.763                       U50_PATTERNS/ELINK0_BLKA_ret_20[9]/U1:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C0
  17.466                       U50_PATTERNS/ELINK0_BLKA_ret_20[9]/U1:CLR
                                    
  17.466                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain USBCLK60MHZ

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin USBCLK60MHZ_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        DCB_SALT_SEL
  To:                          REF_CLK_0P
  Delay (ns):                  9.587
  Slack (ns):
  Arrival (ns):                9.587
  Required (ns):

Path 2
  From:                        DCB_SALT_SEL
  To:                          REF_CLK_0N
  Delay (ns):                  9.196
  Slack (ns):
  Arrival (ns):                9.196
  Required (ns):


Expanded Path 1
  From: DCB_SALT_SEL
  To: REF_CLK_0P
  data required time                             N/C
  data arrival time                          -   9.587
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCB_SALT_SEL (f)
               +     0.000          net: DCB_SALT_SEL
  0.000                        DCB_SALT_SEL_pad/U0/U0:PAD (f)
               +     1.659          cell: ADLIB:IOPAD_IN
  1.659                        DCB_SALT_SEL_pad/U0/U0:Y (f)
               +     0.000          net: DCB_SALT_SEL_pad/U0/NET1
  1.659                        DCB_SALT_SEL_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  1.699                        DCB_SALT_SEL_pad/U0/U1:Y (f)
               +     5.548          net: DCB_SALT_SEL_c
  7.247                        U12_REFCLKBUF/\\BIBUF_LVDS[0]\\/U0/U1:E (f)
               +     0.417          cell: ADLIB:IOBI_IB_OB_EB
  7.664                        U12_REFCLKBUF/\\BIBUF_LVDS[0]\\/U0/U1:EOUT (f)
               +     0.000          net: U12_REFCLKBUF/_BIBUF_LVDS[0]_/U0/NET2
  7.664                        U12_REFCLKBUF/\\BIBUF_LVDS[0]\\/U0/U0:E (f)
               +     1.923          cell: ADLIB:IOPADP_BI
  9.587                        U12_REFCLKBUF/\\BIBUF_LVDS[0]\\/U0/U0:PAD (f)
               +     0.000          net: REF_CLK_0P
  9.587                        REF_CLK_0P (f)
                                    
  9.587                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DCB_SALT_SEL (f)
                                    
  N/C                          REF_CLK_0P (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

