5 18 1fda1 13 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (ashift1.vcd) 2 -o (ashift1.cdd) 2 -v (ashift1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 ashift1.verilator.v 1 23 1 
2 1 5 5 5 11001e c 1 100c 0 0 1 1 verilatorclock
2 2 5 5 5 9001e 13 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 210025 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 19 19 19 11001e c 1 300c 0 0 1 1 verilatorclock
2 5 19 19 19 9001e 12 27 300a 4 0 1 18 0 1 0 0 0 0
2 6 20 20 20 f0010 6 0 3008 0 0 32 48 b 0
2 7 20 20 20 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 8 20 20 20 60010 6 11 10303c 6 7 1 18 0 1 1 1 0 0
2 9 20 20 20 20012 6 39 10002e 8 0
2 10 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 7000a 1 0 3 0 4 17 0 f 0 8 0 0
1 b 3 3 7000d 1 0 3 0 4 17 0 f 0 1 0 0
1 c 4 3 70010 1 0 3 0 4 17 0 f 0 e 0 0
4 10 26 5 5 5
4 2 1 3 0 2
4 3 6 2 0 2
4 5 1 9 0 5
4 9 4 10 5 5
3 1 main.u$0 "TOP.v.u$0" 0 ashift1.verilator.v 5 16 1 
2 11 6 6 6 f000f 6 0 1008 0 0 32 48 1 0
2 12 6 6 6 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 13 6 6 6 6000f 6 11 10103c 11 12 1 18 0 1 1 1 0 0
2 14 6 6 6 20011 6 39 10002e 13 0
2 15 11 11 11 f000f 6 0 1008 0 0 32 48 5 0
2 16 11 11 11 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 17 11 11 11 6000f 6 11 10103c 15 16 1 18 0 1 1 1 0 0
2 18 11 11 11 20011 6 39 10002e 17 0
2 19 11 11 11 130017 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 20 6 6 6 130017 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 14 11 20 18 14
4 20 6 18 0 14
4 18 0 19 0 14
4 19 0 0 0 14
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 ashift1.verilator.v 6 10 1 
2 21 7 7 7 9000c 1 0 61004 0 0 4 16 0 0
2 22 7 7 7 40004 0 1 1410 0 0 4 1 a
2 23 7 7 7 4000c 1 38 16 21 22
2 24 8 8 8 9000c 1 0 61004 0 0 4 16 0 0
2 25 8 8 8 40004 0 1 1410 0 0 4 1 b
2 26 8 8 8 4000c 1 38 16 24 25
2 27 9 9 9 9000c 1 0 61004 0 0 4 16 0 0
2 28 9 9 9 40004 0 1 1410 0 0 4 1 c
2 29 9 9 9 4000c 1 38 16 27 28
4 23 11 26 26 23
4 26 0 29 29 23
4 29 0 0 0 23
3 1 main.u$0.u$2 "TOP.v.u$0.u$2" 0 ashift1.verilator.v 11 15 1 
2 30 12 12 12 130013 1 0 1008 0 0 32 48 3 0
2 31 12 12 12 9000d 1 0 61008 0 0 4 48 1 0
2 32 12 12 12 90013 1 43 1008 30 31 4 18 0 f 7 8 0 0
2 33 12 12 12 40004 0 1 1410 0 0 4 1 a
2 34 12 12 12 40013 1 38 a 32 33
2 35 13 13 13 130013 1 0 1008 0 0 32 48 2 0
2 36 13 13 13 9000d 1 0 61008 0 0 4 48 4 0
2 37 13 13 13 90013 1 44 1008 35 36 4 18 0 f e 1 0 0
2 38 13 13 13 40004 0 1 1410 0 0 4 1 b
2 39 13 13 13 40013 1 38 a 37 38
2 40 14 14 14 130013 1 0 1008 0 0 32 48 2 0
2 41 14 14 14 9000d 1 0 61008 0 0 4 48 8 0
2 42 14 14 14 90013 1 44 1008 40 41 4 18 0 f 1 e 0 0
2 43 14 14 14 40004 0 1 1410 0 0 4 1 c
2 44 14 14 14 40013 1 38 a 42 43
4 34 11 39 39 34
4 39 0 44 44 34
4 44 0 0 0 34
