
---------- Begin Simulation Statistics ----------
final_tick                                59026213125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679140                       # Number of bytes of host memory used
host_op_rate                                   143822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   811.18                       # Real time elapsed on the host
host_tick_rate                               72765421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116666628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059026                       # Number of seconds simulated
sim_ticks                                 59026213125                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997168                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16665577                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16666049                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               721                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16667473                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              82                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               75                       # Number of indirect misses.
system.cpu.branchPred.lookups                16668561                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     313                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 400007084                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99996974                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               487                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16666881                       # Number of branches committed
system.cpu.commit.bw_lim_events                   124                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3389                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000013                       # Number of instructions committed
system.cpu.commit.committedOps              116666641                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     94411190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.235729                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.381464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28596585     30.29%     30.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49146863     52.06%     82.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1432      0.00%     82.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        71418      0.08%     82.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16030526     16.98%     99.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       209435      0.22%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       351260      0.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3547      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          124      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     94411190                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  172                       # Number of function calls committed.
system.cpu.commit.int_insts                  99999939                       # Number of committed integer instructions.
system.cpu.commit.loads                      16666767                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         83332776     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16666767     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16666973     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         116666641                       # Class of committed instruction
system.cpu.commit.refs                       33333740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     116666628                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.944419                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.944419                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              12556272                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   246                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16665755                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              116672597                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 32277971                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  49435116                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    520                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1954                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                142024                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    16668561                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33334927                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      61067279                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      100009154                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1508                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176495                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           33343825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16665897                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.058949                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           94411903                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.235827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.351711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 44408225     47.04%     47.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16666408     17.65%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1480      0.00%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 33335790     35.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94411903                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  507                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16667172                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.235349                       # Inst execution rate
system.cpu.iew.exec_refs                     33334521                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16667145                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     398                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16667693                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16667485                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           116670707                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              16667376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             116668719                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    520                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               44                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          925                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          511                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          497                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             10                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  68711982                       # num instructions consuming a value
system.cpu.iew.wb_count                     116668456                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.744101                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51128684                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.235346                       # insts written-back per cycle
system.cpu.iew.wb_sent                      116668552                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                149999585                       # number of integer regfile reads
system.cpu.int_regfile_writes                66668105                       # number of integer regfile writes
system.cpu.ipc                               1.058852                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058852                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83334469     71.43%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             35      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16667556     14.29%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16667262     14.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              116669435                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1343484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011515                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1341699     99.87%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                2      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    740      0.06%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1042      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              118012919                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          329094415                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    116668456                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         116674729                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  116670563                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 116669435                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               158                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      94411903                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.235749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.069337                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            28381897     30.06%     30.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32411658     34.33%     64.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16668260     17.65%     82.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16879095     17.88%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               70993      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94411903                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.235356                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                75                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               40                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16667693                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16667485                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33336331                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                         94441942                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1074                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             166663156                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 32350021                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             533352479                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              116671353                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           166668879                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  49505085                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               12480376                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    520                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   567                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              12551435                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5704                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        150002694                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3768                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 74                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    426078                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              279                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    211080940                       # The number of ROB reads
system.cpu.rob.rob_writes                   233340782                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      248                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1025362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2067466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1041255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2083379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1025270                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1041627                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1041625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3109568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3109568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    132311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               132311808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1042104                       # Request fanout histogram
system.membus.respLayer1.occupancy         5437308125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6750252750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2066413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3124704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3125501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    133304384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133330816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1025733                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65617280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2067857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2067468     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    389      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2067857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2603576875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1953259998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            721248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1041730                       # number of demand (read+write) misses
system.l2.demand_misses::total                1042108                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               378                       # number of overall misses
system.l2.overall_misses::.cpu.data           1041730                       # number of overall misses
system.l2.overall_misses::total               1042108                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31763750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  96465028750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96496792500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31763750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  96465028750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96496792500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1041740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1042124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1041740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1042124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84031.084656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92600.797472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92597.689011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84031.084656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92600.797472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92597.689011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1025270                       # number of writebacks
system.l2.writebacks::total                   1025270                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1041728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1042104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1041728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1042104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26832250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  83151075375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  83177907625                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26832250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  83151075375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83177907625                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71362.367021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79820.332539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79817.280833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71362.367021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79820.332539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79817.280833                       # average overall mshr miss latency
system.l2.replacements                        1025733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1041143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1041143                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1041143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1041143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1041627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1041627                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  96455983125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   96455983125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1041627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92601.270056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92601.270056                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1041627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1041627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  83143477125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  83143477125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79820.777615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79820.777615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31763750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31763750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84031.084656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84031.084656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26832250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26832250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71362.367021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71362.367021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9045625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9045625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.911504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87821.601942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87821.601942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7598250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7598250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.893805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75230.198020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75230.198020                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16264.951542                       # Cycle average of tags in use
system.l2.tags.total_refs                     2083355                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1042117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.212084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.103098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16259.636359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992734                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17709005                       # Number of tag accesses
system.l2.tags.data_accesses                 17709005                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       66670464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66694528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65617280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65617280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1041726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1042102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1025270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1025270                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            407683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1129506036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1129913719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       407683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           407683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1111663387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1111663387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1111663387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           407683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1129506036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2241577106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1025270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1041728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000205890000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64063                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2893688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             964932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1025270                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1025270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18059578750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5210515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37599010000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17329.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36079.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   969225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  952329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1025270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  903165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   62517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  83332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  64073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    907.485840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   816.358813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.577894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1300      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10489      7.19%      8.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          901      0.62%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3568      2.45%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2928      2.01%     13.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1769      1.21%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2713      1.86%     16.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9334      6.40%     22.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112797     77.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.266831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.007404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.185028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64062    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            63982     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64063                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66694592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65616128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66694656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65617280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1129.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1111.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1129.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1111.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59026175000                       # Total gap between requests
system.mem_ctrls.avgGap                      28551.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     66670528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     65616128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 407683.277072842058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1129507120.146969556808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1111643870.174163341522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1041728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1025270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10307625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37588702375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1475696097625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27413.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36083.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1439324.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            520805880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            276814890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3717855120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2674091160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4658971200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14555301690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10408969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36812809860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.668840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26582613625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1970800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30472799500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            520206120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            276488520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3722753160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2677724280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4658971200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14606283060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10366038240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36828464580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.934056                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26485191250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1970800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30570221875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     33334430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33334430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33334430                       # number of overall hits
system.cpu.icache.overall_hits::total        33334430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          496                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            496                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          496                       # number of overall misses
system.cpu.icache.overall_misses::total           496                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39259375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39259375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39259375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39259375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33334926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33334926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33334926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33334926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79151.965726                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79151.965726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79151.965726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79151.965726                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32572500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32572500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84824.218750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84824.218750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84824.218750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84824.218750                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33334430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33334430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          496                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           496                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39259375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39259375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33334926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33334926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79151.965726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79151.965726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32572500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32572500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84824.218750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84824.218750                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.313123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33334814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86809.411458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   334.313123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133340088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133340088                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17569686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17569686                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17569698                       # number of overall hits
system.cpu.dcache.overall_hits::total        17569698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15764400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15764400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15764412                       # number of overall misses
system.cpu.dcache.overall_misses::total      15764412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1123888527500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1123888527500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1123888527500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1123888527500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33334086                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33334086                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33334110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33334110                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.472921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.472921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.472921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.472921                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71292.819739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71292.819739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71292.765471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71292.765471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041143                       # number of writebacks
system.cpu.dcache.writebacks::total           1041143                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     14722672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14722672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     14722672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14722672                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  98417780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98417780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  98418463750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98418463750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94475.506082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94475.506082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94475.436915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94475.436915                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041226                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16667029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16667029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16667205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16667205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78011.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78011.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8381875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8381875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82988.861386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82988.861386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       902657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         902657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15764224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     15764224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1123874797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1123874797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.945841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.945841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71292.744730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71292.744730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     14722597                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14722597                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98409398125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98409398125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94476.619870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94476.619870                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       683750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       683750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       423750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       423750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.119048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       337500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       337500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59026213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.727549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18611509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.865825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189375                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.727549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134378490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134378490                       # Number of data accesses

---------- End Simulation Statistics   ----------
