-- generated by newgenasym Thu Nov 26 18:06:27 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ten15 is
    port (    
	\+vin\:    INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC;    
	COMMON:    INOUT  STD_LOGIC);
end ten15;
