Simulator report for divider
Wed Nov 04 21:18:54 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 140 nodes    ;
; Simulation Coverage         ;      35.00 % ;
; Total Number of Transitions ; 1326         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      35.00 % ;
; Total nodes checked                                 ; 140          ;
; Total output ports checked                          ; 140          ;
; Total output ports with complete 1/0-value coverage ; 49           ;
; Total output ports with no 1/0-value coverage       ; 88           ;
; Total output ports with no 1-value coverage         ; 89           ;
; Total output ports with no 0-value coverage         ; 90           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                            ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |divider|outd[0]                                                                 ; |divider|outd[0]                                                                 ; pin_out          ;
; |divider|outd[1]                                                                 ; |divider|outd[1]                                                                 ; pin_out          ;
; |divider|outd[2]                                                                 ; |divider|outd[2]                                                                 ; pin_out          ;
; |divider|outd[3]                                                                 ; |divider|outd[3]                                                                 ; pin_out          ;
; |divider|outd[4]                                                                 ; |divider|outd[4]                                                                 ; pin_out          ;
; |divider|outd[5]                                                                 ; |divider|outd[5]                                                                 ; pin_out          ;
; |divider|outd[6]                                                                 ; |divider|outd[6]                                                                 ; pin_out          ;
; |divider|sel[1]                                                                  ; |divider|sel[1]                                                                  ; out              ;
; |divider|clk                                                                     ; |divider|clk                                                                     ; out              ;
; |divider|counter:c2|out[2]                                                       ; |divider|counter:c2|out[2]                                                       ; regout           ;
; |divider|counter:c2|out[1]                                                       ; |divider|counter:c2|out[1]                                                       ; regout           ;
; |divider|counter:c2|out[0]                                                       ; |divider|counter:c2|out[0]                                                       ; regout           ;
; |divider|counter:c1|cout~0                                                       ; |divider|counter:c1|cout~0                                                       ; out              ;
; |divider|counter:c1|cout                                                         ; |divider|counter:c1|cout                                                         ; regout           ;
; |divider|counter:c1|cout~1                                                       ; |divider|counter:c1|cout~1                                                       ; out              ;
; |divider|counter:c1|out[3]                                                       ; |divider|counter:c1|out[3]                                                       ; regout           ;
; |divider|counter:c1|out[2]                                                       ; |divider|counter:c1|out[2]                                                       ; regout           ;
; |divider|counter:c1|out[1]                                                       ; |divider|counter:c1|out[1]                                                       ; regout           ;
; |divider|counter:c1|out[0]                                                       ; |divider|counter:c1|out[0]                                                       ; regout           ;
; |divider|counter:c2|Add0~0                                                       ; |divider|counter:c2|Add0~0                                                       ; out0             ;
; |divider|counter:c2|Add0~1                                                       ; |divider|counter:c2|Add0~1                                                       ; out0             ;
; |divider|counter:c2|Add0~2                                                       ; |divider|counter:c2|Add0~2                                                       ; out0             ;
; |divider|counter:c2|Add0~3                                                       ; |divider|counter:c2|Add0~3                                                       ; out0             ;
; |divider|counter:c2|Add0~4                                                       ; |divider|counter:c2|Add0~4                                                       ; out0             ;
; |divider|counter:c2|Add0~5                                                       ; |divider|counter:c2|Add0~5                                                       ; out0             ;
; |divider|counter:c2|Add0~6                                                       ; |divider|counter:c2|Add0~6                                                       ; out0             ;
; |divider|counter:c1|Add0~0                                                       ; |divider|counter:c1|Add0~0                                                       ; out0             ;
; |divider|counter:c1|Add0~1                                                       ; |divider|counter:c1|Add0~1                                                       ; out0             ;
; |divider|counter:c1|Add0~2                                                       ; |divider|counter:c1|Add0~2                                                       ; out0             ;
; |divider|counter:c1|Add0~3                                                       ; |divider|counter:c1|Add0~3                                                       ; out0             ;
; |divider|counter:c1|Add0~4                                                       ; |divider|counter:c1|Add0~4                                                       ; out0             ;
; |divider|counter:c1|Add0~5                                                       ; |divider|counter:c1|Add0~5                                                       ; out0             ;
; |divider|counter:c1|Add0~6                                                       ; |divider|counter:c1|Add0~6                                                       ; out0             ;
; |divider|counter:c1|Add0~7                                                       ; |divider|counter:c1|Add0~7                                                       ; out0             ;
; |divider|counter:c1|Add0~8                                                       ; |divider|counter:c1|Add0~8                                                       ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~2                    ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |divider|and1                                                                    ; |divider|and1                                                                    ; out0             ;
; |divider|f_out                                                                   ; |divider|f_out                                                                   ; pin_out          ;
; |divider|sel[0]                                                                  ; |divider|sel[0]                                                                  ; out              ;
; |divider|clear                                                                   ; |divider|clear                                                                   ; out              ;
; |divider|count                                                                   ; |divider|count                                                                   ; out              ;
; |divider|counter:c2|out[3]~0                                                     ; |divider|counter:c2|out[3]~0                                                     ; out0             ;
; |divider|counter:c1|out[3]~0                                                     ; |divider|counter:c1|out[3]~0                                                     ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |divider|and1                                                                    ; |divider|and1                                                                    ; out0             ;
; |divider|outd[7]                                                                 ; |divider|outd[7]                                                                 ; pin_out          ;
; |divider|f_out                                                                   ; |divider|f_out                                                                   ; pin_out          ;
; |divider|sel[0]                                                                  ; |divider|sel[0]                                                                  ; out              ;
; |divider|count                                                                   ; |divider|count                                                                   ; out              ;
; |divider|counter:c2|out[3]                                                       ; |divider|counter:c2|out[3]                                                       ; regout           ;
; |divider|counter:c2|out[3]~0                                                     ; |divider|counter:c2|out[3]~0                                                     ; out0             ;
; |divider|counter:c1|out[3]~0                                                     ; |divider|counter:c1|out[3]~0                                                     ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux0|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux2|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux3|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux4|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux5|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux6|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~0                    ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|_~1                    ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; |divider|MUX_4X1:mux7|lpm_mux:Mux0|mux_a4d:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 04 21:18:54 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off divider -c divider
Info: Using vector source file "C:/altera/90sp2/quartus/hw1/divider.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      35.00 %
Info: Number of transitions in simulation is 1326
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 116 megabytes
    Info: Processing ended: Wed Nov 04 21:18:55 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


