{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578902383574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578902383579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 15:59:43 2020 " "Processing started: Mon Jan 13 15:59:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578902383579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902383579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off apb_rx -c apb_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off apb_rx -c apb_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902383579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578902384361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578902384361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/aessentials/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902391989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/mux.v 9 9 " "Found 9 design units, including 9 entities, in source file /verilog/aessentials/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4to1 " "Found entity 2: MUX4to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX5to1 " "Found entity 3: MUX5to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX6to1 " "Found entity 4: MUX6to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX7to1 " "Found entity 5: MUX7to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX8to1 " "Found entity 6: MUX8to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX9to1 " "Found entity 7: MUX9to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "8 MUX10to1 " "Found entity 8: MUX10to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX16to1 " "Found entity 9: MUX16to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902391998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902391998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/aessentials/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../../aESSENTIALS/baud_counter.v" "" { Text "D:/Verilog/aESSENTIALS/baud_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392004 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(34) " "Verilog HDL warning at apb_tx_dp.v(34): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_dp.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(47) " "Verilog HDL warning at apb_tx_dp.v(47): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_dp.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(48) " "Verilog HDL warning at apb_tx_dp.v(48): extended using \"x\" or \"z\"" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_dp.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_dp " "Found entity 1: apb_tx_dp" {  } { { "apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_dp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392011 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(56) " "Verilog HDL warning at apb_tx_cp.v(56): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(77) " "Verilog HDL warning at apb_tx_cp.v(77): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(84) " "Verilog HDL warning at apb_tx_cp.v(84): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(91) " "Verilog HDL warning at apb_tx_cp.v(91): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(98) " "Verilog HDL warning at apb_tx_cp.v(98): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(104) " "Verilog HDL warning at apb_tx_cp.v(104): extended using \"x\" or \"z\"" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_cp " "Found entity 1: apb_tx_cp" {  } { { "apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx " "Found entity 1: apb_tx" {  } { { "apb_tx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_tb.v(143) " "Verilog HDL warning at apb_rx_tb.v(143): extended using \"x\" or \"z\"" {  } { { "apb_rx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_tb.v(144) " "Verilog HDL warning at apb_rx_tb.v(144): extended using \"x\" or \"z\"" {  } { { "apb_rx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_tb.v(177) " "Verilog HDL warning at apb_rx_tb.v(177): extended using \"x\" or \"z\"" {  } { { "apb_rx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_tb.v(178) " "Verilog HDL warning at apb_rx_tb.v(178): extended using \"x\" or \"z\"" {  } { { "apb_rx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx_tb " "Found entity 1: apb_rx_tb" {  } { { "apb_rx_tb.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(40) " "Verilog HDL warning at apb_rx_dp.v(40): extended using \"x\" or \"z\"" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392032 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(55) " "Verilog HDL warning at apb_rx_dp.v(55): extended using \"x\" or \"z\"" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392033 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(56) " "Verilog HDL warning at apb_rx_dp.v(56): extended using \"x\" or \"z\"" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apb_rx_dp.v(38) " "Verilog HDL information at apb_rx_dp.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578902392033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx_dp " "Found entity 1: apb_rx_dp" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392034 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(55) " "Verilog HDL warning at apb_rx_cp.v(55): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(73) " "Verilog HDL warning at apb_rx_cp.v(73): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392039 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(79) " "Verilog HDL warning at apb_rx_cp.v(79): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392039 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(85) " "Verilog HDL warning at apb_rx_cp.v(85): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392039 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(91) " "Verilog HDL warning at apb_rx_cp.v(91): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392039 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(96) " "Verilog HDL warning at apb_rx_cp.v(96): extended using \"x\" or \"z\"" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578902392039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx_cp " "Found entity 1: apb_rx_cp" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file apb_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx " "Found entity 1: apb_rx" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578902392046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "apb_rx " "Elaborating entity \"apb_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578902392082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rx_cp apb_rx_cp:rx_cp " "Elaborating entity \"apb_rx_cp\" for hierarchy \"apb_rx_cp:rx_cp\"" {  } { { "apb_rx.v" "rx_cp" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apb_rx_cp.v(38) " "Verilog HDL assignment warning at apb_rx_cp.v(38): truncated value with size 32 to match size of target (10)" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(59) " "Verilog HDL Case Statement warning at apb_rx_cp.v(59): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(65) " "Verilog HDL Case Statement warning at apb_rx_cp.v(65): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(71) " "Verilog HDL Case Statement warning at apb_rx_cp.v(71): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(77) " "Verilog HDL Case Statement warning at apb_rx_cp.v(77): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(83) " "Verilog HDL Case Statement warning at apb_rx_cp.v(83): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(89) " "Verilog HDL Case Statement warning at apb_rx_cp.v(89): case item expression covers a value already covered by a previous case item" {  } { { "apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 89 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578902392132 "|apb_rx|apb_rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rx_dp apb_rx_dp:rx_dp " "Elaborating entity \"apb_rx_dp\" for hierarchy \"apb_rx_dp:rx_dp\"" {  } { { "apb_rx.v" "rx_dp" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data apb_rx_dp.v(38) " "Verilog HDL Always Construct warning at apb_rx_dp.v(38): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578902392140 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[0\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[1\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[2\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[3\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[4\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[5\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[6\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[7\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[8\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[9\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[10\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[11\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[12\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[13\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[14\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[15\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[16\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392141 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[17\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[18\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[19\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[20\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[21\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[22\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[23\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[24\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[24\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[25\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[25\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[26\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[26\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[27\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[27\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[28\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[28\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[29\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[29\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[30\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[30\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[31\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[31\]\" at apb_rx_dp.v(38)" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392142 "|apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "apb_rx.v" "baud_counter" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "apb_rx.v" "bit_cnt" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "apb_rx.v" "baud_cnt" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "apb_rx_dp:rx_dp\|rx_data\[0\] " "Latch apb_rx_dp:rx_dp\|rx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA apb_rx_dp:rx_dp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal apb_rx_dp:rx_dp\|WideNor0" {  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578902392558 ""}  } { { "apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578902392558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[8\] GND " "Pin \"rx_data\[8\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[9\] GND " "Pin \"rx_data\[9\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[10\] GND " "Pin \"rx_data\[10\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[11\] GND " "Pin \"rx_data\[11\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[12\] GND " "Pin \"rx_data\[12\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[13\] GND " "Pin \"rx_data\[13\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[14\] GND " "Pin \"rx_data\[14\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[15\] GND " "Pin \"rx_data\[15\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[16\] GND " "Pin \"rx_data\[16\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[17\] GND " "Pin \"rx_data\[17\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[18\] GND " "Pin \"rx_data\[18\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[19\] GND " "Pin \"rx_data\[19\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[20\] GND " "Pin \"rx_data\[20\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[21\] GND " "Pin \"rx_data\[21\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[22\] GND " "Pin \"rx_data\[22\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[23\] GND " "Pin \"rx_data\[23\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[24\] GND " "Pin \"rx_data\[24\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[25\] GND " "Pin \"rx_data\[25\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[26\] GND " "Pin \"rx_data\[26\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[27\] GND " "Pin \"rx_data\[27\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[28\] GND " "Pin \"rx_data\[28\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[29\] GND " "Pin \"rx_data\[29\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[30\] GND " "Pin \"rx_data\[30\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[31\] GND " "Pin \"rx_data\[31\]\" is stuck at GND" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578902392563 "|apb_rx|rx_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578902392563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578902392630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/uart_apb/apb_rx/apb_rx.map.smsg " "Generated suppressed messages file D:/Verilog/uart_apb/apb_rx/apb_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578902392890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578902392890 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[0\] " "No output dependent on input pin \"baud\[0\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[1\] " "No output dependent on input pin \"baud\[1\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[2\] " "No output dependent on input pin \"baud\[2\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[3\] " "No output dependent on input pin \"baud\[3\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[4\] " "No output dependent on input pin \"baud\[4\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[5\] " "No output dependent on input pin \"baud\[5\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[6\] " "No output dependent on input pin \"baud\[6\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[7\] " "No output dependent on input pin \"baud\[7\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[8\] " "No output dependent on input pin \"baud\[8\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[9\] " "No output dependent on input pin \"baud\[9\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[10\] " "No output dependent on input pin \"baud\[10\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[11\] " "No output dependent on input pin \"baud\[11\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[12\] " "No output dependent on input pin \"baud\[12\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[13\] " "No output dependent on input pin \"baud\[13\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[14\] " "No output dependent on input pin \"baud\[14\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[15\] " "No output dependent on input pin \"baud\[15\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[16\] " "No output dependent on input pin \"baud\[16\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[17\] " "No output dependent on input pin \"baud\[17\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[18\] " "No output dependent on input pin \"baud\[18\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud\[19\] " "No output dependent on input pin \"baud\[19\]\"" {  } { { "apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578902392916 "|apb_rx|baud[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578902392916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578902392917 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578902392917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578902392917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578902392917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578902392933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 15:59:52 2020 " "Processing ended: Mon Jan 13 15:59:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578902392933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578902392933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578902392933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578902392933 ""}
