$date
	Sat Sep 05 23:43:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module U1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ! y $end
$var reg 2 & nextstate [1:0] $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
x%
x$
x#
x"
x!
$end
#10
0!
b0 '
b1 &
1#
1"
0%
1$
#11
1%
#12
0%
#15
0$
#20
b10 &
b1 '
1$
#25
0$
#30
1!
b10 '
1$
#35
0$
#36
