{'data_addr': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['reg_addr']],
               'DLines': ['358:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e76d9850>]},
 'data_done': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['pos_cnt']],
               'DLines': ['300:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b06b10>]},
 'data_in': {'CDeps': [[[], ['reset']], [[], ['reset'], ['data_in_shift']]],
             'CLines': [[None, '367:C'], [None, '367:C', '370:C']],
             'Clocked': True,
             'DDeps': [[], ['data_in', 'mdio']],
             'DLines': ['368:D', '370:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76d9e50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76da250>]},
 'data_in_shift': {'CDeps': [[[]],
                             [[]],
                             [[]],
                             [[]],
                             [[], [], ['present'], []],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None],
                              [None],
                              [None],
                              [None, None, '420:C', None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                   'DLines': ['416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '473:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f4ed0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd210>]},
 'data_out': {'CDeps': [[[], ['reset']],
                        [[],
                         ['reset'],
                         ['data_out_load'],
                         ['data_out_shift']],
                        [[], ['reset'], ['data_out_load']]],
              'CLines': [[None, '381:C'],
                         [None, '381:C', '384:C', '385:C'],
                         [None, '381:C', '384:C']],
              'Clocked': True,
              'DDeps': [[], ['data_out'], ['data_rd']],
              'DLines': ['382:D', '385:D', '384:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76da910>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76daf90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76dabd0>]},
 'data_out_load': {'CDeps': [[[]],
                             [[]],
                             [[], [], ['present'], [], [], ['ta1_done']],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None],
                              [None, None, '420:C', None, None, '462:C'],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[],
                             [],
                             ['op_is_rd'],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             []],
                   'DLines': ['416:D',
                              '416:D',
                              '464:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D',
                              '416:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f48d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd390>]},
 'data_out_shift': {'CDeps': [[[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[], [], ['present'], []],
                              [[]],
                              [[]],
                              [[]],
                              [[]]],
                    'CLines': [[None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '420:C', None],
                               [None],
                               [None],
                               [None],
                               [None]],
                    'Clocked': False,
                    'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                    'DLines': ['416:D',
                               '416:D',
                               '416:D',
                               '416:D',
                               '416:D',
                               '416:D',
                               '480:D',
                               '416:D',
                               '416:D',
                               '416:D',
                               '416:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f74d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd510>]},
 'data_wr': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['data_in']],
             'DLines': ['372:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e76da2d0>]},
 'mdio_oe': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['ta1_done', 'op_is_rd', 'data_out_shift']],
             'DLines': ['391:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e76ba090>]},
 'mdio_out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['ta1_done', 'op_is_rd', 'data_out']],
              'DLines': ['393:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e76ba350>]},
 'next': {'CDeps': [[[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], [], [], ['ta1_done']],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], []],
                    [[]],
                    [[], [], ['present'], [], [], ['phy_addr_match']],
                    [[]],
                    [[], [], ['present'], [], [], ['phy_addr_match']]],
          'CLines': [[None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None, None, '462:C'],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None],
                     [None],
                     [None, None, '420:C', None, None, '448:C'],
                     [None],
                     [None, None, '420:C', None, None, '448:C']],
          'Clocked': False,
          'DDeps': [['present'],
                    ['op_code_done', 'S_PHY_ADDR', 'S_OP_CODE'],
                    ['present'],
                    ['op_is_rd',
                     'S_RD_DATA',
                     'op_is_wr',
                     'S_WR_DATA',
                     'S_PREAMBLE'],
                    ['present'],
                    ['mdio', 'S_OP_CODE', 'S_PREAMBLE'],
                    ['present'],
                    ['data_done', 'S_WR_COMMIT', 'S_WR_DATA'],
                    ['present'],
                    ['phy_addr_done', 'S_REG_ADDR', 'S_PHY_ADDR'],
                    ['present'],
                    ['data_done', 'S_PREAMBLE', 'S_RD_DATA'],
                    ['present'],
                    ['preamble_match', 'mdio', 'S_ST', 'S_PREAMBLE'],
                    ['present'],
                    ['S_PREAMBLE'],
                    ['present'],
                    ['S_PREAMBLE'],
                    ['present'],
                    ['reg_addr_done', 'S_TA', 'S_REG_ADDR']],
          'DLines': ['410:D',
                     '436:D',
                     '410:D',
                     '466:D',
                     '410:D',
                     '429:D',
                     '410:D',
                     '475:D',
                     '410:D',
                     '443:D',
                     '410:D',
                     '482:D',
                     '410:D',
                     '424:D',
                     '410:D',
                     '488:D',
                     '410:D',
                     '455:D',
                     '410:D',
                     '452:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f8510>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f4b10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cde90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f7110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f8b10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f76d0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cdb10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f7a50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f4450>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76ba950>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f42d0>]},
 'op_code': {'CDeps': [[[], ['reset'], ['op_code_shift']], [[], ['reset']]],
             'CLines': [[None, '323:C', '326:C'], [None, '323:C']],
             'Clocked': True,
             'DDeps': [['op_code', 'mdio'], []],
             'DLines': ['326:D', '324:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b09d90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b099d0>]},
 'op_code_done': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['pos_cnt']],
                  'DLines': ['295:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b061d0>]},
 'op_code_shift': {'CDeps': [[[]],
                             [[], [], ['present'], []],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None, None, '420:C', None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                   'DLines': ['414:D',
                              '434:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D',
                              '414:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f82d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76bad50>]},
 'op_is_invalid': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['op_is_rd', 'op_is_wr']],
                   'DLines': ['330:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b0b210>]},
 'op_is_rd': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['op_code']],
              'DLines': ['328:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b09e50>]},
 'op_is_wr': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['op_code']],
              'DLines': ['328:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b09f90>]},
 'phy_addr': {'CDeps': [[[], ['reset'], ['phy_addr_shift']], [[], ['reset']]],
              'CLines': [[None, '339:C', '342:C'], [None, '339:C']],
              'Clocked': True,
              'DDeps': [['phy_addr', 'mdio'], []],
              'DLines': ['342:D', '340:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b0bc90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b0b8d0>]},
 'phy_addr_done': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['pos_cnt']],
                   'DLines': ['296:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b063d0>]},
 'phy_addr_match': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['phy_addr', 'PHY_ADDR']],
                    'DLines': ['344:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b0bdd0>]},
 'phy_addr_shift': {'CDeps': [[[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[], [], ['present'], []],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]]],
                    'CLines': [[None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '420:C', None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None]],
                    'Clocked': False,
                    'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                    'DLines': ['414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '441:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f88d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baed0>]},
 'pos_cnt': {'CDeps': [[[], ['reset']], [[], ['reset']]],
             'CLines': [[None, '290:C'], [None, '290:C']],
             'Clocked': True,
             'DDeps': [[], ['pos_cnt_inc', 'pos_cnt']],
             'DLines': ['291:D', '293:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7730d50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7730e90>]},
 'pos_cnt_inc': {'CDeps': [[[]],
                           [[], [], ['present'], []],
                           [[]],
                           [[], [], ['present'], []],
                           [[]],
                           [[]],
                           [[], [], ['present'], []],
                           [[]],
                           [[], [], ['present'], []],
                           [[]],
                           [[], [], ['present'], []],
                           [[]],
                           [[]],
                           [[]],
                           [[]],
                           [[], [], ['present'], [], [], ['phy_addr_match']]],
                 'CLines': [[None],
                            [None, None, '420:C', None],
                            [None],
                            [None, None, '420:C', None],
                            [None],
                            [None],
                            [None, None, '420:C', None],
                            [None],
                            [None, None, '420:C', None],
                            [None],
                            [None, None, '420:C', None],
                            [None],
                            [None],
                            [None],
                            [None],
                            [None, None, '420:C', None, None, '448:C']],
                 'Clocked': False,
                 'DDeps': [[],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           []],
                 'DLines': ['412:D',
                            '434:D',
                            '412:D',
                            '460:D',
                            '412:D',
                            '412:D',
                            '473:D',
                            '412:D',
                            '441:D',
                            '412:D',
                            '480:D',
                            '412:D',
                            '412:D',
                            '412:D',
                            '412:D',
                            '450:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f8110>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f45d0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f4d50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f8710>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f7310>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76baa90>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f8e90>]},
 'preamble_cnt': {'CDeps': [[[], ['reset']], [[], ['reset']]],
                  'CLines': [[None, '277:C'], [None, '277:C']],
                  'Clocked': True,
                  'DDeps': [['mdio',
                             'preamble_match',
                             'preamble_cnt',
                             'mdio',
                             'preamble_match',
                             'preamble_cnt'],
                            []],
                  'DLines': ['280:D', '278:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e77303d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e7730210>]},
 'preamble_match': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['preamble_cnt']],
                    'DLines': ['274:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7e02d50>]},
 'present': {'CDeps': [[[]]],
             'CLines': [[None]],
             'Clocked': True,
             'DDeps': [['reset', 'S_PREAMBLE', 'next']],
             'DLines': ['401:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76ba710>]},
 'reg_addr': {'CDeps': [[[], ['reset']], [[], ['reset'], ['reg_addr_shift']]],
              'CLines': [[None, '353:C'], [None, '353:C', '356:C']],
              'Clocked': True,
              'DDeps': [[], ['reg_addr', 'mdio']],
              'DLines': ['354:D', '356:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76d9410>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e76d97d0>]},
 'reg_addr_done': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['pos_cnt']],
                   'DLines': ['297:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b065d0>]},
 'reg_addr_shift': {'CDeps': [[[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[],
                               [],
                               ['present'],
                               [],
                               [],
                               ['phy_addr_match']]],
                    'CLines': [[None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '420:C', None, None, '448:C']],
                    'Clocked': False,
                    'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
                    'DLines': ['414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '414:D',
                               '450:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f4090>]},
 'st': {'CDeps': [[[], ['reset']], [[], ['reset'], ['st_latch']]],
        'CLines': [[None, '309:C'], [None, '309:C', '312:C']],
        'Clocked': True,
        'DDeps': [[], ['mdio']],
        'DLines': ['310:D', '312:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b09050>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25e7b092d0>]},
 'st_latch': {'CDeps': [[[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]]],
              'CLines': [[None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None]],
              'Clocked': False,
              'DDeps': [[], [], [], [], [], [], [], [], [], []],
              'DLines': ['412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D',
                         '412:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76babd0>]},
 'st_match': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['st', 'mdio']],
              'DLines': ['314:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b09310>]},
 'strobe_wr': {'CDeps': [[[]],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[], [], ['present'], []],
                         [[]],
                         [[]]],
               'CLines': [[None],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None, None, '420:C', None],
                          [None],
                          [None]],
               'Clocked': False,
               'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
               'DLines': ['418:D',
                          '418:D',
                          '418:D',
                          '418:D',
                          '418:D',
                          '418:D',
                          '418:D',
                          '418:D',
                          '488:D',
                          '418:D',
                          '418:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76f78d0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f25e76cd650>]},
 'ta0_done': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['pos_cnt']],
              'DLines': ['298:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b06790>]},
 'ta1_done': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['pos_cnt']],
              'DLines': ['299:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f25e7b06950>]}}
