// Seed: 995795113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd79,
    parameter id_5 = 32'd77,
    parameter id_6 = 32'd62
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  inout logic [7:0] id_7;
  input wire _id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  bit id_9;
  ;
  logic [id_6 : id_2] id_10;
  wire id_11;
  assign id_8[1] = id_1;
  localparam id_12 = 1;
  wire [id_5 : ""] id_13;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      id_9 = -1'h0;
      id_7[1'b0] <= id_2;
    end
  end
  timeunit 1ps;
  assign id_10 = id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_3,
      id_10,
      id_3,
      id_4,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10
  );
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
endmodule
