# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Entregable 1.srcs/sources_1/imports/Entregable 1/entregable.vhd" \
"../../../../Entregable 1.srcs/sim_1/new/funciones119_tb.vhd" \

# Do not sort compile order
nosort
