<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/os_cpu/bsd_zero/orderAccess_bsd_zero.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 2003, 2019, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright 2007, 2008, 2009 Red Hat, Inc.
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef OS_CPU_BSD_ZERO_ORDERACCESS_BSD_ZERO_HPP
27 #define OS_CPU_BSD_ZERO_ORDERACCESS_BSD_ZERO_HPP
28 
29 // Included in orderAccess.hpp header file.
30 
31 #ifdef ARM
32 
33 /*
34  * ARM Kernel helper for memory barrier.
35  * Using __asm __volatile (&quot;&quot;:::&quot;memory&quot;) does not work reliable on ARM
36  * and gcc __sync_synchronize(); implementation does not use the kernel
37  * helper for all gcc versions so it is unreliable to use as well.
38  */
39 typedef void (__kernel_dmb_t) (void);
40 #define __kernel_dmb (*(__kernel_dmb_t *) 0xffff0fa0)
41 
42 #define FULL_MEM_BARRIER __kernel_dmb()
43 #define LIGHT_MEM_BARRIER __kernel_dmb()
44 
45 #else // ARM
46 
47 #define FULL_MEM_BARRIER __sync_synchronize()
48 
49 #ifdef PPC
50 
51 #ifdef __NO_LWSYNC__
52 #define LIGHT_MEM_BARRIER __asm __volatile (&quot;sync&quot;:::&quot;memory&quot;)
53 #else
54 #define LIGHT_MEM_BARRIER __asm __volatile (&quot;lwsync&quot;:::&quot;memory&quot;)
55 #endif
56 
57 #else // PPC
58 
59 #define LIGHT_MEM_BARRIER __asm __volatile (&quot;&quot;:::&quot;memory&quot;)
60 
61 #endif // PPC
62 
63 #endif // ARM
64 
65 // Note: What is meant by LIGHT_MEM_BARRIER is a barrier which is sufficient
66 // to provide TSO semantics, i.e. StoreStore | LoadLoad | LoadStore.
67 
68 inline void OrderAccess::loadload()   { LIGHT_MEM_BARRIER; }
69 inline void OrderAccess::storestore() { LIGHT_MEM_BARRIER; }
70 inline void OrderAccess::loadstore()  { LIGHT_MEM_BARRIER; }
71 inline void OrderAccess::storeload()  { FULL_MEM_BARRIER;  }
72 
73 inline void OrderAccess::acquire()    { LIGHT_MEM_BARRIER; }
74 inline void OrderAccess::release()    { LIGHT_MEM_BARRIER; }
75 inline void OrderAccess::fence()      { FULL_MEM_BARRIER;  }
76 inline void OrderAccess::cross_modify_fence()            { }
77 
78 #endif // OS_CPU_BSD_ZERO_ORDERACCESS_BSD_ZERO_HPP
    </pre>
  </body>
</html>