module module_0 (
    output logic [id_1 : id_1  -  id_1] id_2,
    input [id_1 : id_1[id_1]] id_3,
    input id_4,
    input logic id_5,
    input logic [1 'b0 : id_5] id_6,
    input [id_2 : id_6] id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input [id_8 : id_10] id_12,
    output id_13,
    output id_14,
    input id_15,
    input [id_13 : id_8] id_16,
    id_17,
    input logic [id_14 : id_15] id_18
);
  assign id_13 = id_14;
endmodule
