#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff002407980 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
P_0x7ff002407d80 .param/l "AW" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x7ff002407dc0 .param/l "DW" 0 2 5, +C4<00000000000000000000000000000100>;
v0x7ff00241cc50_0 .var "a", 4 0;
v0x7ff00241ccf0_0 .var "clk", 0 0;
v0x7ff00241cd90_0 .var "d", 3 0;
v0x7ff00241ce60_0 .var "en", 0 0;
v0x7ff00241cf10_0 .net "q", 3 0, v0x7ff00241c9d0_0;  1 drivers
v0x7ff00241cfe0_0 .var "wr", 0 0;
E_0x7ff00240b300 .event negedge, v0x7ff00241c810_0;
L_0x7ff00241d070 .part v0x7ff00241cc50_0, 0, 4;
S_0x7ff002407af0 .scope module, "u_ram_4x4" "ram_4x4" 2 42, 3 1 0, S_0x7ff002407980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /OUTPUT 4 "Q";
P_0x7ff002407ea0 .param/l "MASK" 0 3 10, +C4<00000000000000000000000000000111>;
v0x7ff0024065f0_0 .net "A", 3 0, L_0x7ff00241d070;  1 drivers
v0x7ff00241c810_0 .net "CLK", 0 0, v0x7ff00241ccf0_0;  1 drivers
v0x7ff00241c8b0_0 .net "D", 3 0, v0x7ff00241cd90_0;  1 drivers
v0x7ff00241c940_0 .net "EN", 0 0, v0x7ff00241ce60_0;  1 drivers
v0x7ff00241c9d0_0 .var "Q", 3 0;
v0x7ff00241ca80_0 .net "WR", 0 0, v0x7ff00241cfe0_0;  1 drivers
v0x7ff00241cb20 .array "mem", 15 0, 3 0;
E_0x7ff002406530 .event posedge, v0x7ff00241c810_0;
    .scope S_0x7ff002407af0;
T_0 ;
    %wait E_0x7ff002406530;
    %load/vec4 v0x7ff00241c940_0;
    %load/vec4 v0x7ff00241ca80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ff00241c8b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %and;
    %pad/u 4;
    %load/vec4 v0x7ff0024065f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff00241cb20, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff00241c940_0;
    %load/vec4 v0x7ff00241ca80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ff0024065f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7ff00241cb20, 4;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %and;
    %pad/u 4;
    %assign/vec4 v0x7ff00241c9d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff002407980;
T_1 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff00241ccf0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff00241ccf0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff002407980;
T_2 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff00241cc50_0, 0, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff00241cd90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff00241ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff00241cfe0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ff00240b300;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff00241ce60_0, 0, 1;
    %load/vec4 v0x7ff00241cc50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7ff00241cc50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff00241cfe0_0, 0, 1;
    %load/vec4 v0x7ff00241cd90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7ff00241cd90_0, 0, 4;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff00241cc50_0, 0, 5;
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ff00240b300;
    %load/vec4 v0x7ff00241cc50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7ff00241cc50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff00241cfe0_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x7ff002407980;
T_3 ;
    %vpi_call 2 53 "$dumpfile", "ram_4x4.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ff002407980;
T_4 ;
T_4.0 ;
    %delay 100, 0;
    %vpi_func 2 61 "$time" 64 {0 0 0};
    %cmpi/u 1000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.1, 5;
    %vpi_call 2 61 "$finish" {0 0 0};
T_4.1 ;
    %jmp T_4.0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.sv";
    "ram_4x4.v";
