

================================================================
== Vivado HLS Report for 'Advios_LedControl'
================================================================
* Date:           Mon Oct  8 19:23:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.94|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (9)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_second), !map !80

ST_1: StgValue_5 (10)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_6 (11)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_7 (12)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_8 (13)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %switches), !map !96

ST_1: StgValue_9 (14)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %leds), !map !100

ST_1: StgValue_10 (15)  [1/1] 0.00ns  loc: Advios.cpp:20
codeRepl:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_11 (16)  [1/1] 0.00ns  loc: Advios.cpp:21
codeRepl:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_12 (17)  [1/1] 0.00ns  loc: Advios.cpp:22
codeRepl:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_13 (18)  [1/1] 0.00ns  loc: Advios.cpp:23
codeRepl:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %switches) nounwind

ST_1: StgValue_14 (19)  [1/1] 0.00ns  loc: Advios.cpp:24
codeRepl:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [5 x i8]* @p_str7, i32 0, i32 0, i4* %leds) nounwind

ST_1: StgValue_15 (20)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:11  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [11 x i8]* @p_str13) nounwind

ST_1: tmp_5 (21)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:12  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_17 (22)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (23)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:14  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_19 (24)  [1/1] 0.00ns  loc: Advios.cpp:22
codeRepl:15  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (25)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:16  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (26)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:17  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_5)

ST_1: StgValue_22 (27)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:18  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 3.94ns
ST_2: StgValue_23 (29)  [1/1] 0.00ns  loc: Advios.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: last_clock_load (30)  [1/1] 0.00ns  loc: Advios.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %last_clock_load = load i1* @last_clock, align 1

ST_2: StgValue_25 (31)  [1/1] 0.00ns  loc: Advios.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:2  br i1 %last_clock_load, label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge, label %0

ST_2: tmp (33)  [1/1] 0.00ns  loc: Advios.cpp:31
:0  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_second)

ST_2: StgValue_27 (34)  [1/1] 0.00ns  loc: Advios.cpp:31
:1  br i1 %tmp, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge

ST_2: val_V (36)  [1/1] 0.00ns  loc: Advios.cpp:33
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_2: val_V_1 (37)  [1/1] 0.00ns  loc: Advios.cpp:33
:1  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %switches)

ST_2: tmp_3 (38)  [1/1] 3.10ns  loc: Advios.cpp:34
:2  %tmp_3 = icmp eq i4 %val_V, 0

ST_2: StgValue_31 (39)  [1/1] 0.00ns  loc: Advios.cpp:34
:3  br i1 %tmp_3, label %2, label %6

ST_2: r_V (41)  [1/1] 2.07ns  loc: Advios.cpp:49
:0  %r_V = and i4 %val_V_1, %val_V

ST_2: StgValue_33 (42)  [1/1] 0.00ns  loc: Advios.cpp:49
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 %r_V)

ST_2: StgValue_34 (43)  [1/1] 0.00ns
:2  br label %7

ST_2: tmp_4 (45)  [1/1] 3.10ns  loc: Advios.cpp:36
:0  %tmp_4 = icmp eq i4 %val_V_1, -8

ST_2: StgValue_36 (46)  [1/1] 0.00ns  loc: Advios.cpp:36
:1  br i1 %tmp_4, label %3, label %4

ST_2: counter_V_load (48)  [1/1] 0.00ns  loc: Advios.cpp:43
:0  %counter_V_load = load i4* @counter_V, align 1

ST_2: v_V_1 (49)  [1/1] 2.35ns  loc: Advios.cpp:43
:1  %v_V_1 = add i4 %counter_V_load, 1

ST_2: StgValue_39 (50)  [1/1] 1.59ns  loc: Advios.cpp:43
:2  store i4 %v_V_1, i4* @counter_V, align 1

ST_2: StgValue_40 (51)  [1/1] 0.00ns  loc: Advios.cpp:44
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 %v_V_1)

ST_2: StgValue_41 (52)  [1/1] 0.00ns
:4  br label %5

ST_2: StgValue_42 (54)  [1/1] 1.59ns  loc: Advios.cpp:38
:0  store i4 0, i4* @counter_V, align 1

ST_2: StgValue_43 (55)  [1/1] 0.00ns  loc: Advios.cpp:39
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 0)

ST_2: StgValue_44 (56)  [1/1] 0.00ns  loc: Advios.cpp:40
:2  br label %5

ST_2: StgValue_45 (58)  [1/1] 0.00ns  loc: Advios.cpp:46
:0  br label %7

ST_2: StgValue_46 (60)  [1/1] 0.00ns  loc: Advios.cpp:51
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge


 <State 3>: 0.00ns
ST_3: tmp_1 (62)  [1/1] 0.00ns  loc: Advios.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:0  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_second)

ST_3: StgValue_48 (63)  [1/1] 0.00ns  loc: Advios.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:1  store i1 %tmp_1, i1* @last_clock, align 1

ST_3: StgValue_49 (64)  [1/1] 0.00ns  loc: Advios.cpp:53
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.94ns
The critical path consists of the following:
	'load' operation ('counter_V_load', Advios.cpp:43) on static variable 'counter_V' [48]  (0 ns)
	'add' operation ('v.V', Advios.cpp:43) [49]  (2.35 ns)
	'store' operation (Advios.cpp:43) of variable 'v.V', Advios.cpp:43 on static variable 'counter_V' [50]  (1.59 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
