<stg><name>prepare_out_nodes_features</name>


<trans_list>

<trans id="1508" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32">
<![CDATA[
:0 %dim_out = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32">
<![CDATA[
:1 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_62, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_61, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_60, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_59, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_58, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_57, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_56, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_55, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_54, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_53, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_52, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_51, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_50, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_49, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_48, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_47, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_46, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_45, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_44, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_34, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_33, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_32, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_prep_V_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, i28 %out_nodes_features_skip_concat_bias_V_16, i28 %out_nodes_features_skip_concat_bias_V_17, i28 %out_nodes_features_skip_concat_bias_V_18, i28 %out_nodes_features_skip_concat_bias_V_19, i28 %out_nodes_features_skip_concat_bias_V_20, i28 %out_nodes_features_skip_concat_bias_V_21, i28 %out_nodes_features_skip_concat_bias_V_22, i28 %out_nodes_features_skip_concat_bias_V_23, i28 %out_nodes_features_skip_concat_bias_V_24, i28 %out_nodes_features_skip_concat_bias_V_25, i28 %out_nodes_features_skip_concat_bias_V_26, i28 %out_nodes_features_skip_concat_bias_V_27, i28 %out_nodes_features_skip_concat_bias_V_28, i28 %out_nodes_features_skip_concat_bias_V_29, i28 %out_nodes_features_skip_concat_bias_V_30, i28 %out_nodes_features_skip_concat_bias_V_31, i28 %out_nodes_features_skip_concat_bias_V_32, i28 %out_nodes_features_skip_concat_bias_V_33, i28 %out_nodes_features_skip_concat_bias_V_34, i28 %out_nodes_features_skip_concat_bias_V_35, i28 %out_nodes_features_skip_concat_bias_V_36, i28 %out_nodes_features_skip_concat_bias_V_37, i28 %out_nodes_features_skip_concat_bias_V_38, i28 %out_nodes_features_skip_concat_bias_V_39, i28 %out_nodes_features_skip_concat_bias_V_40, i28 %out_nodes_features_skip_concat_bias_V_41, i28 %out_nodes_features_skip_concat_bias_V_42, i28 %out_nodes_features_skip_concat_bias_V_43, i28 %out_nodes_features_skip_concat_bias_V_44, i28 %out_nodes_features_skip_concat_bias_V_45, i28 %out_nodes_features_skip_concat_bias_V_46, i28 %out_nodes_features_skip_concat_bias_V_47, i28 %out_nodes_features_skip_concat_bias_V_48, i28 %out_nodes_features_skip_concat_bias_V_49, i28 %out_nodes_features_skip_concat_bias_V_50, i28 %out_nodes_features_skip_concat_bias_V_51, i28 %out_nodes_features_skip_concat_bias_V_52, i28 %out_nodes_features_skip_concat_bias_V_53, i28 %out_nodes_features_skip_concat_bias_V_54, i28 %out_nodes_features_skip_concat_bias_V_55, i28 %out_nodes_features_skip_concat_bias_V_56, i28 %out_nodes_features_skip_concat_bias_V_57, i28 %out_nodes_features_skip_concat_bias_V_58, i28 %out_nodes_features_skip_concat_bias_V_59, i28 %out_nodes_features_skip_concat_bias_V_60, i28 %out_nodes_features_skip_concat_bias_V_61, i28 %out_nodes_features_skip_concat_bias_V_62, i28 %out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_V_0, i28 %out_nodes_features_V_1, i28 %out_nodes_features_V_2, i28 %out_nodes_features_V_3, i28 %out_nodes_features_V_4, i28 %out_nodes_features_V_5, i28 %out_nodes_features_V_6, i28 %out_nodes_features_V_7, i28 %out_nodes_features_V_8, i28 %out_nodes_features_V_9, i28 %out_nodes_features_V_10, i28 %out_nodes_features_V_11, i28 %out_nodes_features_V_12, i28 %out_nodes_features_V_13, i28 %out_nodes_features_V_14, i28 %out_nodes_features_V_15, i28 %out_nodes_features_V_16, i28 %out_nodes_features_V_17, i28 %out_nodes_features_V_18, i28 %out_nodes_features_V_19, i28 %out_nodes_features_V_20, i28 %out_nodes_features_V_21, i28 %out_nodes_features_V_22, i28 %out_nodes_features_V_23, i28 %out_nodes_features_V_24, i28 %out_nodes_features_V_25, i28 %out_nodes_features_V_26, i28 %out_nodes_features_V_27, i28 %out_nodes_features_V_28, i28 %out_nodes_features_V_29, i28 %out_nodes_features_V_30, i28 %out_nodes_features_V_31, i28 %out_nodes_features_V_32, i28 %out_nodes_features_V_33, i28 %out_nodes_features_V_34, i28 %out_nodes_features_V_35, i28 %out_nodes_features_V_36, i28 %out_nodes_features_V_37, i28 %out_nodes_features_V_38, i28 %out_nodes_features_V_39, i28 %out_nodes_features_V_40, i28 %out_nodes_features_V_41, i28 %out_nodes_features_V_42, i28 %out_nodes_features_V_43, i28 %out_nodes_features_V_44, i28 %out_nodes_features_V_45, i28 %out_nodes_features_V_46, i28 %out_nodes_features_V_47, i28 %out_nodes_features_V_48, i28 %out_nodes_features_V_49, i28 %out_nodes_features_V_50, i28 %out_nodes_features_V_51, i28 %out_nodes_features_V_52, i28 %out_nodes_features_V_53, i28 %out_nodes_features_V_54, i28 %out_nodes_features_V_55, i28 %out_nodes_features_V_56, i28 %out_nodes_features_V_57, i28 %out_nodes_features_V_58, i28 %out_nodes_features_V_59, i28 %out_nodes_features_V_60, i28 %out_nodes_features_V_61, i28 %out_nodes_features_V_62, i28 %out_nodes_features_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:70 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71 %store_ln167 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:72 %store_ln167 = store i5 0, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:73 %store_ln167 = store i7 0, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:74 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln167 = icmp_eq  i11 %indvar_flatten_load, i11 1216

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln167_1 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln167 = br i1 %icmp_ln167, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split3:0 %dim_out_load = load i7 %dim_out

]]></Node>
<StgValue><ssdm name="dim_out_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:5 %icmp_ln168 = icmp_eq  i7 %dim_out_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split3:6 %select_ln167 = select i1 %icmp_ln168, i7 0, i7 %dim_out_load

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="7">
<![CDATA[
.split3:398 %trunc_ln169 = trunc i7 %select_ln167

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
.split3:784 %switch_ln173 = switch i6 %trunc_ln169, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62

]]></Node>
<StgValue><ssdm name="switch_ln173"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split68:0 %add_ln168 = add i7 %select_ln167, i7 1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split68:1 %store_ln167 = store i11 %add_ln167_1, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split68:3 %store_ln168 = store i7 %add_ln168, i7 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split3:1 %nd_load = load i5 %nd

]]></Node>
<StgValue><ssdm name="nd_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:2 %add_ln167 = add i5 %nd_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:7 %select_ln167_2 = select i1 %icmp_ln168, i5 %add_ln167, i5 %nd_load

]]></Node>
<StgValue><ssdm name="select_ln167_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="5">
<![CDATA[
.split3:8 %zext_ln167 = zext i5 %select_ln167_2

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:137 %out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="7">
<![CDATA[
.split3:138 %out_nodes_features_skip_concat_bias_V_0_load = load i7 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="7">
<![CDATA[
.split3:330 %zext_ln1171 = zext i7 %select_ln167

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:331 %add_ln1171 = add i9 %tmp, i9 %zext_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="9">
<![CDATA[
.split3:332 %zext_ln1171_1 = zext i9 %add_ln1171

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:333 %skip_proj_weight_V_0_addr = getelementptr i28 %skip_proj_weight_V_0, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="28" op_0_bw="9">
<![CDATA[
.split3:400 %skip_proj_weight_V_0_load = load i9 %skip_proj_weight_V_0_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_0_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split68:2 %store_ln167 = store i5 %select_ln167_2, i5 %nd

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
.split68:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="7">
<![CDATA[
.split3:138 %out_nodes_features_skip_concat_bias_V_0_load = load i7 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:140 %out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="7">
<![CDATA[
.split3:141 %out_nodes_features_skip_concat_bias_V_1_load = load i7 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:143 %out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="7">
<![CDATA[
.split3:144 %out_nodes_features_skip_concat_bias_V_2_load = load i7 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:334 %skip_proj_weight_V_1_addr = getelementptr i28 %skip_proj_weight_V_1, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:345 %skip_proj_weight_V_2_addr = getelementptr i28 %skip_proj_weight_V_2, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_2_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="28" op_0_bw="9">
<![CDATA[
.split3:400 %skip_proj_weight_V_0_load = load i9 %skip_proj_weight_V_0_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_0_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="28" op_0_bw="9">
<![CDATA[
.split3:405 %skip_proj_weight_V_1_load = load i9 %skip_proj_weight_V_1_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_1_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="9">
<![CDATA[
.split3:411 %skip_proj_weight_V_2_load = load i9 %skip_proj_weight_V_2_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="46" op_0_bw="28">
<![CDATA[
.split3:139 %sext_ln167 = sext i28 %out_nodes_features_skip_concat_bias_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln167"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="7">
<![CDATA[
.split3:141 %out_nodes_features_skip_concat_bias_V_1_load = load i7 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="7">
<![CDATA[
.split3:144 %out_nodes_features_skip_concat_bias_V_2_load = load i7 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:146 %out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="7">
<![CDATA[
.split3:147 %out_nodes_features_skip_concat_bias_V_3_load = load i7 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:149 %out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="7">
<![CDATA[
.split3:150 %out_nodes_features_skip_concat_bias_V_4_load = load i7 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:356 %skip_proj_weight_V_3_addr = getelementptr i28 %skip_proj_weight_V_3, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_3_addr"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:367 %skip_proj_weight_V_4_addr = getelementptr i28 %skip_proj_weight_V_4, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_4_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="46" op_0_bw="28">
<![CDATA[
.split3:401 %sext_ln1171 = sext i28 %skip_proj_weight_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:402 %mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln167

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="28" op_0_bw="9">
<![CDATA[
.split3:405 %skip_proj_weight_V_1_load = load i9 %skip_proj_weight_V_1_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_1_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="9">
<![CDATA[
.split3:411 %skip_proj_weight_V_2_load = load i9 %skip_proj_weight_V_2_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_2_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="28" op_0_bw="9">
<![CDATA[
.split3:417 %skip_proj_weight_V_3_load = load i9 %skip_proj_weight_V_3_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_3_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="28" op_0_bw="9">
<![CDATA[
.split3:423 %skip_proj_weight_V_4_load = load i9 %skip_proj_weight_V_4_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:9 %out_nodes_features_prep_V_0_addr = getelementptr i28 %out_nodes_features_prep_V_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_0_addr"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="7">
<![CDATA[
.split3:10 %out_nodes_features_prep_V_0_load = load i7 %out_nodes_features_prep_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_0_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %out_nodes_features_prep_V_1_addr = getelementptr i28 %out_nodes_features_prep_V_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="7">
<![CDATA[
.split3:12 %out_nodes_features_prep_V_1_load = load i7 %out_nodes_features_prep_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_1_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %out_nodes_features_prep_V_2_addr = getelementptr i28 %out_nodes_features_prep_V_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="28" op_0_bw="7">
<![CDATA[
.split3:14 %out_nodes_features_prep_V_2_load = load i7 %out_nodes_features_prep_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_2_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %out_nodes_features_prep_V_3_addr = getelementptr i28 %out_nodes_features_prep_V_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_3_addr"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="28" op_0_bw="7">
<![CDATA[
.split3:16 %out_nodes_features_prep_V_3_load = load i7 %out_nodes_features_prep_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_3_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %out_nodes_features_prep_V_4_addr = getelementptr i28 %out_nodes_features_prep_V_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="7">
<![CDATA[
.split3:18 %out_nodes_features_prep_V_4_load = load i7 %out_nodes_features_prep_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_4_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %out_nodes_features_prep_V_5_addr = getelementptr i28 %out_nodes_features_prep_V_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_5_addr"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="7">
<![CDATA[
.split3:20 %out_nodes_features_prep_V_5_load = load i7 %out_nodes_features_prep_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_5_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %out_nodes_features_prep_V_6_addr = getelementptr i28 %out_nodes_features_prep_V_6, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_6_addr"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="7">
<![CDATA[
.split3:22 %out_nodes_features_prep_V_6_load = load i7 %out_nodes_features_prep_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_6_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %out_nodes_features_prep_V_7_addr = getelementptr i28 %out_nodes_features_prep_V_7, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_7_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="7">
<![CDATA[
.split3:24 %out_nodes_features_prep_V_7_load = load i7 %out_nodes_features_prep_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_7_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %out_nodes_features_prep_V_8_addr = getelementptr i28 %out_nodes_features_prep_V_8, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_8_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="28" op_0_bw="7">
<![CDATA[
.split3:26 %out_nodes_features_prep_V_8_load = load i7 %out_nodes_features_prep_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_8_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %out_nodes_features_prep_V_9_addr = getelementptr i28 %out_nodes_features_prep_V_9, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_9_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="28" op_0_bw="7">
<![CDATA[
.split3:28 %out_nodes_features_prep_V_9_load = load i7 %out_nodes_features_prep_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_9_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %out_nodes_features_prep_V_10_addr = getelementptr i28 %out_nodes_features_prep_V_10, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_10_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="28" op_0_bw="7">
<![CDATA[
.split3:30 %out_nodes_features_prep_V_10_load = load i7 %out_nodes_features_prep_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_10_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:31 %out_nodes_features_prep_V_11_addr = getelementptr i28 %out_nodes_features_prep_V_11, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_11_addr"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="28" op_0_bw="7">
<![CDATA[
.split3:32 %out_nodes_features_prep_V_11_load = load i7 %out_nodes_features_prep_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_11_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %out_nodes_features_prep_V_12_addr = getelementptr i28 %out_nodes_features_prep_V_12, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_12_addr"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="28" op_0_bw="7">
<![CDATA[
.split3:34 %out_nodes_features_prep_V_12_load = load i7 %out_nodes_features_prep_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_12_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:35 %out_nodes_features_prep_V_13_addr = getelementptr i28 %out_nodes_features_prep_V_13, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_13_addr"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="7">
<![CDATA[
.split3:36 %out_nodes_features_prep_V_13_load = load i7 %out_nodes_features_prep_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_13_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:37 %out_nodes_features_prep_V_14_addr = getelementptr i28 %out_nodes_features_prep_V_14, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_14_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="28" op_0_bw="7">
<![CDATA[
.split3:38 %out_nodes_features_prep_V_14_load = load i7 %out_nodes_features_prep_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_14_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %out_nodes_features_prep_V_15_addr = getelementptr i28 %out_nodes_features_prep_V_15, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_15_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="28" op_0_bw="7">
<![CDATA[
.split3:40 %out_nodes_features_prep_V_15_load = load i7 %out_nodes_features_prep_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_15_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %out_nodes_features_prep_V_16_addr = getelementptr i28 %out_nodes_features_prep_V_16, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_16_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="7">
<![CDATA[
.split3:42 %out_nodes_features_prep_V_16_load = load i7 %out_nodes_features_prep_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_16_load"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:43 %out_nodes_features_prep_V_17_addr = getelementptr i28 %out_nodes_features_prep_V_17, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_17_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="28" op_0_bw="7">
<![CDATA[
.split3:44 %out_nodes_features_prep_V_17_load = load i7 %out_nodes_features_prep_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_17_load"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:45 %out_nodes_features_prep_V_18_addr = getelementptr i28 %out_nodes_features_prep_V_18, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_18_addr"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="28" op_0_bw="7">
<![CDATA[
.split3:46 %out_nodes_features_prep_V_18_load = load i7 %out_nodes_features_prep_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_18_load"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %out_nodes_features_prep_V_19_addr = getelementptr i28 %out_nodes_features_prep_V_19, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_19_addr"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="28" op_0_bw="7">
<![CDATA[
.split3:48 %out_nodes_features_prep_V_19_load = load i7 %out_nodes_features_prep_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_19_load"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:49 %out_nodes_features_prep_V_20_addr = getelementptr i28 %out_nodes_features_prep_V_20, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_20_addr"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="7">
<![CDATA[
.split3:50 %out_nodes_features_prep_V_20_load = load i7 %out_nodes_features_prep_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_20_load"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:51 %out_nodes_features_prep_V_21_addr = getelementptr i28 %out_nodes_features_prep_V_21, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_21_addr"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="28" op_0_bw="7">
<![CDATA[
.split3:52 %out_nodes_features_prep_V_21_load = load i7 %out_nodes_features_prep_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_21_load"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:53 %out_nodes_features_prep_V_22_addr = getelementptr i28 %out_nodes_features_prep_V_22, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_22_addr"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="7">
<![CDATA[
.split3:54 %out_nodes_features_prep_V_22_load = load i7 %out_nodes_features_prep_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_22_load"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:55 %out_nodes_features_prep_V_23_addr = getelementptr i28 %out_nodes_features_prep_V_23, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_23_addr"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="28" op_0_bw="7">
<![CDATA[
.split3:56 %out_nodes_features_prep_V_23_load = load i7 %out_nodes_features_prep_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_23_load"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:57 %out_nodes_features_prep_V_24_addr = getelementptr i28 %out_nodes_features_prep_V_24, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_24_addr"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="28" op_0_bw="7">
<![CDATA[
.split3:58 %out_nodes_features_prep_V_24_load = load i7 %out_nodes_features_prep_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_24_load"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:59 %out_nodes_features_prep_V_25_addr = getelementptr i28 %out_nodes_features_prep_V_25, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_25_addr"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="7">
<![CDATA[
.split3:60 %out_nodes_features_prep_V_25_load = load i7 %out_nodes_features_prep_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_25_load"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:61 %out_nodes_features_prep_V_26_addr = getelementptr i28 %out_nodes_features_prep_V_26, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_26_addr"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="7">
<![CDATA[
.split3:62 %out_nodes_features_prep_V_26_load = load i7 %out_nodes_features_prep_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_26_load"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:63 %out_nodes_features_prep_V_27_addr = getelementptr i28 %out_nodes_features_prep_V_27, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_27_addr"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="28" op_0_bw="7">
<![CDATA[
.split3:64 %out_nodes_features_prep_V_27_load = load i7 %out_nodes_features_prep_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_27_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:65 %out_nodes_features_prep_V_28_addr = getelementptr i28 %out_nodes_features_prep_V_28, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_28_addr"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="7">
<![CDATA[
.split3:66 %out_nodes_features_prep_V_28_load = load i7 %out_nodes_features_prep_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_28_load"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:67 %out_nodes_features_prep_V_29_addr = getelementptr i28 %out_nodes_features_prep_V_29, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_29_addr"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="7">
<![CDATA[
.split3:68 %out_nodes_features_prep_V_29_load = load i7 %out_nodes_features_prep_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_29_load"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:69 %out_nodes_features_prep_V_30_addr = getelementptr i28 %out_nodes_features_prep_V_30, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_30_addr"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="28" op_0_bw="7">
<![CDATA[
.split3:70 %out_nodes_features_prep_V_30_load = load i7 %out_nodes_features_prep_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_30_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:71 %out_nodes_features_prep_V_31_addr = getelementptr i28 %out_nodes_features_prep_V_31, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_31_addr"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="28" op_0_bw="7">
<![CDATA[
.split3:72 %out_nodes_features_prep_V_31_load = load i7 %out_nodes_features_prep_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_31_load"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:73 %out_nodes_features_prep_V_32_addr = getelementptr i28 %out_nodes_features_prep_V_32, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_32_addr"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="7">
<![CDATA[
.split3:74 %out_nodes_features_prep_V_32_load = load i7 %out_nodes_features_prep_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_32_load"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:75 %out_nodes_features_prep_V_33_addr = getelementptr i28 %out_nodes_features_prep_V_33, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_33_addr"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="7">
<![CDATA[
.split3:76 %out_nodes_features_prep_V_33_load = load i7 %out_nodes_features_prep_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_33_load"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:77 %out_nodes_features_prep_V_34_addr = getelementptr i28 %out_nodes_features_prep_V_34, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_34_addr"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="28" op_0_bw="7">
<![CDATA[
.split3:78 %out_nodes_features_prep_V_34_load = load i7 %out_nodes_features_prep_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_34_load"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:79 %out_nodes_features_prep_V_35_addr = getelementptr i28 %out_nodes_features_prep_V_35, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_35_addr"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="28" op_0_bw="7">
<![CDATA[
.split3:80 %out_nodes_features_prep_V_35_load = load i7 %out_nodes_features_prep_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_35_load"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:81 %out_nodes_features_prep_V_36_addr = getelementptr i28 %out_nodes_features_prep_V_36, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_36_addr"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="28" op_0_bw="7">
<![CDATA[
.split3:82 %out_nodes_features_prep_V_36_load = load i7 %out_nodes_features_prep_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_36_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:83 %out_nodes_features_prep_V_37_addr = getelementptr i28 %out_nodes_features_prep_V_37, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_37_addr"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="28" op_0_bw="7">
<![CDATA[
.split3:84 %out_nodes_features_prep_V_37_load = load i7 %out_nodes_features_prep_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_37_load"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:85 %out_nodes_features_prep_V_38_addr = getelementptr i28 %out_nodes_features_prep_V_38, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_38_addr"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="28" op_0_bw="7">
<![CDATA[
.split3:86 %out_nodes_features_prep_V_38_load = load i7 %out_nodes_features_prep_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_38_load"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:87 %out_nodes_features_prep_V_39_addr = getelementptr i28 %out_nodes_features_prep_V_39, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_39_addr"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="28" op_0_bw="7">
<![CDATA[
.split3:88 %out_nodes_features_prep_V_39_load = load i7 %out_nodes_features_prep_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_39_load"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:89 %out_nodes_features_prep_V_40_addr = getelementptr i28 %out_nodes_features_prep_V_40, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_40_addr"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="28" op_0_bw="7">
<![CDATA[
.split3:90 %out_nodes_features_prep_V_40_load = load i7 %out_nodes_features_prep_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_40_load"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:91 %out_nodes_features_prep_V_41_addr = getelementptr i28 %out_nodes_features_prep_V_41, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_41_addr"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="28" op_0_bw="7">
<![CDATA[
.split3:92 %out_nodes_features_prep_V_41_load = load i7 %out_nodes_features_prep_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_41_load"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:93 %out_nodes_features_prep_V_42_addr = getelementptr i28 %out_nodes_features_prep_V_42, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_42_addr"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="28" op_0_bw="7">
<![CDATA[
.split3:94 %out_nodes_features_prep_V_42_load = load i7 %out_nodes_features_prep_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_42_load"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:95 %out_nodes_features_prep_V_43_addr = getelementptr i28 %out_nodes_features_prep_V_43, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_43_addr"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="28" op_0_bw="7">
<![CDATA[
.split3:96 %out_nodes_features_prep_V_43_load = load i7 %out_nodes_features_prep_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_43_load"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:97 %out_nodes_features_prep_V_44_addr = getelementptr i28 %out_nodes_features_prep_V_44, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_44_addr"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="28" op_0_bw="7">
<![CDATA[
.split3:98 %out_nodes_features_prep_V_44_load = load i7 %out_nodes_features_prep_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_44_load"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:99 %out_nodes_features_prep_V_45_addr = getelementptr i28 %out_nodes_features_prep_V_45, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_45_addr"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="28" op_0_bw="7">
<![CDATA[
.split3:100 %out_nodes_features_prep_V_45_load = load i7 %out_nodes_features_prep_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_45_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:101 %out_nodes_features_prep_V_46_addr = getelementptr i28 %out_nodes_features_prep_V_46, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_46_addr"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="7">
<![CDATA[
.split3:102 %out_nodes_features_prep_V_46_load = load i7 %out_nodes_features_prep_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_46_load"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:103 %out_nodes_features_prep_V_47_addr = getelementptr i28 %out_nodes_features_prep_V_47, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_47_addr"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="28" op_0_bw="7">
<![CDATA[
.split3:104 %out_nodes_features_prep_V_47_load = load i7 %out_nodes_features_prep_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_47_load"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:105 %out_nodes_features_prep_V_48_addr = getelementptr i28 %out_nodes_features_prep_V_48, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_48_addr"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="28" op_0_bw="7">
<![CDATA[
.split3:106 %out_nodes_features_prep_V_48_load = load i7 %out_nodes_features_prep_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_48_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:107 %out_nodes_features_prep_V_49_addr = getelementptr i28 %out_nodes_features_prep_V_49, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_49_addr"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="7">
<![CDATA[
.split3:108 %out_nodes_features_prep_V_49_load = load i7 %out_nodes_features_prep_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_49_load"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:109 %out_nodes_features_prep_V_50_addr = getelementptr i28 %out_nodes_features_prep_V_50, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_50_addr"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="28" op_0_bw="7">
<![CDATA[
.split3:110 %out_nodes_features_prep_V_50_load = load i7 %out_nodes_features_prep_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_50_load"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:111 %out_nodes_features_prep_V_51_addr = getelementptr i28 %out_nodes_features_prep_V_51, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_51_addr"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="28" op_0_bw="7">
<![CDATA[
.split3:112 %out_nodes_features_prep_V_51_load = load i7 %out_nodes_features_prep_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_51_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:113 %out_nodes_features_prep_V_52_addr = getelementptr i28 %out_nodes_features_prep_V_52, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_52_addr"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="7">
<![CDATA[
.split3:114 %out_nodes_features_prep_V_52_load = load i7 %out_nodes_features_prep_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_52_load"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:115 %out_nodes_features_prep_V_53_addr = getelementptr i28 %out_nodes_features_prep_V_53, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_53_addr"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="28" op_0_bw="7">
<![CDATA[
.split3:116 %out_nodes_features_prep_V_53_load = load i7 %out_nodes_features_prep_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_53_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:117 %out_nodes_features_prep_V_54_addr = getelementptr i28 %out_nodes_features_prep_V_54, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_54_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="28" op_0_bw="7">
<![CDATA[
.split3:118 %out_nodes_features_prep_V_54_load = load i7 %out_nodes_features_prep_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_54_load"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:119 %out_nodes_features_prep_V_55_addr = getelementptr i28 %out_nodes_features_prep_V_55, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_55_addr"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="7">
<![CDATA[
.split3:120 %out_nodes_features_prep_V_55_load = load i7 %out_nodes_features_prep_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_55_load"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:121 %out_nodes_features_prep_V_56_addr = getelementptr i28 %out_nodes_features_prep_V_56, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_56_addr"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="28" op_0_bw="7">
<![CDATA[
.split3:122 %out_nodes_features_prep_V_56_load = load i7 %out_nodes_features_prep_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_56_load"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:123 %out_nodes_features_prep_V_57_addr = getelementptr i28 %out_nodes_features_prep_V_57, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_57_addr"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="28" op_0_bw="7">
<![CDATA[
.split3:124 %out_nodes_features_prep_V_57_load = load i7 %out_nodes_features_prep_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_57_load"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:125 %out_nodes_features_prep_V_58_addr = getelementptr i28 %out_nodes_features_prep_V_58, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_58_addr"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="7">
<![CDATA[
.split3:126 %out_nodes_features_prep_V_58_load = load i7 %out_nodes_features_prep_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_58_load"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:127 %out_nodes_features_prep_V_59_addr = getelementptr i28 %out_nodes_features_prep_V_59, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_59_addr"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="28" op_0_bw="7">
<![CDATA[
.split3:128 %out_nodes_features_prep_V_59_load = load i7 %out_nodes_features_prep_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_59_load"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:129 %out_nodes_features_prep_V_60_addr = getelementptr i28 %out_nodes_features_prep_V_60, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_60_addr"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="28" op_0_bw="7">
<![CDATA[
.split3:130 %out_nodes_features_prep_V_60_load = load i7 %out_nodes_features_prep_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_60_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:131 %out_nodes_features_prep_V_61_addr = getelementptr i28 %out_nodes_features_prep_V_61, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_61_addr"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="7">
<![CDATA[
.split3:132 %out_nodes_features_prep_V_61_load = load i7 %out_nodes_features_prep_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_61_load"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:133 %out_nodes_features_prep_V_62_addr = getelementptr i28 %out_nodes_features_prep_V_62, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_62_addr"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="28" op_0_bw="7">
<![CDATA[
.split3:134 %out_nodes_features_prep_V_62_load = load i7 %out_nodes_features_prep_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_62_load"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:135 %out_nodes_features_prep_V_63_addr = getelementptr i28 %out_nodes_features_prep_V_63, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_63_addr"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="28" op_0_bw="7">
<![CDATA[
.split3:136 %out_nodes_features_prep_V_63_load = load i7 %out_nodes_features_prep_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_63_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="46" op_0_bw="28">
<![CDATA[
.split3:142 %sext_ln167_1 = sext i28 %out_nodes_features_skip_concat_bias_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln167_1"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="46" op_0_bw="28">
<![CDATA[
.split3:145 %sext_ln167_2 = sext i28 %out_nodes_features_skip_concat_bias_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln167_2"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="7">
<![CDATA[
.split3:147 %out_nodes_features_skip_concat_bias_V_3_load = load i7 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="7">
<![CDATA[
.split3:150 %out_nodes_features_skip_concat_bias_V_4_load = load i7 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:152 %out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="7">
<![CDATA[
.split3:153 %out_nodes_features_skip_concat_bias_V_5_load = load i7 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:155 %out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="7">
<![CDATA[
.split3:156 %out_nodes_features_skip_concat_bias_V_6_load = load i7 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:378 %skip_proj_weight_V_5_addr = getelementptr i28 %skip_proj_weight_V_5, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_5_addr"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:389 %skip_proj_weight_V_6_addr = getelementptr i28 %skip_proj_weight_V_6, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_6_addr"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:402 %mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln167

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="46" op_0_bw="28">
<![CDATA[
.split3:406 %sext_ln1171_1 = sext i28 %skip_proj_weight_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:407 %mul_ln1171_1 = mul i46 %sext_ln1171_1, i46 %sext_ln167_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="46" op_0_bw="28">
<![CDATA[
.split3:412 %sext_ln1171_2 = sext i28 %skip_proj_weight_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:413 %mul_ln1171_2 = mul i46 %sext_ln1171_2, i46 %sext_ln167_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="28" op_0_bw="9">
<![CDATA[
.split3:417 %skip_proj_weight_V_3_load = load i9 %skip_proj_weight_V_3_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_3_load"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="28" op_0_bw="9">
<![CDATA[
.split3:423 %skip_proj_weight_V_4_load = load i9 %skip_proj_weight_V_4_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_4_load"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="28" op_0_bw="9">
<![CDATA[
.split3:429 %skip_proj_weight_V_5_load = load i9 %skip_proj_weight_V_5_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_5_load"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="28" op_0_bw="9">
<![CDATA[
.split3:435 %skip_proj_weight_V_6_load = load i9 %skip_proj_weight_V_6_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_6_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="7">
<![CDATA[
.split3:10 %out_nodes_features_prep_V_0_load = load i7 %out_nodes_features_prep_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_0_load"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="7">
<![CDATA[
.split3:12 %out_nodes_features_prep_V_1_load = load i7 %out_nodes_features_prep_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_1_load"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="28" op_0_bw="7">
<![CDATA[
.split3:14 %out_nodes_features_prep_V_2_load = load i7 %out_nodes_features_prep_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_2_load"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="28" op_0_bw="7">
<![CDATA[
.split3:16 %out_nodes_features_prep_V_3_load = load i7 %out_nodes_features_prep_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_3_load"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="7">
<![CDATA[
.split3:18 %out_nodes_features_prep_V_4_load = load i7 %out_nodes_features_prep_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_4_load"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="7">
<![CDATA[
.split3:20 %out_nodes_features_prep_V_5_load = load i7 %out_nodes_features_prep_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_5_load"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="7">
<![CDATA[
.split3:22 %out_nodes_features_prep_V_6_load = load i7 %out_nodes_features_prep_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_6_load"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="7">
<![CDATA[
.split3:24 %out_nodes_features_prep_V_7_load = load i7 %out_nodes_features_prep_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_7_load"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="28" op_0_bw="7">
<![CDATA[
.split3:26 %out_nodes_features_prep_V_8_load = load i7 %out_nodes_features_prep_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_8_load"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="28" op_0_bw="7">
<![CDATA[
.split3:28 %out_nodes_features_prep_V_9_load = load i7 %out_nodes_features_prep_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_9_load"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="28" op_0_bw="7">
<![CDATA[
.split3:30 %out_nodes_features_prep_V_10_load = load i7 %out_nodes_features_prep_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_10_load"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="28" op_0_bw="7">
<![CDATA[
.split3:32 %out_nodes_features_prep_V_11_load = load i7 %out_nodes_features_prep_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_11_load"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="28" op_0_bw="7">
<![CDATA[
.split3:34 %out_nodes_features_prep_V_12_load = load i7 %out_nodes_features_prep_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_12_load"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="7">
<![CDATA[
.split3:36 %out_nodes_features_prep_V_13_load = load i7 %out_nodes_features_prep_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_13_load"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="28" op_0_bw="7">
<![CDATA[
.split3:38 %out_nodes_features_prep_V_14_load = load i7 %out_nodes_features_prep_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_14_load"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="28" op_0_bw="7">
<![CDATA[
.split3:40 %out_nodes_features_prep_V_15_load = load i7 %out_nodes_features_prep_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_15_load"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="7">
<![CDATA[
.split3:42 %out_nodes_features_prep_V_16_load = load i7 %out_nodes_features_prep_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_16_load"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="28" op_0_bw="7">
<![CDATA[
.split3:44 %out_nodes_features_prep_V_17_load = load i7 %out_nodes_features_prep_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_17_load"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="28" op_0_bw="7">
<![CDATA[
.split3:46 %out_nodes_features_prep_V_18_load = load i7 %out_nodes_features_prep_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_18_load"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="28" op_0_bw="7">
<![CDATA[
.split3:48 %out_nodes_features_prep_V_19_load = load i7 %out_nodes_features_prep_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_19_load"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="7">
<![CDATA[
.split3:50 %out_nodes_features_prep_V_20_load = load i7 %out_nodes_features_prep_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_20_load"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="28" op_0_bw="7">
<![CDATA[
.split3:52 %out_nodes_features_prep_V_21_load = load i7 %out_nodes_features_prep_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_21_load"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="7">
<![CDATA[
.split3:54 %out_nodes_features_prep_V_22_load = load i7 %out_nodes_features_prep_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_22_load"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="28" op_0_bw="7">
<![CDATA[
.split3:56 %out_nodes_features_prep_V_23_load = load i7 %out_nodes_features_prep_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_23_load"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="28" op_0_bw="7">
<![CDATA[
.split3:58 %out_nodes_features_prep_V_24_load = load i7 %out_nodes_features_prep_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_24_load"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="7">
<![CDATA[
.split3:60 %out_nodes_features_prep_V_25_load = load i7 %out_nodes_features_prep_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_25_load"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="7">
<![CDATA[
.split3:62 %out_nodes_features_prep_V_26_load = load i7 %out_nodes_features_prep_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_26_load"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="28" op_0_bw="7">
<![CDATA[
.split3:64 %out_nodes_features_prep_V_27_load = load i7 %out_nodes_features_prep_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_27_load"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="7">
<![CDATA[
.split3:66 %out_nodes_features_prep_V_28_load = load i7 %out_nodes_features_prep_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_28_load"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="7">
<![CDATA[
.split3:68 %out_nodes_features_prep_V_29_load = load i7 %out_nodes_features_prep_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_29_load"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="28" op_0_bw="7">
<![CDATA[
.split3:70 %out_nodes_features_prep_V_30_load = load i7 %out_nodes_features_prep_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_30_load"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="28" op_0_bw="7">
<![CDATA[
.split3:72 %out_nodes_features_prep_V_31_load = load i7 %out_nodes_features_prep_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_31_load"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="7">
<![CDATA[
.split3:74 %out_nodes_features_prep_V_32_load = load i7 %out_nodes_features_prep_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_32_load"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="7">
<![CDATA[
.split3:76 %out_nodes_features_prep_V_33_load = load i7 %out_nodes_features_prep_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_33_load"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="28" op_0_bw="7">
<![CDATA[
.split3:78 %out_nodes_features_prep_V_34_load = load i7 %out_nodes_features_prep_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_34_load"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="28" op_0_bw="7">
<![CDATA[
.split3:80 %out_nodes_features_prep_V_35_load = load i7 %out_nodes_features_prep_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_35_load"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="28" op_0_bw="7">
<![CDATA[
.split3:82 %out_nodes_features_prep_V_36_load = load i7 %out_nodes_features_prep_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_36_load"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="28" op_0_bw="7">
<![CDATA[
.split3:84 %out_nodes_features_prep_V_37_load = load i7 %out_nodes_features_prep_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_37_load"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="28" op_0_bw="7">
<![CDATA[
.split3:86 %out_nodes_features_prep_V_38_load = load i7 %out_nodes_features_prep_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_38_load"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="28" op_0_bw="7">
<![CDATA[
.split3:88 %out_nodes_features_prep_V_39_load = load i7 %out_nodes_features_prep_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_39_load"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="28" op_0_bw="7">
<![CDATA[
.split3:90 %out_nodes_features_prep_V_40_load = load i7 %out_nodes_features_prep_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_40_load"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="28" op_0_bw="7">
<![CDATA[
.split3:92 %out_nodes_features_prep_V_41_load = load i7 %out_nodes_features_prep_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_41_load"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="28" op_0_bw="7">
<![CDATA[
.split3:94 %out_nodes_features_prep_V_42_load = load i7 %out_nodes_features_prep_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_42_load"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="28" op_0_bw="7">
<![CDATA[
.split3:96 %out_nodes_features_prep_V_43_load = load i7 %out_nodes_features_prep_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_43_load"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="28" op_0_bw="7">
<![CDATA[
.split3:98 %out_nodes_features_prep_V_44_load = load i7 %out_nodes_features_prep_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_44_load"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="28" op_0_bw="7">
<![CDATA[
.split3:100 %out_nodes_features_prep_V_45_load = load i7 %out_nodes_features_prep_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_45_load"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="7">
<![CDATA[
.split3:102 %out_nodes_features_prep_V_46_load = load i7 %out_nodes_features_prep_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_46_load"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="28" op_0_bw="7">
<![CDATA[
.split3:104 %out_nodes_features_prep_V_47_load = load i7 %out_nodes_features_prep_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_47_load"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="28" op_0_bw="7">
<![CDATA[
.split3:106 %out_nodes_features_prep_V_48_load = load i7 %out_nodes_features_prep_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_48_load"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="7">
<![CDATA[
.split3:108 %out_nodes_features_prep_V_49_load = load i7 %out_nodes_features_prep_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_49_load"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="28" op_0_bw="7">
<![CDATA[
.split3:110 %out_nodes_features_prep_V_50_load = load i7 %out_nodes_features_prep_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_50_load"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="28" op_0_bw="7">
<![CDATA[
.split3:112 %out_nodes_features_prep_V_51_load = load i7 %out_nodes_features_prep_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_51_load"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="7">
<![CDATA[
.split3:114 %out_nodes_features_prep_V_52_load = load i7 %out_nodes_features_prep_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_52_load"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="28" op_0_bw="7">
<![CDATA[
.split3:116 %out_nodes_features_prep_V_53_load = load i7 %out_nodes_features_prep_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_53_load"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="28" op_0_bw="7">
<![CDATA[
.split3:118 %out_nodes_features_prep_V_54_load = load i7 %out_nodes_features_prep_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_54_load"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="7">
<![CDATA[
.split3:120 %out_nodes_features_prep_V_55_load = load i7 %out_nodes_features_prep_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_55_load"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="28" op_0_bw="7">
<![CDATA[
.split3:122 %out_nodes_features_prep_V_56_load = load i7 %out_nodes_features_prep_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_56_load"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="28" op_0_bw="7">
<![CDATA[
.split3:124 %out_nodes_features_prep_V_57_load = load i7 %out_nodes_features_prep_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_57_load"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="7">
<![CDATA[
.split3:126 %out_nodes_features_prep_V_58_load = load i7 %out_nodes_features_prep_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_58_load"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="28" op_0_bw="7">
<![CDATA[
.split3:128 %out_nodes_features_prep_V_59_load = load i7 %out_nodes_features_prep_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_59_load"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="28" op_0_bw="7">
<![CDATA[
.split3:130 %out_nodes_features_prep_V_60_load = load i7 %out_nodes_features_prep_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_60_load"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="7">
<![CDATA[
.split3:132 %out_nodes_features_prep_V_61_load = load i7 %out_nodes_features_prep_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_61_load"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="28" op_0_bw="7">
<![CDATA[
.split3:134 %out_nodes_features_prep_V_62_load = load i7 %out_nodes_features_prep_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_62_load"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="28" op_0_bw="7">
<![CDATA[
.split3:136 %out_nodes_features_prep_V_63_load = load i7 %out_nodes_features_prep_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_prep_V_63_load"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="46" op_0_bw="28">
<![CDATA[
.split3:148 %sext_ln167_3 = sext i28 %out_nodes_features_skip_concat_bias_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln167_3"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="46" op_0_bw="28">
<![CDATA[
.split3:151 %sext_ln167_4 = sext i28 %out_nodes_features_skip_concat_bias_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln167_4"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="7">
<![CDATA[
.split3:153 %out_nodes_features_skip_concat_bias_V_5_load = load i7 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="7">
<![CDATA[
.split3:156 %out_nodes_features_skip_concat_bias_V_6_load = load i7 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:158 %out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="7">
<![CDATA[
.split3:159 %out_nodes_features_skip_concat_bias_V_7_load = load i7 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:161 %out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="7">
<![CDATA[
.split3:162 %out_nodes_features_skip_concat_bias_V_8_load = load i7 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:394 %skip_proj_weight_V_7_addr = getelementptr i28 %skip_proj_weight_V_7, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_7_addr"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:395 %skip_proj_weight_V_8_addr = getelementptr i28 %skip_proj_weight_V_8, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_8_addr"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="6">
<![CDATA[
.split3:399 %sum_V = mux i28 @_ssdm_op_Mux.ap_auto.64i28.i6, i28 %out_nodes_features_prep_V_0_load, i28 %out_nodes_features_prep_V_1_load, i28 %out_nodes_features_prep_V_2_load, i28 %out_nodes_features_prep_V_3_load, i28 %out_nodes_features_prep_V_4_load, i28 %out_nodes_features_prep_V_5_load, i28 %out_nodes_features_prep_V_6_load, i28 %out_nodes_features_prep_V_7_load, i28 %out_nodes_features_prep_V_8_load, i28 %out_nodes_features_prep_V_9_load, i28 %out_nodes_features_prep_V_10_load, i28 %out_nodes_features_prep_V_11_load, i28 %out_nodes_features_prep_V_12_load, i28 %out_nodes_features_prep_V_13_load, i28 %out_nodes_features_prep_V_14_load, i28 %out_nodes_features_prep_V_15_load, i28 %out_nodes_features_prep_V_16_load, i28 %out_nodes_features_prep_V_17_load, i28 %out_nodes_features_prep_V_18_load, i28 %out_nodes_features_prep_V_19_load, i28 %out_nodes_features_prep_V_20_load, i28 %out_nodes_features_prep_V_21_load, i28 %out_nodes_features_prep_V_22_load, i28 %out_nodes_features_prep_V_23_load, i28 %out_nodes_features_prep_V_24_load, i28 %out_nodes_features_prep_V_25_load, i28 %out_nodes_features_prep_V_26_load, i28 %out_nodes_features_prep_V_27_load, i28 %out_nodes_features_prep_V_28_load, i28 %out_nodes_features_prep_V_29_load, i28 %out_nodes_features_prep_V_30_load, i28 %out_nodes_features_prep_V_31_load, i28 %out_nodes_features_prep_V_32_load, i28 %out_nodes_features_prep_V_33_load, i28 %out_nodes_features_prep_V_34_load, i28 %out_nodes_features_prep_V_35_load, i28 %out_nodes_features_prep_V_36_load, i28 %out_nodes_features_prep_V_37_load, i28 %out_nodes_features_prep_V_38_load, i28 %out_nodes_features_prep_V_39_load, i28 %out_nodes_features_prep_V_40_load, i28 %out_nodes_features_prep_V_41_load, i28 %out_nodes_features_prep_V_42_load, i28 %out_nodes_features_prep_V_43_load, i28 %out_nodes_features_prep_V_44_load, i28 %out_nodes_features_prep_V_45_load, i28 %out_nodes_features_prep_V_46_load, i28 %out_nodes_features_prep_V_47_load, i28 %out_nodes_features_prep_V_48_load, i28 %out_nodes_features_prep_V_49_load, i28 %out_nodes_features_prep_V_50_load, i28 %out_nodes_features_prep_V_51_load, i28 %out_nodes_features_prep_V_52_load, i28 %out_nodes_features_prep_V_53_load, i28 %out_nodes_features_prep_V_54_load, i28 %out_nodes_features_prep_V_55_load, i28 %out_nodes_features_prep_V_56_load, i28 %out_nodes_features_prep_V_57_load, i28 %out_nodes_features_prep_V_58_load, i28 %out_nodes_features_prep_V_59_load, i28 %out_nodes_features_prep_V_60_load, i28 %out_nodes_features_prep_V_61_load, i28 %out_nodes_features_prep_V_62_load, i28 %out_nodes_features_prep_V_63_load, i6 %trunc_ln169

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:402 %mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln167

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:407 %mul_ln1171_1 = mul i46 %sext_ln1171_1, i46 %sext_ln167_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:413 %mul_ln1171_2 = mul i46 %sext_ln1171_2, i46 %sext_ln167_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="46" op_0_bw="28">
<![CDATA[
.split3:418 %sext_ln1171_3 = sext i28 %skip_proj_weight_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:419 %mul_ln1171_3 = mul i46 %sext_ln1171_3, i46 %sext_ln167_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="46" op_0_bw="28">
<![CDATA[
.split3:424 %sext_ln1171_4 = sext i28 %skip_proj_weight_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:425 %mul_ln1171_4 = mul i46 %sext_ln1171_4, i46 %sext_ln167_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="28" op_0_bw="9">
<![CDATA[
.split3:429 %skip_proj_weight_V_5_load = load i9 %skip_proj_weight_V_5_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_5_load"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="28" op_0_bw="9">
<![CDATA[
.split3:435 %skip_proj_weight_V_6_load = load i9 %skip_proj_weight_V_6_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_6_load"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="28" op_0_bw="9">
<![CDATA[
.split3:441 %skip_proj_weight_V_7_load = load i9 %skip_proj_weight_V_7_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_7_load"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="28" op_0_bw="9">
<![CDATA[
.split3:447 %skip_proj_weight_V_8_load = load i9 %skip_proj_weight_V_8_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_8_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="46" op_0_bw="28">
<![CDATA[
.split3:154 %sext_ln167_5 = sext i28 %out_nodes_features_skip_concat_bias_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln167_5"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="46" op_0_bw="28">
<![CDATA[
.split3:157 %sext_ln167_6 = sext i28 %out_nodes_features_skip_concat_bias_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln167_6"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="7">
<![CDATA[
.split3:159 %out_nodes_features_skip_concat_bias_V_7_load = load i7 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="7">
<![CDATA[
.split3:162 %out_nodes_features_skip_concat_bias_V_8_load = load i7 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:164 %out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="7">
<![CDATA[
.split3:165 %out_nodes_features_skip_concat_bias_V_9_load = load i7 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:167 %out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="7">
<![CDATA[
.split3:168 %out_nodes_features_skip_concat_bias_V_10_load = load i7 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:335 %skip_proj_weight_V_10_addr = getelementptr i28 %skip_proj_weight_V_10, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_10_addr"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:396 %skip_proj_weight_V_9_addr = getelementptr i28 %skip_proj_weight_V_9, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_9_addr"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:403 %shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %sum_V, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:404 %add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:407 %mul_ln1171_1 = mul i46 %sext_ln1171_1, i46 %sext_ln167_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:408 %tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:413 %mul_ln1171_2 = mul i46 %sext_ln1171_2, i46 %sext_ln167_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:419 %mul_ln1171_3 = mul i46 %sext_ln1171_3, i46 %sext_ln167_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:425 %mul_ln1171_4 = mul i46 %sext_ln1171_4, i46 %sext_ln167_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="46" op_0_bw="28">
<![CDATA[
.split3:430 %sext_ln1171_5 = sext i28 %skip_proj_weight_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:431 %mul_ln1171_5 = mul i46 %sext_ln1171_5, i46 %sext_ln167_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="46" op_0_bw="28">
<![CDATA[
.split3:436 %sext_ln1171_6 = sext i28 %skip_proj_weight_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:437 %mul_ln1171_6 = mul i46 %sext_ln1171_6, i46 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="28" op_0_bw="9">
<![CDATA[
.split3:441 %skip_proj_weight_V_7_load = load i9 %skip_proj_weight_V_7_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_7_load"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="28" op_0_bw="9">
<![CDATA[
.split3:447 %skip_proj_weight_V_8_load = load i9 %skip_proj_weight_V_8_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_8_load"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="28" op_0_bw="9">
<![CDATA[
.split3:453 %skip_proj_weight_V_9_load = load i9 %skip_proj_weight_V_9_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_9_load"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="28" op_0_bw="9">
<![CDATA[
.split3:459 %skip_proj_weight_V_10_load = load i9 %skip_proj_weight_V_10_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_10_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="46" op_0_bw="28">
<![CDATA[
.split3:160 %sext_ln167_7 = sext i28 %out_nodes_features_skip_concat_bias_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln167_7"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="46" op_0_bw="28">
<![CDATA[
.split3:163 %sext_ln167_8 = sext i28 %out_nodes_features_skip_concat_bias_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln167_8"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="7">
<![CDATA[
.split3:165 %out_nodes_features_skip_concat_bias_V_9_load = load i7 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="7">
<![CDATA[
.split3:168 %out_nodes_features_skip_concat_bias_V_10_load = load i7 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:170 %out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="28" op_0_bw="7">
<![CDATA[
.split3:171 %out_nodes_features_skip_concat_bias_V_11_load = load i7 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:173 %out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="7">
<![CDATA[
.split3:174 %out_nodes_features_skip_concat_bias_V_12_load = load i7 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:336 %skip_proj_weight_V_11_addr = getelementptr i28 %skip_proj_weight_V_11, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_11_addr"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:337 %skip_proj_weight_V_12_addr = getelementptr i28 %skip_proj_weight_V_12, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_12_addr"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:409 %shl_ln737_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_1, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:410 %add_ln1245_1 = add i46 %shl_ln737_1, i46 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:414 %tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_1, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:415 %shl_ln737_2 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_2, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:416 %add_ln1245_2 = add i46 %shl_ln737_2, i46 %mul_ln1171_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:419 %mul_ln1171_3 = mul i46 %sext_ln1171_3, i46 %sext_ln167_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:420 %tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_2, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:425 %mul_ln1171_4 = mul i46 %sext_ln1171_4, i46 %sext_ln167_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:431 %mul_ln1171_5 = mul i46 %sext_ln1171_5, i46 %sext_ln167_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:437 %mul_ln1171_6 = mul i46 %sext_ln1171_6, i46 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="46" op_0_bw="28">
<![CDATA[
.split3:442 %sext_ln1171_7 = sext i28 %skip_proj_weight_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:443 %mul_ln1171_7 = mul i46 %sext_ln1171_7, i46 %sext_ln167_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="46" op_0_bw="28">
<![CDATA[
.split3:448 %sext_ln1171_8 = sext i28 %skip_proj_weight_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:449 %mul_ln1171_8 = mul i46 %sext_ln1171_8, i46 %sext_ln167_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="28" op_0_bw="9">
<![CDATA[
.split3:453 %skip_proj_weight_V_9_load = load i9 %skip_proj_weight_V_9_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_9_load"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="28" op_0_bw="9">
<![CDATA[
.split3:459 %skip_proj_weight_V_10_load = load i9 %skip_proj_weight_V_10_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_10_load"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="9">
<![CDATA[
.split3:465 %skip_proj_weight_V_11_load = load i9 %skip_proj_weight_V_11_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_11_load"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="28" op_0_bw="9">
<![CDATA[
.split3:471 %skip_proj_weight_V_12_load = load i9 %skip_proj_weight_V_12_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_12_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="46" op_0_bw="28">
<![CDATA[
.split3:166 %sext_ln167_9 = sext i28 %out_nodes_features_skip_concat_bias_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln167_9"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="46" op_0_bw="28">
<![CDATA[
.split3:169 %sext_ln167_10 = sext i28 %out_nodes_features_skip_concat_bias_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln167_10"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="28" op_0_bw="7">
<![CDATA[
.split3:171 %out_nodes_features_skip_concat_bias_V_11_load = load i7 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="7">
<![CDATA[
.split3:174 %out_nodes_features_skip_concat_bias_V_12_load = load i7 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:176 %out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="28" op_0_bw="7">
<![CDATA[
.split3:177 %out_nodes_features_skip_concat_bias_V_13_load = load i7 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:179 %out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="7">
<![CDATA[
.split3:180 %out_nodes_features_skip_concat_bias_V_14_load = load i7 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:338 %skip_proj_weight_V_13_addr = getelementptr i28 %skip_proj_weight_V_13, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_13_addr"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:339 %skip_proj_weight_V_14_addr = getelementptr i28 %skip_proj_weight_V_14, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_14_addr"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:421 %shl_ln737_3 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_3, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_3"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:422 %add_ln1245_3 = add i46 %shl_ln737_3, i46 %mul_ln1171_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:426 %tmp_4 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_3, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:427 %shl_ln737_4 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_4, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_4"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:428 %add_ln1245_4 = add i46 %shl_ln737_4, i46 %mul_ln1171_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:431 %mul_ln1171_5 = mul i46 %sext_ln1171_5, i46 %sext_ln167_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:432 %tmp_5 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_4, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:437 %mul_ln1171_6 = mul i46 %sext_ln1171_6, i46 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:443 %mul_ln1171_7 = mul i46 %sext_ln1171_7, i46 %sext_ln167_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:449 %mul_ln1171_8 = mul i46 %sext_ln1171_8, i46 %sext_ln167_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="46" op_0_bw="28">
<![CDATA[
.split3:454 %sext_ln1171_9 = sext i28 %skip_proj_weight_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:455 %mul_ln1171_9 = mul i46 %sext_ln1171_9, i46 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="46" op_0_bw="28">
<![CDATA[
.split3:460 %sext_ln1171_10 = sext i28 %skip_proj_weight_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:461 %mul_ln1171_10 = mul i46 %sext_ln1171_10, i46 %sext_ln167_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="9">
<![CDATA[
.split3:465 %skip_proj_weight_V_11_load = load i9 %skip_proj_weight_V_11_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_11_load"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="28" op_0_bw="9">
<![CDATA[
.split3:471 %skip_proj_weight_V_12_load = load i9 %skip_proj_weight_V_12_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_12_load"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="9">
<![CDATA[
.split3:477 %skip_proj_weight_V_13_load = load i9 %skip_proj_weight_V_13_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_13_load"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="9">
<![CDATA[
.split3:483 %skip_proj_weight_V_14_load = load i9 %skip_proj_weight_V_14_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_14_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="46" op_0_bw="28">
<![CDATA[
.split3:172 %sext_ln167_11 = sext i28 %out_nodes_features_skip_concat_bias_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln167_11"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="46" op_0_bw="28">
<![CDATA[
.split3:175 %sext_ln167_12 = sext i28 %out_nodes_features_skip_concat_bias_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln167_12"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="28" op_0_bw="7">
<![CDATA[
.split3:177 %out_nodes_features_skip_concat_bias_V_13_load = load i7 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="7">
<![CDATA[
.split3:180 %out_nodes_features_skip_concat_bias_V_14_load = load i7 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:182 %out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="28" op_0_bw="7">
<![CDATA[
.split3:183 %out_nodes_features_skip_concat_bias_V_15_load = load i7 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:185 %out_nodes_features_skip_concat_bias_V_16_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_addr"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="7">
<![CDATA[
.split3:186 %out_nodes_features_skip_concat_bias_V_16_load = load i7 %out_nodes_features_skip_concat_bias_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_load"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:340 %skip_proj_weight_V_15_addr = getelementptr i28 %skip_proj_weight_V_15, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_15_addr"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:341 %skip_proj_weight_V_16_addr = getelementptr i28 %skip_proj_weight_V_16, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_16_addr"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:433 %shl_ln737_5 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_5, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_5"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:434 %add_ln1245_5 = add i46 %shl_ln737_5, i46 %mul_ln1171_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:438 %tmp_6 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_5, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:439 %shl_ln737_6 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_6, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_6"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:440 %add_ln1245_6 = add i46 %shl_ln737_6, i46 %mul_ln1171_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:443 %mul_ln1171_7 = mul i46 %sext_ln1171_7, i46 %sext_ln167_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:444 %tmp_7 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_6, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:449 %mul_ln1171_8 = mul i46 %sext_ln1171_8, i46 %sext_ln167_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:455 %mul_ln1171_9 = mul i46 %sext_ln1171_9, i46 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:461 %mul_ln1171_10 = mul i46 %sext_ln1171_10, i46 %sext_ln167_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="46" op_0_bw="28">
<![CDATA[
.split3:466 %sext_ln1171_11 = sext i28 %skip_proj_weight_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:467 %mul_ln1171_11 = mul i46 %sext_ln1171_11, i46 %sext_ln167_11

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="46" op_0_bw="28">
<![CDATA[
.split3:472 %sext_ln1171_12 = sext i28 %skip_proj_weight_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:473 %mul_ln1171_12 = mul i46 %sext_ln1171_12, i46 %sext_ln167_12

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="9">
<![CDATA[
.split3:477 %skip_proj_weight_V_13_load = load i9 %skip_proj_weight_V_13_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_13_load"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="28" op_0_bw="9">
<![CDATA[
.split3:483 %skip_proj_weight_V_14_load = load i9 %skip_proj_weight_V_14_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_14_load"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="9">
<![CDATA[
.split3:489 %skip_proj_weight_V_15_load = load i9 %skip_proj_weight_V_15_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_15_load"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="28" op_0_bw="9">
<![CDATA[
.split3:495 %skip_proj_weight_V_16_load = load i9 %skip_proj_weight_V_16_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_16_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="46" op_0_bw="28">
<![CDATA[
.split3:178 %sext_ln167_13 = sext i28 %out_nodes_features_skip_concat_bias_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln167_13"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="46" op_0_bw="28">
<![CDATA[
.split3:181 %sext_ln167_14 = sext i28 %out_nodes_features_skip_concat_bias_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln167_14"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="28" op_0_bw="7">
<![CDATA[
.split3:183 %out_nodes_features_skip_concat_bias_V_15_load = load i7 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="7">
<![CDATA[
.split3:186 %out_nodes_features_skip_concat_bias_V_16_load = load i7 %out_nodes_features_skip_concat_bias_V_16_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16_load"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:188 %out_nodes_features_skip_concat_bias_V_17_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_addr"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="7">
<![CDATA[
.split3:189 %out_nodes_features_skip_concat_bias_V_17_load = load i7 %out_nodes_features_skip_concat_bias_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_load"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:191 %out_nodes_features_skip_concat_bias_V_18_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_addr"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="7">
<![CDATA[
.split3:192 %out_nodes_features_skip_concat_bias_V_18_load = load i7 %out_nodes_features_skip_concat_bias_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_load"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:342 %skip_proj_weight_V_17_addr = getelementptr i28 %skip_proj_weight_V_17, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_17_addr"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:343 %skip_proj_weight_V_18_addr = getelementptr i28 %skip_proj_weight_V_18, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_18_addr"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:445 %shl_ln737_7 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_7, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_7"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:446 %add_ln1245_7 = add i46 %shl_ln737_7, i46 %mul_ln1171_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:450 %tmp_8 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_7, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:451 %shl_ln737_8 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_8, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_8"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:452 %add_ln1245_8 = add i46 %shl_ln737_8, i46 %mul_ln1171_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:455 %mul_ln1171_9 = mul i46 %sext_ln1171_9, i46 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:456 %tmp_9 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_8, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:461 %mul_ln1171_10 = mul i46 %sext_ln1171_10, i46 %sext_ln167_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:467 %mul_ln1171_11 = mul i46 %sext_ln1171_11, i46 %sext_ln167_11

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:473 %mul_ln1171_12 = mul i46 %sext_ln1171_12, i46 %sext_ln167_12

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="46" op_0_bw="28">
<![CDATA[
.split3:478 %sext_ln1171_13 = sext i28 %skip_proj_weight_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:479 %mul_ln1171_13 = mul i46 %sext_ln1171_13, i46 %sext_ln167_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="46" op_0_bw="28">
<![CDATA[
.split3:484 %sext_ln1171_14 = sext i28 %skip_proj_weight_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:485 %mul_ln1171_14 = mul i46 %sext_ln1171_14, i46 %sext_ln167_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="9">
<![CDATA[
.split3:489 %skip_proj_weight_V_15_load = load i9 %skip_proj_weight_V_15_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_15_load"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="28" op_0_bw="9">
<![CDATA[
.split3:495 %skip_proj_weight_V_16_load = load i9 %skip_proj_weight_V_16_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_16_load"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="28" op_0_bw="9">
<![CDATA[
.split3:501 %skip_proj_weight_V_17_load = load i9 %skip_proj_weight_V_17_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_17_load"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="28" op_0_bw="9">
<![CDATA[
.split3:507 %skip_proj_weight_V_18_load = load i9 %skip_proj_weight_V_18_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_18_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="46" op_0_bw="28">
<![CDATA[
.split3:184 %sext_ln167_15 = sext i28 %out_nodes_features_skip_concat_bias_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln167_15"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="46" op_0_bw="28">
<![CDATA[
.split3:187 %sext_ln167_16 = sext i28 %out_nodes_features_skip_concat_bias_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln167_16"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="7">
<![CDATA[
.split3:189 %out_nodes_features_skip_concat_bias_V_17_load = load i7 %out_nodes_features_skip_concat_bias_V_17_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17_load"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="7">
<![CDATA[
.split3:192 %out_nodes_features_skip_concat_bias_V_18_load = load i7 %out_nodes_features_skip_concat_bias_V_18_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18_load"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:194 %out_nodes_features_skip_concat_bias_V_19_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_addr"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="7">
<![CDATA[
.split3:195 %out_nodes_features_skip_concat_bias_V_19_load = load i7 %out_nodes_features_skip_concat_bias_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_load"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:197 %out_nodes_features_skip_concat_bias_V_20_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_addr"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="7">
<![CDATA[
.split3:198 %out_nodes_features_skip_concat_bias_V_20_load = load i7 %out_nodes_features_skip_concat_bias_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_load"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:344 %skip_proj_weight_V_19_addr = getelementptr i28 %skip_proj_weight_V_19, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_19_addr"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:346 %skip_proj_weight_V_20_addr = getelementptr i28 %skip_proj_weight_V_20, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_20_addr"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:457 %shl_ln737_9 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_9, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_9"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:458 %add_ln1245_9 = add i46 %shl_ln737_9, i46 %mul_ln1171_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:462 %tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_9, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:463 %shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_s, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:464 %add_ln1245_10 = add i46 %shl_ln737_s, i46 %mul_ln1171_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:467 %mul_ln1171_11 = mul i46 %sext_ln1171_11, i46 %sext_ln167_11

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:468 %tmp_10 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_10, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:473 %mul_ln1171_12 = mul i46 %sext_ln1171_12, i46 %sext_ln167_12

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:479 %mul_ln1171_13 = mul i46 %sext_ln1171_13, i46 %sext_ln167_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:485 %mul_ln1171_14 = mul i46 %sext_ln1171_14, i46 %sext_ln167_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="46" op_0_bw="28">
<![CDATA[
.split3:490 %sext_ln1171_15 = sext i28 %skip_proj_weight_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:491 %mul_ln1171_15 = mul i46 %sext_ln1171_15, i46 %sext_ln167_15

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="46" op_0_bw="28">
<![CDATA[
.split3:496 %sext_ln1171_16 = sext i28 %skip_proj_weight_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:497 %mul_ln1171_16 = mul i46 %sext_ln1171_16, i46 %sext_ln167_16

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="28" op_0_bw="9">
<![CDATA[
.split3:501 %skip_proj_weight_V_17_load = load i9 %skip_proj_weight_V_17_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_17_load"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="28" op_0_bw="9">
<![CDATA[
.split3:507 %skip_proj_weight_V_18_load = load i9 %skip_proj_weight_V_18_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_18_load"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="28" op_0_bw="9">
<![CDATA[
.split3:513 %skip_proj_weight_V_19_load = load i9 %skip_proj_weight_V_19_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_19_load"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="28" op_0_bw="9">
<![CDATA[
.split3:519 %skip_proj_weight_V_20_load = load i9 %skip_proj_weight_V_20_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_20_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="46" op_0_bw="28">
<![CDATA[
.split3:190 %sext_ln167_17 = sext i28 %out_nodes_features_skip_concat_bias_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln167_17"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="46" op_0_bw="28">
<![CDATA[
.split3:193 %sext_ln167_18 = sext i28 %out_nodes_features_skip_concat_bias_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln167_18"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="7">
<![CDATA[
.split3:195 %out_nodes_features_skip_concat_bias_V_19_load = load i7 %out_nodes_features_skip_concat_bias_V_19_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19_load"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="7">
<![CDATA[
.split3:198 %out_nodes_features_skip_concat_bias_V_20_load = load i7 %out_nodes_features_skip_concat_bias_V_20_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20_load"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:200 %out_nodes_features_skip_concat_bias_V_21_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_addr"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="28" op_0_bw="7">
<![CDATA[
.split3:201 %out_nodes_features_skip_concat_bias_V_21_load = load i7 %out_nodes_features_skip_concat_bias_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_load"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:203 %out_nodes_features_skip_concat_bias_V_22_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_addr"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="7">
<![CDATA[
.split3:204 %out_nodes_features_skip_concat_bias_V_22_load = load i7 %out_nodes_features_skip_concat_bias_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_load"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:347 %skip_proj_weight_V_21_addr = getelementptr i28 %skip_proj_weight_V_21, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_21_addr"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:348 %skip_proj_weight_V_22_addr = getelementptr i28 %skip_proj_weight_V_22, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_22_addr"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:469 %shl_ln737_10 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_10, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_10"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:470 %add_ln1245_11 = add i46 %shl_ln737_10, i46 %mul_ln1171_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:474 %tmp_11 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_11, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:475 %shl_ln737_11 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_11, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_11"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:476 %add_ln1245_12 = add i46 %shl_ln737_11, i46 %mul_ln1171_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:479 %mul_ln1171_13 = mul i46 %sext_ln1171_13, i46 %sext_ln167_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:480 %tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_12, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:485 %mul_ln1171_14 = mul i46 %sext_ln1171_14, i46 %sext_ln167_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:491 %mul_ln1171_15 = mul i46 %sext_ln1171_15, i46 %sext_ln167_15

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:497 %mul_ln1171_16 = mul i46 %sext_ln1171_16, i46 %sext_ln167_16

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="46" op_0_bw="28">
<![CDATA[
.split3:502 %sext_ln1171_17 = sext i28 %skip_proj_weight_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:503 %mul_ln1171_17 = mul i46 %sext_ln1171_17, i46 %sext_ln167_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="46" op_0_bw="28">
<![CDATA[
.split3:508 %sext_ln1171_18 = sext i28 %skip_proj_weight_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:509 %mul_ln1171_18 = mul i46 %sext_ln1171_18, i46 %sext_ln167_18

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="28" op_0_bw="9">
<![CDATA[
.split3:513 %skip_proj_weight_V_19_load = load i9 %skip_proj_weight_V_19_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_19_load"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="28" op_0_bw="9">
<![CDATA[
.split3:519 %skip_proj_weight_V_20_load = load i9 %skip_proj_weight_V_20_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_20_load"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="28" op_0_bw="9">
<![CDATA[
.split3:525 %skip_proj_weight_V_21_load = load i9 %skip_proj_weight_V_21_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_21_load"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="28" op_0_bw="9">
<![CDATA[
.split3:531 %skip_proj_weight_V_22_load = load i9 %skip_proj_weight_V_22_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_22_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="46" op_0_bw="28">
<![CDATA[
.split3:196 %sext_ln167_19 = sext i28 %out_nodes_features_skip_concat_bias_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln167_19"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="46" op_0_bw="28">
<![CDATA[
.split3:199 %sext_ln167_20 = sext i28 %out_nodes_features_skip_concat_bias_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln167_20"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="28" op_0_bw="7">
<![CDATA[
.split3:201 %out_nodes_features_skip_concat_bias_V_21_load = load i7 %out_nodes_features_skip_concat_bias_V_21_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21_load"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="7">
<![CDATA[
.split3:204 %out_nodes_features_skip_concat_bias_V_22_load = load i7 %out_nodes_features_skip_concat_bias_V_22_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22_load"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:206 %out_nodes_features_skip_concat_bias_V_23_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_addr"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="7">
<![CDATA[
.split3:207 %out_nodes_features_skip_concat_bias_V_23_load = load i7 %out_nodes_features_skip_concat_bias_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_load"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:209 %out_nodes_features_skip_concat_bias_V_24_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_addr"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="7">
<![CDATA[
.split3:210 %out_nodes_features_skip_concat_bias_V_24_load = load i7 %out_nodes_features_skip_concat_bias_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_load"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:349 %skip_proj_weight_V_23_addr = getelementptr i28 %skip_proj_weight_V_23, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_23_addr"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:350 %skip_proj_weight_V_24_addr = getelementptr i28 %skip_proj_weight_V_24, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_24_addr"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:481 %shl_ln737_12 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_12, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_12"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:482 %add_ln1245_13 = add i46 %shl_ln737_12, i46 %mul_ln1171_13

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:486 %tmp_13 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_13, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:487 %shl_ln737_13 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_13, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_13"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:488 %add_ln1245_14 = add i46 %shl_ln737_13, i46 %mul_ln1171_14

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:491 %mul_ln1171_15 = mul i46 %sext_ln1171_15, i46 %sext_ln167_15

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:492 %tmp_14 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_14, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:497 %mul_ln1171_16 = mul i46 %sext_ln1171_16, i46 %sext_ln167_16

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:503 %mul_ln1171_17 = mul i46 %sext_ln1171_17, i46 %sext_ln167_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:509 %mul_ln1171_18 = mul i46 %sext_ln1171_18, i46 %sext_ln167_18

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="46" op_0_bw="28">
<![CDATA[
.split3:514 %sext_ln1171_19 = sext i28 %skip_proj_weight_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:515 %mul_ln1171_19 = mul i46 %sext_ln1171_19, i46 %sext_ln167_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="46" op_0_bw="28">
<![CDATA[
.split3:520 %sext_ln1171_20 = sext i28 %skip_proj_weight_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:521 %mul_ln1171_20 = mul i46 %sext_ln1171_20, i46 %sext_ln167_20

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="28" op_0_bw="9">
<![CDATA[
.split3:525 %skip_proj_weight_V_21_load = load i9 %skip_proj_weight_V_21_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_21_load"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="28" op_0_bw="9">
<![CDATA[
.split3:531 %skip_proj_weight_V_22_load = load i9 %skip_proj_weight_V_22_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_22_load"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="28" op_0_bw="9">
<![CDATA[
.split3:537 %skip_proj_weight_V_23_load = load i9 %skip_proj_weight_V_23_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_23_load"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="28" op_0_bw="9">
<![CDATA[
.split3:543 %skip_proj_weight_V_24_load = load i9 %skip_proj_weight_V_24_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_24_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="46" op_0_bw="28">
<![CDATA[
.split3:202 %sext_ln167_21 = sext i28 %out_nodes_features_skip_concat_bias_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln167_21"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="46" op_0_bw="28">
<![CDATA[
.split3:205 %sext_ln167_22 = sext i28 %out_nodes_features_skip_concat_bias_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln167_22"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="7">
<![CDATA[
.split3:207 %out_nodes_features_skip_concat_bias_V_23_load = load i7 %out_nodes_features_skip_concat_bias_V_23_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23_load"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="7">
<![CDATA[
.split3:210 %out_nodes_features_skip_concat_bias_V_24_load = load i7 %out_nodes_features_skip_concat_bias_V_24_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24_load"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:212 %out_nodes_features_skip_concat_bias_V_25_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_addr"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="7">
<![CDATA[
.split3:213 %out_nodes_features_skip_concat_bias_V_25_load = load i7 %out_nodes_features_skip_concat_bias_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_load"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:215 %out_nodes_features_skip_concat_bias_V_26_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_addr"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="7">
<![CDATA[
.split3:216 %out_nodes_features_skip_concat_bias_V_26_load = load i7 %out_nodes_features_skip_concat_bias_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_load"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:351 %skip_proj_weight_V_25_addr = getelementptr i28 %skip_proj_weight_V_25, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_25_addr"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:352 %skip_proj_weight_V_26_addr = getelementptr i28 %skip_proj_weight_V_26, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_26_addr"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:493 %shl_ln737_14 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_14, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_14"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:494 %add_ln1245_15 = add i46 %shl_ln737_14, i46 %mul_ln1171_15

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:498 %tmp_15 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_15, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:499 %shl_ln737_15 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_15, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_15"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:500 %add_ln1245_16 = add i46 %shl_ln737_15, i46 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:503 %mul_ln1171_17 = mul i46 %sext_ln1171_17, i46 %sext_ln167_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:504 %tmp_16 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_16, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:509 %mul_ln1171_18 = mul i46 %sext_ln1171_18, i46 %sext_ln167_18

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:515 %mul_ln1171_19 = mul i46 %sext_ln1171_19, i46 %sext_ln167_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:521 %mul_ln1171_20 = mul i46 %sext_ln1171_20, i46 %sext_ln167_20

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="46" op_0_bw="28">
<![CDATA[
.split3:526 %sext_ln1171_21 = sext i28 %skip_proj_weight_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:527 %mul_ln1171_21 = mul i46 %sext_ln1171_21, i46 %sext_ln167_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="46" op_0_bw="28">
<![CDATA[
.split3:532 %sext_ln1171_22 = sext i28 %skip_proj_weight_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:533 %mul_ln1171_22 = mul i46 %sext_ln1171_22, i46 %sext_ln167_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="28" op_0_bw="9">
<![CDATA[
.split3:537 %skip_proj_weight_V_23_load = load i9 %skip_proj_weight_V_23_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_23_load"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="28" op_0_bw="9">
<![CDATA[
.split3:543 %skip_proj_weight_V_24_load = load i9 %skip_proj_weight_V_24_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_24_load"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="28" op_0_bw="9">
<![CDATA[
.split3:549 %skip_proj_weight_V_25_load = load i9 %skip_proj_weight_V_25_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_25_load"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="28" op_0_bw="9">
<![CDATA[
.split3:555 %skip_proj_weight_V_26_load = load i9 %skip_proj_weight_V_26_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_26_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="46" op_0_bw="28">
<![CDATA[
.split3:208 %sext_ln167_23 = sext i28 %out_nodes_features_skip_concat_bias_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln167_23"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="46" op_0_bw="28">
<![CDATA[
.split3:211 %sext_ln167_24 = sext i28 %out_nodes_features_skip_concat_bias_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln167_24"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="7">
<![CDATA[
.split3:213 %out_nodes_features_skip_concat_bias_V_25_load = load i7 %out_nodes_features_skip_concat_bias_V_25_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25_load"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="7">
<![CDATA[
.split3:216 %out_nodes_features_skip_concat_bias_V_26_load = load i7 %out_nodes_features_skip_concat_bias_V_26_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26_load"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:218 %out_nodes_features_skip_concat_bias_V_27_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_addr"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="28" op_0_bw="7">
<![CDATA[
.split3:219 %out_nodes_features_skip_concat_bias_V_27_load = load i7 %out_nodes_features_skip_concat_bias_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_load"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:221 %out_nodes_features_skip_concat_bias_V_28_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_addr"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="28" op_0_bw="7">
<![CDATA[
.split3:222 %out_nodes_features_skip_concat_bias_V_28_load = load i7 %out_nodes_features_skip_concat_bias_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_load"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:353 %skip_proj_weight_V_27_addr = getelementptr i28 %skip_proj_weight_V_27, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_27_addr"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:354 %skip_proj_weight_V_28_addr = getelementptr i28 %skip_proj_weight_V_28, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_28_addr"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:505 %shl_ln737_16 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_16, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_16"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:506 %add_ln1245_17 = add i46 %shl_ln737_16, i46 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:510 %tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_17, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:511 %shl_ln737_17 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_17, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_17"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:512 %add_ln1245_18 = add i46 %shl_ln737_17, i46 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:515 %mul_ln1171_19 = mul i46 %sext_ln1171_19, i46 %sext_ln167_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:516 %tmp_18 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_18, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:521 %mul_ln1171_20 = mul i46 %sext_ln1171_20, i46 %sext_ln167_20

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:527 %mul_ln1171_21 = mul i46 %sext_ln1171_21, i46 %sext_ln167_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:533 %mul_ln1171_22 = mul i46 %sext_ln1171_22, i46 %sext_ln167_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="46" op_0_bw="28">
<![CDATA[
.split3:538 %sext_ln1171_23 = sext i28 %skip_proj_weight_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:539 %mul_ln1171_23 = mul i46 %sext_ln1171_23, i46 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="46" op_0_bw="28">
<![CDATA[
.split3:544 %sext_ln1171_24 = sext i28 %skip_proj_weight_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:545 %mul_ln1171_24 = mul i46 %sext_ln1171_24, i46 %sext_ln167_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="28" op_0_bw="9">
<![CDATA[
.split3:549 %skip_proj_weight_V_25_load = load i9 %skip_proj_weight_V_25_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_25_load"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="28" op_0_bw="9">
<![CDATA[
.split3:555 %skip_proj_weight_V_26_load = load i9 %skip_proj_weight_V_26_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_26_load"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="28" op_0_bw="9">
<![CDATA[
.split3:561 %skip_proj_weight_V_27_load = load i9 %skip_proj_weight_V_27_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_27_load"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="28" op_0_bw="9">
<![CDATA[
.split3:567 %skip_proj_weight_V_28_load = load i9 %skip_proj_weight_V_28_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_28_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="46" op_0_bw="28">
<![CDATA[
.split3:214 %sext_ln167_25 = sext i28 %out_nodes_features_skip_concat_bias_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln167_25"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="46" op_0_bw="28">
<![CDATA[
.split3:217 %sext_ln167_26 = sext i28 %out_nodes_features_skip_concat_bias_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln167_26"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="28" op_0_bw="7">
<![CDATA[
.split3:219 %out_nodes_features_skip_concat_bias_V_27_load = load i7 %out_nodes_features_skip_concat_bias_V_27_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27_load"/></StgValue>
</operation>

<operation id="681" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="28" op_0_bw="7">
<![CDATA[
.split3:222 %out_nodes_features_skip_concat_bias_V_28_load = load i7 %out_nodes_features_skip_concat_bias_V_28_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28_load"/></StgValue>
</operation>

<operation id="682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:224 %out_nodes_features_skip_concat_bias_V_29_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_addr"/></StgValue>
</operation>

<operation id="683" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="28" op_0_bw="7">
<![CDATA[
.split3:225 %out_nodes_features_skip_concat_bias_V_29_load = load i7 %out_nodes_features_skip_concat_bias_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_load"/></StgValue>
</operation>

<operation id="684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:227 %out_nodes_features_skip_concat_bias_V_30_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_addr"/></StgValue>
</operation>

<operation id="685" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="7">
<![CDATA[
.split3:228 %out_nodes_features_skip_concat_bias_V_30_load = load i7 %out_nodes_features_skip_concat_bias_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_load"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:355 %skip_proj_weight_V_29_addr = getelementptr i28 %skip_proj_weight_V_29, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_29_addr"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:357 %skip_proj_weight_V_30_addr = getelementptr i28 %skip_proj_weight_V_30, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_30_addr"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:517 %shl_ln737_18 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_18, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_18"/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:518 %add_ln1245_19 = add i46 %shl_ln737_18, i46 %mul_ln1171_19

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:522 %tmp_19 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_19, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:523 %shl_ln737_19 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_19, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_19"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:524 %add_ln1245_20 = add i46 %shl_ln737_19, i46 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:527 %mul_ln1171_21 = mul i46 %sext_ln1171_21, i46 %sext_ln167_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:528 %tmp_20 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_20, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:533 %mul_ln1171_22 = mul i46 %sext_ln1171_22, i46 %sext_ln167_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:539 %mul_ln1171_23 = mul i46 %sext_ln1171_23, i46 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:545 %mul_ln1171_24 = mul i46 %sext_ln1171_24, i46 %sext_ln167_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="46" op_0_bw="28">
<![CDATA[
.split3:550 %sext_ln1171_25 = sext i28 %skip_proj_weight_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:551 %mul_ln1171_25 = mul i46 %sext_ln1171_25, i46 %sext_ln167_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="46" op_0_bw="28">
<![CDATA[
.split3:556 %sext_ln1171_26 = sext i28 %skip_proj_weight_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:557 %mul_ln1171_26 = mul i46 %sext_ln1171_26, i46 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="28" op_0_bw="9">
<![CDATA[
.split3:561 %skip_proj_weight_V_27_load = load i9 %skip_proj_weight_V_27_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_27_load"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="28" op_0_bw="9">
<![CDATA[
.split3:567 %skip_proj_weight_V_28_load = load i9 %skip_proj_weight_V_28_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_28_load"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="28" op_0_bw="9">
<![CDATA[
.split3:573 %skip_proj_weight_V_29_load = load i9 %skip_proj_weight_V_29_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_29_load"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="28" op_0_bw="9">
<![CDATA[
.split3:579 %skip_proj_weight_V_30_load = load i9 %skip_proj_weight_V_30_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_30_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="46" op_0_bw="28">
<![CDATA[
.split3:220 %sext_ln167_27 = sext i28 %out_nodes_features_skip_concat_bias_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln167_27"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="46" op_0_bw="28">
<![CDATA[
.split3:223 %sext_ln167_28 = sext i28 %out_nodes_features_skip_concat_bias_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln167_28"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="28" op_0_bw="7">
<![CDATA[
.split3:225 %out_nodes_features_skip_concat_bias_V_29_load = load i7 %out_nodes_features_skip_concat_bias_V_29_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29_load"/></StgValue>
</operation>

<operation id="709" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="7">
<![CDATA[
.split3:228 %out_nodes_features_skip_concat_bias_V_30_load = load i7 %out_nodes_features_skip_concat_bias_V_30_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30_load"/></StgValue>
</operation>

<operation id="710" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:230 %out_nodes_features_skip_concat_bias_V_31_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_addr"/></StgValue>
</operation>

<operation id="711" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="7">
<![CDATA[
.split3:231 %out_nodes_features_skip_concat_bias_V_31_load = load i7 %out_nodes_features_skip_concat_bias_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_load"/></StgValue>
</operation>

<operation id="712" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:233 %out_nodes_features_skip_concat_bias_V_32_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_addr"/></StgValue>
</operation>

<operation id="713" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="7">
<![CDATA[
.split3:234 %out_nodes_features_skip_concat_bias_V_32_load = load i7 %out_nodes_features_skip_concat_bias_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_load"/></StgValue>
</operation>

<operation id="714" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:358 %skip_proj_weight_V_31_addr = getelementptr i28 %skip_proj_weight_V_31, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_31_addr"/></StgValue>
</operation>

<operation id="715" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:359 %skip_proj_weight_V_32_addr = getelementptr i28 %skip_proj_weight_V_32, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_32_addr"/></StgValue>
</operation>

<operation id="716" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:529 %shl_ln737_20 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_20, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_20"/></StgValue>
</operation>

<operation id="717" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:530 %add_ln1245_21 = add i46 %shl_ln737_20, i46 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="718" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:534 %tmp_21 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_21, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="719" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:535 %shl_ln737_21 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_21, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_21"/></StgValue>
</operation>

<operation id="720" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:536 %add_ln1245_22 = add i46 %shl_ln737_21, i46 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="721" st_id="18" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:539 %mul_ln1171_23 = mul i46 %sext_ln1171_23, i46 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="722" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:540 %tmp_22 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_22, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="723" st_id="18" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:545 %mul_ln1171_24 = mul i46 %sext_ln1171_24, i46 %sext_ln167_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="724" st_id="18" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:551 %mul_ln1171_25 = mul i46 %sext_ln1171_25, i46 %sext_ln167_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="725" st_id="18" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:557 %mul_ln1171_26 = mul i46 %sext_ln1171_26, i46 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="46" op_0_bw="28">
<![CDATA[
.split3:562 %sext_ln1171_27 = sext i28 %skip_proj_weight_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="727" st_id="18" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:563 %mul_ln1171_27 = mul i46 %sext_ln1171_27, i46 %sext_ln167_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="46" op_0_bw="28">
<![CDATA[
.split3:568 %sext_ln1171_28 = sext i28 %skip_proj_weight_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="729" st_id="18" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:569 %mul_ln1171_28 = mul i46 %sext_ln1171_28, i46 %sext_ln167_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="730" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="28" op_0_bw="9">
<![CDATA[
.split3:573 %skip_proj_weight_V_29_load = load i9 %skip_proj_weight_V_29_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_29_load"/></StgValue>
</operation>

<operation id="731" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="28" op_0_bw="9">
<![CDATA[
.split3:579 %skip_proj_weight_V_30_load = load i9 %skip_proj_weight_V_30_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_30_load"/></StgValue>
</operation>

<operation id="732" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="28" op_0_bw="9">
<![CDATA[
.split3:585 %skip_proj_weight_V_31_load = load i9 %skip_proj_weight_V_31_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_31_load"/></StgValue>
</operation>

<operation id="733" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="28" op_0_bw="9">
<![CDATA[
.split3:591 %skip_proj_weight_V_32_load = load i9 %skip_proj_weight_V_32_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_32_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="734" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="46" op_0_bw="28">
<![CDATA[
.split3:226 %sext_ln167_29 = sext i28 %out_nodes_features_skip_concat_bias_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln167_29"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="46" op_0_bw="28">
<![CDATA[
.split3:229 %sext_ln167_30 = sext i28 %out_nodes_features_skip_concat_bias_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln167_30"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="7">
<![CDATA[
.split3:231 %out_nodes_features_skip_concat_bias_V_31_load = load i7 %out_nodes_features_skip_concat_bias_V_31_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31_load"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="7">
<![CDATA[
.split3:234 %out_nodes_features_skip_concat_bias_V_32_load = load i7 %out_nodes_features_skip_concat_bias_V_32_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32_load"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:236 %out_nodes_features_skip_concat_bias_V_33_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_addr"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="7">
<![CDATA[
.split3:237 %out_nodes_features_skip_concat_bias_V_33_load = load i7 %out_nodes_features_skip_concat_bias_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_load"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:239 %out_nodes_features_skip_concat_bias_V_34_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_addr"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="28" op_0_bw="7">
<![CDATA[
.split3:240 %out_nodes_features_skip_concat_bias_V_34_load = load i7 %out_nodes_features_skip_concat_bias_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_load"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:360 %skip_proj_weight_V_33_addr = getelementptr i28 %skip_proj_weight_V_33, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_33_addr"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:361 %skip_proj_weight_V_34_addr = getelementptr i28 %skip_proj_weight_V_34, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_34_addr"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:541 %shl_ln737_22 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_22, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_22"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:542 %add_ln1245_23 = add i46 %shl_ln737_22, i46 %mul_ln1171_23

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:546 %tmp_23 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_23, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:547 %shl_ln737_23 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_23, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_23"/></StgValue>
</operation>

<operation id="748" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:548 %add_ln1245_24 = add i46 %shl_ln737_23, i46 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="749" st_id="19" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:551 %mul_ln1171_25 = mul i46 %sext_ln1171_25, i46 %sext_ln167_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="750" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:552 %tmp_24 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_24, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="751" st_id="19" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:557 %mul_ln1171_26 = mul i46 %sext_ln1171_26, i46 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="752" st_id="19" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:563 %mul_ln1171_27 = mul i46 %sext_ln1171_27, i46 %sext_ln167_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="753" st_id="19" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:569 %mul_ln1171_28 = mul i46 %sext_ln1171_28, i46 %sext_ln167_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="754" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="46" op_0_bw="28">
<![CDATA[
.split3:574 %sext_ln1171_29 = sext i28 %skip_proj_weight_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_29"/></StgValue>
</operation>

<operation id="755" st_id="19" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:575 %mul_ln1171_29 = mul i46 %sext_ln1171_29, i46 %sext_ln167_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="756" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="46" op_0_bw="28">
<![CDATA[
.split3:580 %sext_ln1171_30 = sext i28 %skip_proj_weight_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_30"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:581 %mul_ln1171_30 = mul i46 %sext_ln1171_30, i46 %sext_ln167_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="28" op_0_bw="9">
<![CDATA[
.split3:585 %skip_proj_weight_V_31_load = load i9 %skip_proj_weight_V_31_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_31_load"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="28" op_0_bw="9">
<![CDATA[
.split3:591 %skip_proj_weight_V_32_load = load i9 %skip_proj_weight_V_32_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_32_load"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="28" op_0_bw="9">
<![CDATA[
.split3:597 %skip_proj_weight_V_33_load = load i9 %skip_proj_weight_V_33_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_33_load"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="28" op_0_bw="9">
<![CDATA[
.split3:603 %skip_proj_weight_V_34_load = load i9 %skip_proj_weight_V_34_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_34_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="762" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="46" op_0_bw="28">
<![CDATA[
.split3:232 %sext_ln167_31 = sext i28 %out_nodes_features_skip_concat_bias_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln167_31"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="46" op_0_bw="28">
<![CDATA[
.split3:235 %sext_ln167_32 = sext i28 %out_nodes_features_skip_concat_bias_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln167_32"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="7">
<![CDATA[
.split3:237 %out_nodes_features_skip_concat_bias_V_33_load = load i7 %out_nodes_features_skip_concat_bias_V_33_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33_load"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="28" op_0_bw="7">
<![CDATA[
.split3:240 %out_nodes_features_skip_concat_bias_V_34_load = load i7 %out_nodes_features_skip_concat_bias_V_34_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34_load"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:242 %out_nodes_features_skip_concat_bias_V_35_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_addr"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="7">
<![CDATA[
.split3:243 %out_nodes_features_skip_concat_bias_V_35_load = load i7 %out_nodes_features_skip_concat_bias_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_load"/></StgValue>
</operation>

<operation id="768" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:245 %out_nodes_features_skip_concat_bias_V_36_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_addr"/></StgValue>
</operation>

<operation id="769" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="28" op_0_bw="7">
<![CDATA[
.split3:246 %out_nodes_features_skip_concat_bias_V_36_load = load i7 %out_nodes_features_skip_concat_bias_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_load"/></StgValue>
</operation>

<operation id="770" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:362 %skip_proj_weight_V_35_addr = getelementptr i28 %skip_proj_weight_V_35, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_35_addr"/></StgValue>
</operation>

<operation id="771" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:363 %skip_proj_weight_V_36_addr = getelementptr i28 %skip_proj_weight_V_36, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_36_addr"/></StgValue>
</operation>

<operation id="772" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:553 %shl_ln737_24 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_24, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_24"/></StgValue>
</operation>

<operation id="773" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:554 %add_ln1245_25 = add i46 %shl_ln737_24, i46 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="774" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:558 %tmp_25 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_25, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="775" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:559 %shl_ln737_25 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_25, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_25"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:560 %add_ln1245_26 = add i46 %shl_ln737_25, i46 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:563 %mul_ln1171_27 = mul i46 %sext_ln1171_27, i46 %sext_ln167_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:564 %tmp_26 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_26, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:569 %mul_ln1171_28 = mul i46 %sext_ln1171_28, i46 %sext_ln167_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:575 %mul_ln1171_29 = mul i46 %sext_ln1171_29, i46 %sext_ln167_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:581 %mul_ln1171_30 = mul i46 %sext_ln1171_30, i46 %sext_ln167_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="46" op_0_bw="28">
<![CDATA[
.split3:586 %sext_ln1171_31 = sext i28 %skip_proj_weight_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_31"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:587 %mul_ln1171_31 = mul i46 %sext_ln1171_31, i46 %sext_ln167_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="46" op_0_bw="28">
<![CDATA[
.split3:592 %sext_ln1171_32 = sext i28 %skip_proj_weight_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_32"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:593 %mul_ln1171_32 = mul i46 %sext_ln1171_32, i46 %sext_ln167_32

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="28" op_0_bw="9">
<![CDATA[
.split3:597 %skip_proj_weight_V_33_load = load i9 %skip_proj_weight_V_33_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_33_load"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="28" op_0_bw="9">
<![CDATA[
.split3:603 %skip_proj_weight_V_34_load = load i9 %skip_proj_weight_V_34_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_34_load"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="28" op_0_bw="9">
<![CDATA[
.split3:609 %skip_proj_weight_V_35_load = load i9 %skip_proj_weight_V_35_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_35_load"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="28" op_0_bw="9">
<![CDATA[
.split3:615 %skip_proj_weight_V_36_load = load i9 %skip_proj_weight_V_36_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_36_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="790" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="46" op_0_bw="28">
<![CDATA[
.split3:238 %sext_ln167_33 = sext i28 %out_nodes_features_skip_concat_bias_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln167_33"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="46" op_0_bw="28">
<![CDATA[
.split3:241 %sext_ln167_34 = sext i28 %out_nodes_features_skip_concat_bias_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln167_34"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="7">
<![CDATA[
.split3:243 %out_nodes_features_skip_concat_bias_V_35_load = load i7 %out_nodes_features_skip_concat_bias_V_35_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35_load"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="28" op_0_bw="7">
<![CDATA[
.split3:246 %out_nodes_features_skip_concat_bias_V_36_load = load i7 %out_nodes_features_skip_concat_bias_V_36_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36_load"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:248 %out_nodes_features_skip_concat_bias_V_37_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_addr"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="28" op_0_bw="7">
<![CDATA[
.split3:249 %out_nodes_features_skip_concat_bias_V_37_load = load i7 %out_nodes_features_skip_concat_bias_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_load"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:251 %out_nodes_features_skip_concat_bias_V_38_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_addr"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="7">
<![CDATA[
.split3:252 %out_nodes_features_skip_concat_bias_V_38_load = load i7 %out_nodes_features_skip_concat_bias_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_load"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:364 %skip_proj_weight_V_37_addr = getelementptr i28 %skip_proj_weight_V_37, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_37_addr"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:365 %skip_proj_weight_V_38_addr = getelementptr i28 %skip_proj_weight_V_38, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_38_addr"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:565 %shl_ln737_26 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_26, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_26"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:566 %add_ln1245_27 = add i46 %shl_ln737_26, i46 %mul_ln1171_27

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:570 %tmp_27 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_27, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:571 %shl_ln737_27 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_27, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_27"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:572 %add_ln1245_28 = add i46 %shl_ln737_27, i46 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:575 %mul_ln1171_29 = mul i46 %sext_ln1171_29, i46 %sext_ln167_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:576 %tmp_28 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_28, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:581 %mul_ln1171_30 = mul i46 %sext_ln1171_30, i46 %sext_ln167_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:587 %mul_ln1171_31 = mul i46 %sext_ln1171_31, i46 %sext_ln167_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:593 %mul_ln1171_32 = mul i46 %sext_ln1171_32, i46 %sext_ln167_32

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="46" op_0_bw="28">
<![CDATA[
.split3:598 %sext_ln1171_33 = sext i28 %skip_proj_weight_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_33"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:599 %mul_ln1171_33 = mul i46 %sext_ln1171_33, i46 %sext_ln167_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="46" op_0_bw="28">
<![CDATA[
.split3:604 %sext_ln1171_34 = sext i28 %skip_proj_weight_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_34"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:605 %mul_ln1171_34 = mul i46 %sext_ln1171_34, i46 %sext_ln167_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="28" op_0_bw="9">
<![CDATA[
.split3:609 %skip_proj_weight_V_35_load = load i9 %skip_proj_weight_V_35_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_35_load"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="28" op_0_bw="9">
<![CDATA[
.split3:615 %skip_proj_weight_V_36_load = load i9 %skip_proj_weight_V_36_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_36_load"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="28" op_0_bw="9">
<![CDATA[
.split3:621 %skip_proj_weight_V_37_load = load i9 %skip_proj_weight_V_37_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_37_load"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="28" op_0_bw="9">
<![CDATA[
.split3:627 %skip_proj_weight_V_38_load = load i9 %skip_proj_weight_V_38_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_38_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="818" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="46" op_0_bw="28">
<![CDATA[
.split3:244 %sext_ln167_35 = sext i28 %out_nodes_features_skip_concat_bias_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln167_35"/></StgValue>
</operation>

<operation id="819" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="46" op_0_bw="28">
<![CDATA[
.split3:247 %sext_ln167_36 = sext i28 %out_nodes_features_skip_concat_bias_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln167_36"/></StgValue>
</operation>

<operation id="820" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="28" op_0_bw="7">
<![CDATA[
.split3:249 %out_nodes_features_skip_concat_bias_V_37_load = load i7 %out_nodes_features_skip_concat_bias_V_37_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37_load"/></StgValue>
</operation>

<operation id="821" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="7">
<![CDATA[
.split3:252 %out_nodes_features_skip_concat_bias_V_38_load = load i7 %out_nodes_features_skip_concat_bias_V_38_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38_load"/></StgValue>
</operation>

<operation id="822" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:254 %out_nodes_features_skip_concat_bias_V_39_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_addr"/></StgValue>
</operation>

<operation id="823" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="28" op_0_bw="7">
<![CDATA[
.split3:255 %out_nodes_features_skip_concat_bias_V_39_load = load i7 %out_nodes_features_skip_concat_bias_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_load"/></StgValue>
</operation>

<operation id="824" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:257 %out_nodes_features_skip_concat_bias_V_40_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_addr"/></StgValue>
</operation>

<operation id="825" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="28" op_0_bw="7">
<![CDATA[
.split3:258 %out_nodes_features_skip_concat_bias_V_40_load = load i7 %out_nodes_features_skip_concat_bias_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_load"/></StgValue>
</operation>

<operation id="826" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:366 %skip_proj_weight_V_39_addr = getelementptr i28 %skip_proj_weight_V_39, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_39_addr"/></StgValue>
</operation>

<operation id="827" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:368 %skip_proj_weight_V_40_addr = getelementptr i28 %skip_proj_weight_V_40, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_40_addr"/></StgValue>
</operation>

<operation id="828" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:577 %shl_ln737_28 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_28, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_28"/></StgValue>
</operation>

<operation id="829" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:578 %add_ln1245_29 = add i46 %shl_ln737_28, i46 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="830" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:582 %tmp_29 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_29, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="831" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:583 %shl_ln737_29 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_29, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_29"/></StgValue>
</operation>

<operation id="832" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:584 %add_ln1245_30 = add i46 %shl_ln737_29, i46 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="833" st_id="22" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:587 %mul_ln1171_31 = mul i46 %sext_ln1171_31, i46 %sext_ln167_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="834" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:588 %tmp_30 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_30, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="835" st_id="22" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:593 %mul_ln1171_32 = mul i46 %sext_ln1171_32, i46 %sext_ln167_32

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="836" st_id="22" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:599 %mul_ln1171_33 = mul i46 %sext_ln1171_33, i46 %sext_ln167_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="837" st_id="22" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:605 %mul_ln1171_34 = mul i46 %sext_ln1171_34, i46 %sext_ln167_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="838" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="46" op_0_bw="28">
<![CDATA[
.split3:610 %sext_ln1171_35 = sext i28 %skip_proj_weight_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_35"/></StgValue>
</operation>

<operation id="839" st_id="22" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:611 %mul_ln1171_35 = mul i46 %sext_ln1171_35, i46 %sext_ln167_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="840" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="46" op_0_bw="28">
<![CDATA[
.split3:616 %sext_ln1171_36 = sext i28 %skip_proj_weight_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_36"/></StgValue>
</operation>

<operation id="841" st_id="22" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:617 %mul_ln1171_36 = mul i46 %sext_ln1171_36, i46 %sext_ln167_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="842" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="28" op_0_bw="9">
<![CDATA[
.split3:621 %skip_proj_weight_V_37_load = load i9 %skip_proj_weight_V_37_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_37_load"/></StgValue>
</operation>

<operation id="843" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="28" op_0_bw="9">
<![CDATA[
.split3:627 %skip_proj_weight_V_38_load = load i9 %skip_proj_weight_V_38_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_38_load"/></StgValue>
</operation>

<operation id="844" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="28" op_0_bw="9">
<![CDATA[
.split3:633 %skip_proj_weight_V_39_load = load i9 %skip_proj_weight_V_39_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_39_load"/></StgValue>
</operation>

<operation id="845" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="9">
<![CDATA[
.split3:639 %skip_proj_weight_V_40_load = load i9 %skip_proj_weight_V_40_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_40_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="846" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="46" op_0_bw="28">
<![CDATA[
.split3:250 %sext_ln167_37 = sext i28 %out_nodes_features_skip_concat_bias_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln167_37"/></StgValue>
</operation>

<operation id="847" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="46" op_0_bw="28">
<![CDATA[
.split3:253 %sext_ln167_38 = sext i28 %out_nodes_features_skip_concat_bias_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln167_38"/></StgValue>
</operation>

<operation id="848" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="28" op_0_bw="7">
<![CDATA[
.split3:255 %out_nodes_features_skip_concat_bias_V_39_load = load i7 %out_nodes_features_skip_concat_bias_V_39_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39_load"/></StgValue>
</operation>

<operation id="849" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="28" op_0_bw="7">
<![CDATA[
.split3:258 %out_nodes_features_skip_concat_bias_V_40_load = load i7 %out_nodes_features_skip_concat_bias_V_40_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40_load"/></StgValue>
</operation>

<operation id="850" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:260 %out_nodes_features_skip_concat_bias_V_41_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_addr"/></StgValue>
</operation>

<operation id="851" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="28" op_0_bw="7">
<![CDATA[
.split3:261 %out_nodes_features_skip_concat_bias_V_41_load = load i7 %out_nodes_features_skip_concat_bias_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_load"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:263 %out_nodes_features_skip_concat_bias_V_42_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_addr"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="28" op_0_bw="7">
<![CDATA[
.split3:264 %out_nodes_features_skip_concat_bias_V_42_load = load i7 %out_nodes_features_skip_concat_bias_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_load"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:369 %skip_proj_weight_V_41_addr = getelementptr i28 %skip_proj_weight_V_41, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_41_addr"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:370 %skip_proj_weight_V_42_addr = getelementptr i28 %skip_proj_weight_V_42, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_42_addr"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:589 %shl_ln737_30 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_30, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_30"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:590 %add_ln1245_31 = add i46 %shl_ln737_30, i46 %mul_ln1171_31

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:594 %tmp_31 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_31, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:595 %shl_ln737_31 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_31, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_31"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:596 %add_ln1245_32 = add i46 %shl_ln737_31, i46 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:599 %mul_ln1171_33 = mul i46 %sext_ln1171_33, i46 %sext_ln167_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:600 %tmp_32 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_32, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:605 %mul_ln1171_34 = mul i46 %sext_ln1171_34, i46 %sext_ln167_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:611 %mul_ln1171_35 = mul i46 %sext_ln1171_35, i46 %sext_ln167_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:617 %mul_ln1171_36 = mul i46 %sext_ln1171_36, i46 %sext_ln167_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="46" op_0_bw="28">
<![CDATA[
.split3:622 %sext_ln1171_37 = sext i28 %skip_proj_weight_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_37"/></StgValue>
</operation>

<operation id="867" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:623 %mul_ln1171_37 = mul i46 %sext_ln1171_37, i46 %sext_ln167_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="868" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="46" op_0_bw="28">
<![CDATA[
.split3:628 %sext_ln1171_38 = sext i28 %skip_proj_weight_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="869" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:629 %mul_ln1171_38 = mul i46 %sext_ln1171_38, i46 %sext_ln167_38

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="870" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="28" op_0_bw="9">
<![CDATA[
.split3:633 %skip_proj_weight_V_39_load = load i9 %skip_proj_weight_V_39_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_39_load"/></StgValue>
</operation>

<operation id="871" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="9">
<![CDATA[
.split3:639 %skip_proj_weight_V_40_load = load i9 %skip_proj_weight_V_40_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_40_load"/></StgValue>
</operation>

<operation id="872" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="28" op_0_bw="9">
<![CDATA[
.split3:645 %skip_proj_weight_V_41_load = load i9 %skip_proj_weight_V_41_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_41_load"/></StgValue>
</operation>

<operation id="873" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="28" op_0_bw="9">
<![CDATA[
.split3:651 %skip_proj_weight_V_42_load = load i9 %skip_proj_weight_V_42_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_42_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="874" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="46" op_0_bw="28">
<![CDATA[
.split3:256 %sext_ln167_39 = sext i28 %out_nodes_features_skip_concat_bias_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln167_39"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="46" op_0_bw="28">
<![CDATA[
.split3:259 %sext_ln167_40 = sext i28 %out_nodes_features_skip_concat_bias_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln167_40"/></StgValue>
</operation>

<operation id="876" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="28" op_0_bw="7">
<![CDATA[
.split3:261 %out_nodes_features_skip_concat_bias_V_41_load = load i7 %out_nodes_features_skip_concat_bias_V_41_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41_load"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="28" op_0_bw="7">
<![CDATA[
.split3:264 %out_nodes_features_skip_concat_bias_V_42_load = load i7 %out_nodes_features_skip_concat_bias_V_42_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42_load"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:266 %out_nodes_features_skip_concat_bias_V_43_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_addr"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="7">
<![CDATA[
.split3:267 %out_nodes_features_skip_concat_bias_V_43_load = load i7 %out_nodes_features_skip_concat_bias_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_load"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:269 %out_nodes_features_skip_concat_bias_V_44_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_addr"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="7">
<![CDATA[
.split3:270 %out_nodes_features_skip_concat_bias_V_44_load = load i7 %out_nodes_features_skip_concat_bias_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_load"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:371 %skip_proj_weight_V_43_addr = getelementptr i28 %skip_proj_weight_V_43, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_43_addr"/></StgValue>
</operation>

<operation id="883" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:372 %skip_proj_weight_V_44_addr = getelementptr i28 %skip_proj_weight_V_44, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_44_addr"/></StgValue>
</operation>

<operation id="884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:601 %shl_ln737_32 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_32, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_32"/></StgValue>
</operation>

<operation id="885" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:602 %add_ln1245_33 = add i46 %shl_ln737_32, i46 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="886" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:606 %tmp_33 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_33, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="887" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:607 %shl_ln737_33 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_33, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_33"/></StgValue>
</operation>

<operation id="888" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:608 %add_ln1245_34 = add i46 %shl_ln737_33, i46 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="889" st_id="24" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:611 %mul_ln1171_35 = mul i46 %sext_ln1171_35, i46 %sext_ln167_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="890" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:612 %tmp_34 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_34, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="891" st_id="24" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:617 %mul_ln1171_36 = mul i46 %sext_ln1171_36, i46 %sext_ln167_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="892" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:623 %mul_ln1171_37 = mul i46 %sext_ln1171_37, i46 %sext_ln167_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="893" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:629 %mul_ln1171_38 = mul i46 %sext_ln1171_38, i46 %sext_ln167_38

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="894" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="46" op_0_bw="28">
<![CDATA[
.split3:634 %sext_ln1171_39 = sext i28 %skip_proj_weight_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="895" st_id="24" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:635 %mul_ln1171_39 = mul i46 %sext_ln1171_39, i46 %sext_ln167_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="896" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="46" op_0_bw="28">
<![CDATA[
.split3:640 %sext_ln1171_40 = sext i28 %skip_proj_weight_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="897" st_id="24" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:641 %mul_ln1171_40 = mul i46 %sext_ln1171_40, i46 %sext_ln167_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="898" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="28" op_0_bw="9">
<![CDATA[
.split3:645 %skip_proj_weight_V_41_load = load i9 %skip_proj_weight_V_41_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_41_load"/></StgValue>
</operation>

<operation id="899" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="28" op_0_bw="9">
<![CDATA[
.split3:651 %skip_proj_weight_V_42_load = load i9 %skip_proj_weight_V_42_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_42_load"/></StgValue>
</operation>

<operation id="900" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="28" op_0_bw="9">
<![CDATA[
.split3:657 %skip_proj_weight_V_43_load = load i9 %skip_proj_weight_V_43_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_43_load"/></StgValue>
</operation>

<operation id="901" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="28" op_0_bw="9">
<![CDATA[
.split3:663 %skip_proj_weight_V_44_load = load i9 %skip_proj_weight_V_44_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_44_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="902" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="46" op_0_bw="28">
<![CDATA[
.split3:262 %sext_ln167_41 = sext i28 %out_nodes_features_skip_concat_bias_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln167_41"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="46" op_0_bw="28">
<![CDATA[
.split3:265 %sext_ln167_42 = sext i28 %out_nodes_features_skip_concat_bias_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln167_42"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="7">
<![CDATA[
.split3:267 %out_nodes_features_skip_concat_bias_V_43_load = load i7 %out_nodes_features_skip_concat_bias_V_43_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43_load"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="7">
<![CDATA[
.split3:270 %out_nodes_features_skip_concat_bias_V_44_load = load i7 %out_nodes_features_skip_concat_bias_V_44_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44_load"/></StgValue>
</operation>

<operation id="906" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:272 %out_nodes_features_skip_concat_bias_V_45_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_addr"/></StgValue>
</operation>

<operation id="907" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="28" op_0_bw="7">
<![CDATA[
.split3:273 %out_nodes_features_skip_concat_bias_V_45_load = load i7 %out_nodes_features_skip_concat_bias_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_load"/></StgValue>
</operation>

<operation id="908" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:275 %out_nodes_features_skip_concat_bias_V_46_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_addr"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="28" op_0_bw="7">
<![CDATA[
.split3:276 %out_nodes_features_skip_concat_bias_V_46_load = load i7 %out_nodes_features_skip_concat_bias_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_load"/></StgValue>
</operation>

<operation id="910" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:373 %skip_proj_weight_V_45_addr = getelementptr i28 %skip_proj_weight_V_45, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_45_addr"/></StgValue>
</operation>

<operation id="911" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:374 %skip_proj_weight_V_46_addr = getelementptr i28 %skip_proj_weight_V_46, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_46_addr"/></StgValue>
</operation>

<operation id="912" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:613 %shl_ln737_34 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_34, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_34"/></StgValue>
</operation>

<operation id="913" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:614 %add_ln1245_35 = add i46 %shl_ln737_34, i46 %mul_ln1171_35

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="914" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:618 %tmp_35 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_35, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:619 %shl_ln737_35 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_35, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_35"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:620 %add_ln1245_36 = add i46 %shl_ln737_35, i46 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:623 %mul_ln1171_37 = mul i46 %sext_ln1171_37, i46 %sext_ln167_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="918" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:624 %tmp_36 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_36, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="919" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:629 %mul_ln1171_38 = mul i46 %sext_ln1171_38, i46 %sext_ln167_38

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="920" st_id="25" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:635 %mul_ln1171_39 = mul i46 %sext_ln1171_39, i46 %sext_ln167_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:641 %mul_ln1171_40 = mul i46 %sext_ln1171_40, i46 %sext_ln167_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="46" op_0_bw="28">
<![CDATA[
.split3:646 %sext_ln1171_41 = sext i28 %skip_proj_weight_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_41"/></StgValue>
</operation>

<operation id="923" st_id="25" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:647 %mul_ln1171_41 = mul i46 %sext_ln1171_41, i46 %sext_ln167_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="924" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="46" op_0_bw="28">
<![CDATA[
.split3:652 %sext_ln1171_42 = sext i28 %skip_proj_weight_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_42"/></StgValue>
</operation>

<operation id="925" st_id="25" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:653 %mul_ln1171_42 = mul i46 %sext_ln1171_42, i46 %sext_ln167_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="926" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="28" op_0_bw="9">
<![CDATA[
.split3:657 %skip_proj_weight_V_43_load = load i9 %skip_proj_weight_V_43_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_43_load"/></StgValue>
</operation>

<operation id="927" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="28" op_0_bw="9">
<![CDATA[
.split3:663 %skip_proj_weight_V_44_load = load i9 %skip_proj_weight_V_44_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_44_load"/></StgValue>
</operation>

<operation id="928" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="28" op_0_bw="9">
<![CDATA[
.split3:669 %skip_proj_weight_V_45_load = load i9 %skip_proj_weight_V_45_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_45_load"/></StgValue>
</operation>

<operation id="929" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="28" op_0_bw="9">
<![CDATA[
.split3:675 %skip_proj_weight_V_46_load = load i9 %skip_proj_weight_V_46_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_46_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="930" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="46" op_0_bw="28">
<![CDATA[
.split3:268 %sext_ln167_43 = sext i28 %out_nodes_features_skip_concat_bias_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln167_43"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="46" op_0_bw="28">
<![CDATA[
.split3:271 %sext_ln167_44 = sext i28 %out_nodes_features_skip_concat_bias_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln167_44"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="28" op_0_bw="7">
<![CDATA[
.split3:273 %out_nodes_features_skip_concat_bias_V_45_load = load i7 %out_nodes_features_skip_concat_bias_V_45_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45_load"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="28" op_0_bw="7">
<![CDATA[
.split3:276 %out_nodes_features_skip_concat_bias_V_46_load = load i7 %out_nodes_features_skip_concat_bias_V_46_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46_load"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:278 %out_nodes_features_skip_concat_bias_V_47_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_addr"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="28" op_0_bw="7">
<![CDATA[
.split3:279 %out_nodes_features_skip_concat_bias_V_47_load = load i7 %out_nodes_features_skip_concat_bias_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_load"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:281 %out_nodes_features_skip_concat_bias_V_48_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_addr"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="28" op_0_bw="7">
<![CDATA[
.split3:282 %out_nodes_features_skip_concat_bias_V_48_load = load i7 %out_nodes_features_skip_concat_bias_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_load"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:375 %skip_proj_weight_V_47_addr = getelementptr i28 %skip_proj_weight_V_47, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_47_addr"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:376 %skip_proj_weight_V_48_addr = getelementptr i28 %skip_proj_weight_V_48, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_48_addr"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:625 %shl_ln737_36 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_36, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_36"/></StgValue>
</operation>

<operation id="941" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:626 %add_ln1245_37 = add i46 %shl_ln737_36, i46 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:630 %tmp_37 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_37, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:631 %shl_ln737_37 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_37, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_37"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:632 %add_ln1245_38 = add i46 %shl_ln737_37, i46 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:635 %mul_ln1171_39 = mul i46 %sext_ln1171_39, i46 %sext_ln167_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:636 %tmp_38 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_38, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="947" st_id="26" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:641 %mul_ln1171_40 = mul i46 %sext_ln1171_40, i46 %sext_ln167_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:647 %mul_ln1171_41 = mul i46 %sext_ln1171_41, i46 %sext_ln167_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:653 %mul_ln1171_42 = mul i46 %sext_ln1171_42, i46 %sext_ln167_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="46" op_0_bw="28">
<![CDATA[
.split3:658 %sext_ln1171_43 = sext i28 %skip_proj_weight_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_43"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:659 %mul_ln1171_43 = mul i46 %sext_ln1171_43, i46 %sext_ln167_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="46" op_0_bw="28">
<![CDATA[
.split3:664 %sext_ln1171_44 = sext i28 %skip_proj_weight_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_44"/></StgValue>
</operation>

<operation id="953" st_id="26" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:665 %mul_ln1171_44 = mul i46 %sext_ln1171_44, i46 %sext_ln167_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="28" op_0_bw="9">
<![CDATA[
.split3:669 %skip_proj_weight_V_45_load = load i9 %skip_proj_weight_V_45_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_45_load"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="28" op_0_bw="9">
<![CDATA[
.split3:675 %skip_proj_weight_V_46_load = load i9 %skip_proj_weight_V_46_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_46_load"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="28" op_0_bw="9">
<![CDATA[
.split3:681 %skip_proj_weight_V_47_load = load i9 %skip_proj_weight_V_47_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_47_load"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="28" op_0_bw="9">
<![CDATA[
.split3:687 %skip_proj_weight_V_48_load = load i9 %skip_proj_weight_V_48_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_48_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="958" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="46" op_0_bw="28">
<![CDATA[
.split3:274 %sext_ln167_45 = sext i28 %out_nodes_features_skip_concat_bias_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln167_45"/></StgValue>
</operation>

<operation id="959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="46" op_0_bw="28">
<![CDATA[
.split3:277 %sext_ln167_46 = sext i28 %out_nodes_features_skip_concat_bias_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln167_46"/></StgValue>
</operation>

<operation id="960" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="28" op_0_bw="7">
<![CDATA[
.split3:279 %out_nodes_features_skip_concat_bias_V_47_load = load i7 %out_nodes_features_skip_concat_bias_V_47_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47_load"/></StgValue>
</operation>

<operation id="961" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="28" op_0_bw="7">
<![CDATA[
.split3:282 %out_nodes_features_skip_concat_bias_V_48_load = load i7 %out_nodes_features_skip_concat_bias_V_48_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48_load"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:284 %out_nodes_features_skip_concat_bias_V_49_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_addr"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="28" op_0_bw="7">
<![CDATA[
.split3:285 %out_nodes_features_skip_concat_bias_V_49_load = load i7 %out_nodes_features_skip_concat_bias_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_load"/></StgValue>
</operation>

<operation id="964" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:287 %out_nodes_features_skip_concat_bias_V_50_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_addr"/></StgValue>
</operation>

<operation id="965" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="7">
<![CDATA[
.split3:288 %out_nodes_features_skip_concat_bias_V_50_load = load i7 %out_nodes_features_skip_concat_bias_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_load"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:377 %skip_proj_weight_V_49_addr = getelementptr i28 %skip_proj_weight_V_49, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_49_addr"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:379 %skip_proj_weight_V_50_addr = getelementptr i28 %skip_proj_weight_V_50, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_50_addr"/></StgValue>
</operation>

<operation id="968" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:637 %shl_ln737_38 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_38, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_38"/></StgValue>
</operation>

<operation id="969" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:638 %add_ln1245_39 = add i46 %shl_ln737_38, i46 %mul_ln1171_39

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:642 %tmp_39 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_39, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:643 %shl_ln737_39 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_39, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_39"/></StgValue>
</operation>

<operation id="972" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:644 %add_ln1245_40 = add i46 %shl_ln737_39, i46 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="973" st_id="27" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:647 %mul_ln1171_41 = mul i46 %sext_ln1171_41, i46 %sext_ln167_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="974" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:648 %tmp_40 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_40, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="975" st_id="27" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:653 %mul_ln1171_42 = mul i46 %sext_ln1171_42, i46 %sext_ln167_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="976" st_id="27" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:659 %mul_ln1171_43 = mul i46 %sext_ln1171_43, i46 %sext_ln167_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="977" st_id="27" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:665 %mul_ln1171_44 = mul i46 %sext_ln1171_44, i46 %sext_ln167_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="978" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="46" op_0_bw="28">
<![CDATA[
.split3:670 %sext_ln1171_45 = sext i28 %skip_proj_weight_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_45"/></StgValue>
</operation>

<operation id="979" st_id="27" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:671 %mul_ln1171_45 = mul i46 %sext_ln1171_45, i46 %sext_ln167_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="980" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="46" op_0_bw="28">
<![CDATA[
.split3:676 %sext_ln1171_46 = sext i28 %skip_proj_weight_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_46"/></StgValue>
</operation>

<operation id="981" st_id="27" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:677 %mul_ln1171_46 = mul i46 %sext_ln1171_46, i46 %sext_ln167_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="982" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="28" op_0_bw="9">
<![CDATA[
.split3:681 %skip_proj_weight_V_47_load = load i9 %skip_proj_weight_V_47_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_47_load"/></StgValue>
</operation>

<operation id="983" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="28" op_0_bw="9">
<![CDATA[
.split3:687 %skip_proj_weight_V_48_load = load i9 %skip_proj_weight_V_48_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_48_load"/></StgValue>
</operation>

<operation id="984" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="28" op_0_bw="9">
<![CDATA[
.split3:693 %skip_proj_weight_V_49_load = load i9 %skip_proj_weight_V_49_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_49_load"/></StgValue>
</operation>

<operation id="985" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="28" op_0_bw="9">
<![CDATA[
.split3:699 %skip_proj_weight_V_50_load = load i9 %skip_proj_weight_V_50_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_50_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="46" op_0_bw="28">
<![CDATA[
.split3:280 %sext_ln167_47 = sext i28 %out_nodes_features_skip_concat_bias_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln167_47"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="46" op_0_bw="28">
<![CDATA[
.split3:283 %sext_ln167_48 = sext i28 %out_nodes_features_skip_concat_bias_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln167_48"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="28" op_0_bw="7">
<![CDATA[
.split3:285 %out_nodes_features_skip_concat_bias_V_49_load = load i7 %out_nodes_features_skip_concat_bias_V_49_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49_load"/></StgValue>
</operation>

<operation id="989" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="7">
<![CDATA[
.split3:288 %out_nodes_features_skip_concat_bias_V_50_load = load i7 %out_nodes_features_skip_concat_bias_V_50_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50_load"/></StgValue>
</operation>

<operation id="990" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:290 %out_nodes_features_skip_concat_bias_V_51_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_addr"/></StgValue>
</operation>

<operation id="991" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="28" op_0_bw="7">
<![CDATA[
.split3:291 %out_nodes_features_skip_concat_bias_V_51_load = load i7 %out_nodes_features_skip_concat_bias_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_load"/></StgValue>
</operation>

<operation id="992" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:293 %out_nodes_features_skip_concat_bias_V_52_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_addr"/></StgValue>
</operation>

<operation id="993" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="7">
<![CDATA[
.split3:294 %out_nodes_features_skip_concat_bias_V_52_load = load i7 %out_nodes_features_skip_concat_bias_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_load"/></StgValue>
</operation>

<operation id="994" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:380 %skip_proj_weight_V_51_addr = getelementptr i28 %skip_proj_weight_V_51, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_51_addr"/></StgValue>
</operation>

<operation id="995" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:381 %skip_proj_weight_V_52_addr = getelementptr i28 %skip_proj_weight_V_52, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_52_addr"/></StgValue>
</operation>

<operation id="996" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:649 %shl_ln737_40 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_40, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_40"/></StgValue>
</operation>

<operation id="997" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:650 %add_ln1245_41 = add i46 %shl_ln737_40, i46 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="998" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:654 %tmp_41 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_41, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="999" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:655 %shl_ln737_41 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_41, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_41"/></StgValue>
</operation>

<operation id="1000" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:656 %add_ln1245_42 = add i46 %shl_ln737_41, i46 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="1001" st_id="28" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:659 %mul_ln1171_43 = mul i46 %sext_ln1171_43, i46 %sext_ln167_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="1002" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:660 %tmp_42 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_42, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1003" st_id="28" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:665 %mul_ln1171_44 = mul i46 %sext_ln1171_44, i46 %sext_ln167_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="1004" st_id="28" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:671 %mul_ln1171_45 = mul i46 %sext_ln1171_45, i46 %sext_ln167_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1005" st_id="28" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:677 %mul_ln1171_46 = mul i46 %sext_ln1171_46, i46 %sext_ln167_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="1006" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="46" op_0_bw="28">
<![CDATA[
.split3:682 %sext_ln1171_47 = sext i28 %skip_proj_weight_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_47"/></StgValue>
</operation>

<operation id="1007" st_id="28" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:683 %mul_ln1171_47 = mul i46 %sext_ln1171_47, i46 %sext_ln167_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_47"/></StgValue>
</operation>

<operation id="1008" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="46" op_0_bw="28">
<![CDATA[
.split3:688 %sext_ln1171_48 = sext i28 %skip_proj_weight_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_48"/></StgValue>
</operation>

<operation id="1009" st_id="28" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:689 %mul_ln1171_48 = mul i46 %sext_ln1171_48, i46 %sext_ln167_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_48"/></StgValue>
</operation>

<operation id="1010" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="28" op_0_bw="9">
<![CDATA[
.split3:693 %skip_proj_weight_V_49_load = load i9 %skip_proj_weight_V_49_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_49_load"/></StgValue>
</operation>

<operation id="1011" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="28" op_0_bw="9">
<![CDATA[
.split3:699 %skip_proj_weight_V_50_load = load i9 %skip_proj_weight_V_50_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_50_load"/></StgValue>
</operation>

<operation id="1012" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="28" op_0_bw="9">
<![CDATA[
.split3:705 %skip_proj_weight_V_51_load = load i9 %skip_proj_weight_V_51_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_51_load"/></StgValue>
</operation>

<operation id="1013" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="28" op_0_bw="9">
<![CDATA[
.split3:711 %skip_proj_weight_V_52_load = load i9 %skip_proj_weight_V_52_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_52_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="46" op_0_bw="28">
<![CDATA[
.split3:286 %sext_ln167_49 = sext i28 %out_nodes_features_skip_concat_bias_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln167_49"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="46" op_0_bw="28">
<![CDATA[
.split3:289 %sext_ln167_50 = sext i28 %out_nodes_features_skip_concat_bias_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln167_50"/></StgValue>
</operation>

<operation id="1016" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="28" op_0_bw="7">
<![CDATA[
.split3:291 %out_nodes_features_skip_concat_bias_V_51_load = load i7 %out_nodes_features_skip_concat_bias_V_51_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51_load"/></StgValue>
</operation>

<operation id="1017" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="7">
<![CDATA[
.split3:294 %out_nodes_features_skip_concat_bias_V_52_load = load i7 %out_nodes_features_skip_concat_bias_V_52_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52_load"/></StgValue>
</operation>

<operation id="1018" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:296 %out_nodes_features_skip_concat_bias_V_53_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_addr"/></StgValue>
</operation>

<operation id="1019" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="28" op_0_bw="7">
<![CDATA[
.split3:297 %out_nodes_features_skip_concat_bias_V_53_load = load i7 %out_nodes_features_skip_concat_bias_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_load"/></StgValue>
</operation>

<operation id="1020" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:299 %out_nodes_features_skip_concat_bias_V_54_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_addr"/></StgValue>
</operation>

<operation id="1021" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="7">
<![CDATA[
.split3:300 %out_nodes_features_skip_concat_bias_V_54_load = load i7 %out_nodes_features_skip_concat_bias_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_load"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:382 %skip_proj_weight_V_53_addr = getelementptr i28 %skip_proj_weight_V_53, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_53_addr"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:383 %skip_proj_weight_V_54_addr = getelementptr i28 %skip_proj_weight_V_54, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_54_addr"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:661 %shl_ln737_42 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_42, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_42"/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:662 %add_ln1245_43 = add i46 %shl_ln737_42, i46 %mul_ln1171_43

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:666 %tmp_43 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_43, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:667 %shl_ln737_43 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_43, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_43"/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:668 %add_ln1245_44 = add i46 %shl_ln737_43, i46 %mul_ln1171_44

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:671 %mul_ln1171_45 = mul i46 %sext_ln1171_45, i46 %sext_ln167_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:672 %tmp_44 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_44, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:677 %mul_ln1171_46 = mul i46 %sext_ln1171_46, i46 %sext_ln167_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="1032" st_id="29" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:683 %mul_ln1171_47 = mul i46 %sext_ln1171_47, i46 %sext_ln167_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_47"/></StgValue>
</operation>

<operation id="1033" st_id="29" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:689 %mul_ln1171_48 = mul i46 %sext_ln1171_48, i46 %sext_ln167_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_48"/></StgValue>
</operation>

<operation id="1034" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="46" op_0_bw="28">
<![CDATA[
.split3:694 %sext_ln1171_49 = sext i28 %skip_proj_weight_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="1035" st_id="29" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:695 %mul_ln1171_49 = mul i46 %sext_ln1171_49, i46 %sext_ln167_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="1036" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="46" op_0_bw="28">
<![CDATA[
.split3:700 %sext_ln1171_50 = sext i28 %skip_proj_weight_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="1037" st_id="29" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:701 %mul_ln1171_50 = mul i46 %sext_ln1171_50, i46 %sext_ln167_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="1038" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="28" op_0_bw="9">
<![CDATA[
.split3:705 %skip_proj_weight_V_51_load = load i9 %skip_proj_weight_V_51_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_51_load"/></StgValue>
</operation>

<operation id="1039" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="28" op_0_bw="9">
<![CDATA[
.split3:711 %skip_proj_weight_V_52_load = load i9 %skip_proj_weight_V_52_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_52_load"/></StgValue>
</operation>

<operation id="1040" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="28" op_0_bw="9">
<![CDATA[
.split3:717 %skip_proj_weight_V_53_load = load i9 %skip_proj_weight_V_53_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_53_load"/></StgValue>
</operation>

<operation id="1041" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="28" op_0_bw="9">
<![CDATA[
.split3:723 %skip_proj_weight_V_54_load = load i9 %skip_proj_weight_V_54_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_54_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1042" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="46" op_0_bw="28">
<![CDATA[
.split3:292 %sext_ln167_51 = sext i28 %out_nodes_features_skip_concat_bias_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln167_51"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="28">
<![CDATA[
.split3:295 %sext_ln167_52 = sext i28 %out_nodes_features_skip_concat_bias_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln167_52"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="28" op_0_bw="7">
<![CDATA[
.split3:297 %out_nodes_features_skip_concat_bias_V_53_load = load i7 %out_nodes_features_skip_concat_bias_V_53_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53_load"/></StgValue>
</operation>

<operation id="1045" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="7">
<![CDATA[
.split3:300 %out_nodes_features_skip_concat_bias_V_54_load = load i7 %out_nodes_features_skip_concat_bias_V_54_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54_load"/></StgValue>
</operation>

<operation id="1046" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:302 %out_nodes_features_skip_concat_bias_V_55_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_addr"/></StgValue>
</operation>

<operation id="1047" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="28" op_0_bw="7">
<![CDATA[
.split3:303 %out_nodes_features_skip_concat_bias_V_55_load = load i7 %out_nodes_features_skip_concat_bias_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_load"/></StgValue>
</operation>

<operation id="1048" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:305 %out_nodes_features_skip_concat_bias_V_56_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_addr"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="7">
<![CDATA[
.split3:306 %out_nodes_features_skip_concat_bias_V_56_load = load i7 %out_nodes_features_skip_concat_bias_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_load"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:384 %skip_proj_weight_V_55_addr = getelementptr i28 %skip_proj_weight_V_55, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_55_addr"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:385 %skip_proj_weight_V_56_addr = getelementptr i28 %skip_proj_weight_V_56, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_56_addr"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:673 %shl_ln737_44 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_44, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_44"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:674 %add_ln1245_45 = add i46 %shl_ln737_44, i46 %mul_ln1171_45

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="1054" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:678 %tmp_45 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_45, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1055" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:679 %shl_ln737_45 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_45, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_45"/></StgValue>
</operation>

<operation id="1056" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:680 %add_ln1245_46 = add i46 %shl_ln737_45, i46 %mul_ln1171_46

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="1057" st_id="30" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:683 %mul_ln1171_47 = mul i46 %sext_ln1171_47, i46 %sext_ln167_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_47"/></StgValue>
</operation>

<operation id="1058" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:684 %tmp_46 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_46, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1059" st_id="30" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:689 %mul_ln1171_48 = mul i46 %sext_ln1171_48, i46 %sext_ln167_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_48"/></StgValue>
</operation>

<operation id="1060" st_id="30" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:695 %mul_ln1171_49 = mul i46 %sext_ln1171_49, i46 %sext_ln167_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="1061" st_id="30" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:701 %mul_ln1171_50 = mul i46 %sext_ln1171_50, i46 %sext_ln167_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="1062" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="46" op_0_bw="28">
<![CDATA[
.split3:706 %sext_ln1171_51 = sext i28 %skip_proj_weight_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="1063" st_id="30" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:707 %mul_ln1171_51 = mul i46 %sext_ln1171_51, i46 %sext_ln167_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="1064" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="46" op_0_bw="28">
<![CDATA[
.split3:712 %sext_ln1171_52 = sext i28 %skip_proj_weight_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="1065" st_id="30" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:713 %mul_ln1171_52 = mul i46 %sext_ln1171_52, i46 %sext_ln167_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="1066" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="28" op_0_bw="9">
<![CDATA[
.split3:717 %skip_proj_weight_V_53_load = load i9 %skip_proj_weight_V_53_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_53_load"/></StgValue>
</operation>

<operation id="1067" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="28" op_0_bw="9">
<![CDATA[
.split3:723 %skip_proj_weight_V_54_load = load i9 %skip_proj_weight_V_54_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_54_load"/></StgValue>
</operation>

<operation id="1068" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="28" op_0_bw="9">
<![CDATA[
.split3:729 %skip_proj_weight_V_55_load = load i9 %skip_proj_weight_V_55_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_55_load"/></StgValue>
</operation>

<operation id="1069" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="28" op_0_bw="9">
<![CDATA[
.split3:735 %skip_proj_weight_V_56_load = load i9 %skip_proj_weight_V_56_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_56_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1070" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="46" op_0_bw="28">
<![CDATA[
.split3:298 %sext_ln167_53 = sext i28 %out_nodes_features_skip_concat_bias_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln167_53"/></StgValue>
</operation>

<operation id="1071" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="46" op_0_bw="28">
<![CDATA[
.split3:301 %sext_ln167_54 = sext i28 %out_nodes_features_skip_concat_bias_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln167_54"/></StgValue>
</operation>

<operation id="1072" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="28" op_0_bw="7">
<![CDATA[
.split3:303 %out_nodes_features_skip_concat_bias_V_55_load = load i7 %out_nodes_features_skip_concat_bias_V_55_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55_load"/></StgValue>
</operation>

<operation id="1073" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="7">
<![CDATA[
.split3:306 %out_nodes_features_skip_concat_bias_V_56_load = load i7 %out_nodes_features_skip_concat_bias_V_56_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56_load"/></StgValue>
</operation>

<operation id="1074" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:308 %out_nodes_features_skip_concat_bias_V_57_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_addr"/></StgValue>
</operation>

<operation id="1075" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="28" op_0_bw="7">
<![CDATA[
.split3:309 %out_nodes_features_skip_concat_bias_V_57_load = load i7 %out_nodes_features_skip_concat_bias_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_load"/></StgValue>
</operation>

<operation id="1076" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:311 %out_nodes_features_skip_concat_bias_V_58_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_addr"/></StgValue>
</operation>

<operation id="1077" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="7">
<![CDATA[
.split3:312 %out_nodes_features_skip_concat_bias_V_58_load = load i7 %out_nodes_features_skip_concat_bias_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_load"/></StgValue>
</operation>

<operation id="1078" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:386 %skip_proj_weight_V_57_addr = getelementptr i28 %skip_proj_weight_V_57, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_57_addr"/></StgValue>
</operation>

<operation id="1079" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:387 %skip_proj_weight_V_58_addr = getelementptr i28 %skip_proj_weight_V_58, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_58_addr"/></StgValue>
</operation>

<operation id="1080" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:685 %shl_ln737_46 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_46, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_46"/></StgValue>
</operation>

<operation id="1081" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:686 %add_ln1245_47 = add i46 %shl_ln737_46, i46 %mul_ln1171_47

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="1082" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:690 %tmp_47 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_47, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1083" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:691 %shl_ln737_47 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_47, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_47"/></StgValue>
</operation>

<operation id="1084" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:692 %add_ln1245_48 = add i46 %shl_ln737_47, i46 %mul_ln1171_48

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="1085" st_id="31" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:695 %mul_ln1171_49 = mul i46 %sext_ln1171_49, i46 %sext_ln167_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="1086" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:696 %tmp_48 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_48, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1087" st_id="31" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:701 %mul_ln1171_50 = mul i46 %sext_ln1171_50, i46 %sext_ln167_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="1088" st_id="31" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:707 %mul_ln1171_51 = mul i46 %sext_ln1171_51, i46 %sext_ln167_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:713 %mul_ln1171_52 = mul i46 %sext_ln1171_52, i46 %sext_ln167_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="1090" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="46" op_0_bw="28">
<![CDATA[
.split3:718 %sext_ln1171_53 = sext i28 %skip_proj_weight_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="1091" st_id="31" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:719 %mul_ln1171_53 = mul i46 %sext_ln1171_53, i46 %sext_ln167_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="1092" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="46" op_0_bw="28">
<![CDATA[
.split3:724 %sext_ln1171_54 = sext i28 %skip_proj_weight_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="1093" st_id="31" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:725 %mul_ln1171_54 = mul i46 %sext_ln1171_54, i46 %sext_ln167_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="1094" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="28" op_0_bw="9">
<![CDATA[
.split3:729 %skip_proj_weight_V_55_load = load i9 %skip_proj_weight_V_55_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_55_load"/></StgValue>
</operation>

<operation id="1095" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="28" op_0_bw="9">
<![CDATA[
.split3:735 %skip_proj_weight_V_56_load = load i9 %skip_proj_weight_V_56_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_56_load"/></StgValue>
</operation>

<operation id="1096" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="28" op_0_bw="9">
<![CDATA[
.split3:741 %skip_proj_weight_V_57_load = load i9 %skip_proj_weight_V_57_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_57_load"/></StgValue>
</operation>

<operation id="1097" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="28" op_0_bw="9">
<![CDATA[
.split3:747 %skip_proj_weight_V_58_load = load i9 %skip_proj_weight_V_58_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_58_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1098" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="46" op_0_bw="28">
<![CDATA[
.split3:304 %sext_ln167_55 = sext i28 %out_nodes_features_skip_concat_bias_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln167_55"/></StgValue>
</operation>

<operation id="1099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="46" op_0_bw="28">
<![CDATA[
.split3:307 %sext_ln167_56 = sext i28 %out_nodes_features_skip_concat_bias_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln167_56"/></StgValue>
</operation>

<operation id="1100" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="28" op_0_bw="7">
<![CDATA[
.split3:309 %out_nodes_features_skip_concat_bias_V_57_load = load i7 %out_nodes_features_skip_concat_bias_V_57_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57_load"/></StgValue>
</operation>

<operation id="1101" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="7">
<![CDATA[
.split3:312 %out_nodes_features_skip_concat_bias_V_58_load = load i7 %out_nodes_features_skip_concat_bias_V_58_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58_load"/></StgValue>
</operation>

<operation id="1102" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:314 %out_nodes_features_skip_concat_bias_V_59_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_addr"/></StgValue>
</operation>

<operation id="1103" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="28" op_0_bw="7">
<![CDATA[
.split3:315 %out_nodes_features_skip_concat_bias_V_59_load = load i7 %out_nodes_features_skip_concat_bias_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_load"/></StgValue>
</operation>

<operation id="1104" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:317 %out_nodes_features_skip_concat_bias_V_60_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_addr"/></StgValue>
</operation>

<operation id="1105" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="7">
<![CDATA[
.split3:318 %out_nodes_features_skip_concat_bias_V_60_load = load i7 %out_nodes_features_skip_concat_bias_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_load"/></StgValue>
</operation>

<operation id="1106" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:388 %skip_proj_weight_V_59_addr = getelementptr i28 %skip_proj_weight_V_59, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_59_addr"/></StgValue>
</operation>

<operation id="1107" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:390 %skip_proj_weight_V_60_addr = getelementptr i28 %skip_proj_weight_V_60, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_60_addr"/></StgValue>
</operation>

<operation id="1108" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:697 %shl_ln737_48 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_48, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_48"/></StgValue>
</operation>

<operation id="1109" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:698 %add_ln1245_49 = add i46 %shl_ln737_48, i46 %mul_ln1171_49

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="1110" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:702 %tmp_49 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_49, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1111" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:703 %shl_ln737_49 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_49, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_49"/></StgValue>
</operation>

<operation id="1112" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:704 %add_ln1245_50 = add i46 %shl_ln737_49, i46 %mul_ln1171_50

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="1113" st_id="32" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:707 %mul_ln1171_51 = mul i46 %sext_ln1171_51, i46 %sext_ln167_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="1114" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:708 %tmp_50 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_50, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1115" st_id="32" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:713 %mul_ln1171_52 = mul i46 %sext_ln1171_52, i46 %sext_ln167_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="1116" st_id="32" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:719 %mul_ln1171_53 = mul i46 %sext_ln1171_53, i46 %sext_ln167_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="1117" st_id="32" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:725 %mul_ln1171_54 = mul i46 %sext_ln1171_54, i46 %sext_ln167_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="1118" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="46" op_0_bw="28">
<![CDATA[
.split3:730 %sext_ln1171_55 = sext i28 %skip_proj_weight_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="1119" st_id="32" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:731 %mul_ln1171_55 = mul i46 %sext_ln1171_55, i46 %sext_ln167_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="1120" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="46" op_0_bw="28">
<![CDATA[
.split3:736 %sext_ln1171_56 = sext i28 %skip_proj_weight_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="1121" st_id="32" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:737 %mul_ln1171_56 = mul i46 %sext_ln1171_56, i46 %sext_ln167_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="1122" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="28" op_0_bw="9">
<![CDATA[
.split3:741 %skip_proj_weight_V_57_load = load i9 %skip_proj_weight_V_57_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_57_load"/></StgValue>
</operation>

<operation id="1123" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="28" op_0_bw="9">
<![CDATA[
.split3:747 %skip_proj_weight_V_58_load = load i9 %skip_proj_weight_V_58_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_58_load"/></StgValue>
</operation>

<operation id="1124" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="28" op_0_bw="9">
<![CDATA[
.split3:753 %skip_proj_weight_V_59_load = load i9 %skip_proj_weight_V_59_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_59_load"/></StgValue>
</operation>

<operation id="1125" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="28" op_0_bw="9">
<![CDATA[
.split3:759 %skip_proj_weight_V_60_load = load i9 %skip_proj_weight_V_60_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_60_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="46" op_0_bw="28">
<![CDATA[
.split3:310 %sext_ln167_57 = sext i28 %out_nodes_features_skip_concat_bias_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln167_57"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="46" op_0_bw="28">
<![CDATA[
.split3:313 %sext_ln167_58 = sext i28 %out_nodes_features_skip_concat_bias_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln167_58"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="28" op_0_bw="7">
<![CDATA[
.split3:315 %out_nodes_features_skip_concat_bias_V_59_load = load i7 %out_nodes_features_skip_concat_bias_V_59_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59_load"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="7">
<![CDATA[
.split3:318 %out_nodes_features_skip_concat_bias_V_60_load = load i7 %out_nodes_features_skip_concat_bias_V_60_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60_load"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:320 %out_nodes_features_skip_concat_bias_V_61_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_addr"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="7">
<![CDATA[
.split3:321 %out_nodes_features_skip_concat_bias_V_61_load = load i7 %out_nodes_features_skip_concat_bias_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_load"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:323 %out_nodes_features_skip_concat_bias_V_62_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_addr"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="7">
<![CDATA[
.split3:324 %out_nodes_features_skip_concat_bias_V_62_load = load i7 %out_nodes_features_skip_concat_bias_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_load"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:391 %skip_proj_weight_V_61_addr = getelementptr i28 %skip_proj_weight_V_61, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_61_addr"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:392 %skip_proj_weight_V_62_addr = getelementptr i28 %skip_proj_weight_V_62, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_62_addr"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:709 %shl_ln737_50 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_50, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_50"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:710 %add_ln1245_51 = add i46 %shl_ln737_50, i46 %mul_ln1171_51

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:714 %tmp_51 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_51, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:715 %shl_ln737_51 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_51, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_51"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:716 %add_ln1245_52 = add i46 %shl_ln737_51, i46 %mul_ln1171_52

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:719 %mul_ln1171_53 = mul i46 %sext_ln1171_53, i46 %sext_ln167_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:720 %tmp_52 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_52, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:725 %mul_ln1171_54 = mul i46 %sext_ln1171_54, i46 %sext_ln167_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:731 %mul_ln1171_55 = mul i46 %sext_ln1171_55, i46 %sext_ln167_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:737 %mul_ln1171_56 = mul i46 %sext_ln1171_56, i46 %sext_ln167_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="46" op_0_bw="28">
<![CDATA[
.split3:742 %sext_ln1171_57 = sext i28 %skip_proj_weight_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:743 %mul_ln1171_57 = mul i46 %sext_ln1171_57, i46 %sext_ln167_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="46" op_0_bw="28">
<![CDATA[
.split3:748 %sext_ln1171_58 = sext i28 %skip_proj_weight_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:749 %mul_ln1171_58 = mul i46 %sext_ln1171_58, i46 %sext_ln167_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="28" op_0_bw="9">
<![CDATA[
.split3:753 %skip_proj_weight_V_59_load = load i9 %skip_proj_weight_V_59_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_59_load"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="28" op_0_bw="9">
<![CDATA[
.split3:759 %skip_proj_weight_V_60_load = load i9 %skip_proj_weight_V_60_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_60_load"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="28" op_0_bw="9">
<![CDATA[
.split3:765 %skip_proj_weight_V_61_load = load i9 %skip_proj_weight_V_61_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_61_load"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="28" op_0_bw="9">
<![CDATA[
.split3:771 %skip_proj_weight_V_62_load = load i9 %skip_proj_weight_V_62_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_62_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1154" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="28">
<![CDATA[
.split3:316 %sext_ln167_59 = sext i28 %out_nodes_features_skip_concat_bias_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln167_59"/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="46" op_0_bw="28">
<![CDATA[
.split3:319 %sext_ln167_60 = sext i28 %out_nodes_features_skip_concat_bias_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln167_60"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="7">
<![CDATA[
.split3:321 %out_nodes_features_skip_concat_bias_V_61_load = load i7 %out_nodes_features_skip_concat_bias_V_61_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61_load"/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="7">
<![CDATA[
.split3:324 %out_nodes_features_skip_concat_bias_V_62_load = load i7 %out_nodes_features_skip_concat_bias_V_62_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62_load"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:326 %out_nodes_features_skip_concat_bias_V_63_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_addr"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="28" op_0_bw="7">
<![CDATA[
.split3:327 %out_nodes_features_skip_concat_bias_V_63_load = load i7 %out_nodes_features_skip_concat_bias_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_load"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:393 %skip_proj_weight_V_63_addr = getelementptr i28 %skip_proj_weight_V_63, i64 0, i64 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_63_addr"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:721 %shl_ln737_52 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_52, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_52"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:722 %add_ln1245_53 = add i46 %shl_ln737_52, i46 %mul_ln1171_53

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:726 %tmp_53 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_53, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:727 %shl_ln737_53 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_53, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_53"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:728 %add_ln1245_54 = add i46 %shl_ln737_53, i46 %mul_ln1171_54

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:731 %mul_ln1171_55 = mul i46 %sext_ln1171_55, i46 %sext_ln167_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:732 %tmp_54 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_54, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:737 %mul_ln1171_56 = mul i46 %sext_ln1171_56, i46 %sext_ln167_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:743 %mul_ln1171_57 = mul i46 %sext_ln1171_57, i46 %sext_ln167_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:749 %mul_ln1171_58 = mul i46 %sext_ln1171_58, i46 %sext_ln167_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="46" op_0_bw="28">
<![CDATA[
.split3:754 %sext_ln1171_59 = sext i28 %skip_proj_weight_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:755 %mul_ln1171_59 = mul i46 %sext_ln1171_59, i46 %sext_ln167_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="46" op_0_bw="28">
<![CDATA[
.split3:760 %sext_ln1171_60 = sext i28 %skip_proj_weight_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:761 %mul_ln1171_60 = mul i46 %sext_ln1171_60, i46 %sext_ln167_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="28" op_0_bw="9">
<![CDATA[
.split3:765 %skip_proj_weight_V_61_load = load i9 %skip_proj_weight_V_61_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_61_load"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="28" op_0_bw="9">
<![CDATA[
.split3:771 %skip_proj_weight_V_62_load = load i9 %skip_proj_weight_V_62_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_62_load"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="28" op_0_bw="9">
<![CDATA[
.split3:777 %skip_proj_weight_V_63_load = load i9 %skip_proj_weight_V_63_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_63_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1178" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="46" op_0_bw="28">
<![CDATA[
.split3:322 %sext_ln167_61 = sext i28 %out_nodes_features_skip_concat_bias_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln167_61"/></StgValue>
</operation>

<operation id="1179" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="46" op_0_bw="28">
<![CDATA[
.split3:325 %sext_ln167_62 = sext i28 %out_nodes_features_skip_concat_bias_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln167_62"/></StgValue>
</operation>

<operation id="1180" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="28" op_0_bw="7">
<![CDATA[
.split3:327 %out_nodes_features_skip_concat_bias_V_63_load = load i7 %out_nodes_features_skip_concat_bias_V_63_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63_load"/></StgValue>
</operation>

<operation id="1181" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:733 %shl_ln737_54 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_54, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_54"/></StgValue>
</operation>

<operation id="1182" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:734 %add_ln1245_55 = add i46 %shl_ln737_54, i46 %mul_ln1171_55

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="1183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:738 %tmp_55 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_55, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:739 %shl_ln737_55 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_55, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_55"/></StgValue>
</operation>

<operation id="1185" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:740 %add_ln1245_56 = add i46 %shl_ln737_55, i46 %mul_ln1171_56

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="1186" st_id="35" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:743 %mul_ln1171_57 = mul i46 %sext_ln1171_57, i46 %sext_ln167_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="1187" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:744 %tmp_56 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_56, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1188" st_id="35" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:749 %mul_ln1171_58 = mul i46 %sext_ln1171_58, i46 %sext_ln167_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="1189" st_id="35" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:755 %mul_ln1171_59 = mul i46 %sext_ln1171_59, i46 %sext_ln167_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="1190" st_id="35" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:761 %mul_ln1171_60 = mul i46 %sext_ln1171_60, i46 %sext_ln167_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="1191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="46" op_0_bw="28">
<![CDATA[
.split3:766 %sext_ln1171_61 = sext i28 %skip_proj_weight_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="1192" st_id="35" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:767 %mul_ln1171_61 = mul i46 %sext_ln1171_61, i46 %sext_ln167_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="1193" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="46" op_0_bw="28">
<![CDATA[
.split3:772 %sext_ln1171_62 = sext i28 %skip_proj_weight_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="1194" st_id="35" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:773 %mul_ln1171_62 = mul i46 %sext_ln1171_62, i46 %sext_ln167_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="1195" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="28" op_0_bw="9">
<![CDATA[
.split3:777 %skip_proj_weight_V_63_load = load i9 %skip_proj_weight_V_63_addr

]]></Node>
<StgValue><ssdm name="skip_proj_weight_V_63_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1196" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="46" op_0_bw="28">
<![CDATA[
.split3:328 %sext_ln167_63 = sext i28 %out_nodes_features_skip_concat_bias_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln167_63"/></StgValue>
</operation>

<operation id="1197" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:745 %shl_ln737_56 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_56, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_56"/></StgValue>
</operation>

<operation id="1198" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:746 %add_ln1245_57 = add i46 %shl_ln737_56, i46 %mul_ln1171_57

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="1199" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:750 %tmp_57 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_57, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1200" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:751 %shl_ln737_57 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_57, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_57"/></StgValue>
</operation>

<operation id="1201" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:752 %add_ln1245_58 = add i46 %shl_ln737_57, i46 %mul_ln1171_58

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="1202" st_id="36" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:755 %mul_ln1171_59 = mul i46 %sext_ln1171_59, i46 %sext_ln167_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="1203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:756 %tmp_58 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_58, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1204" st_id="36" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:761 %mul_ln1171_60 = mul i46 %sext_ln1171_60, i46 %sext_ln167_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="1205" st_id="36" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:767 %mul_ln1171_61 = mul i46 %sext_ln1171_61, i46 %sext_ln167_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="1206" st_id="36" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:773 %mul_ln1171_62 = mul i46 %sext_ln1171_62, i46 %sext_ln167_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="1207" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="46" op_0_bw="28">
<![CDATA[
.split3:778 %sext_ln1171_63 = sext i28 %skip_proj_weight_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="1208" st_id="36" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:779 %mul_ln1171_63 = mul i46 %sext_ln1171_63, i46 %sext_ln167_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:757 %shl_ln737_58 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_58, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_58"/></StgValue>
</operation>

<operation id="1210" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:758 %add_ln1245_59 = add i46 %shl_ln737_58, i46 %mul_ln1171_59

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="1211" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:762 %tmp_59 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_59, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1212" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:763 %shl_ln737_59 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_59, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_59"/></StgValue>
</operation>

<operation id="1213" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:764 %add_ln1245_60 = add i46 %shl_ln737_59, i46 %mul_ln1171_60

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="1214" st_id="37" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:767 %mul_ln1171_61 = mul i46 %sext_ln1171_61, i46 %sext_ln167_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="1215" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:768 %tmp_60 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_60, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1216" st_id="37" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:773 %mul_ln1171_62 = mul i46 %sext_ln1171_62, i46 %sext_ln167_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="1217" st_id="37" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:779 %mul_ln1171_63 = mul i46 %sext_ln1171_63, i46 %sext_ln167_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:769 %shl_ln737_60 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_60, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_60"/></StgValue>
</operation>

<operation id="1219" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:770 %add_ln1245_61 = add i46 %shl_ln737_60, i46 %mul_ln1171_61

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="1220" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:774 %tmp_61 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_61, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:775 %shl_ln737_61 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_61, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_61"/></StgValue>
</operation>

<operation id="1222" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:776 %add_ln1245_62 = add i46 %shl_ln737_61, i46 %mul_ln1171_62

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="1223" st_id="38" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:779 %mul_ln1171_63 = mul i46 %sext_ln1171_63, i46 %sext_ln167_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="1224" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:780 %tmp_62 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_62, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0">
<![CDATA[
:0 %ret_ln176 = ret

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1225" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_167_1_VITIS_LOOP_168_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1226" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1216, i64 1216, i64 1216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1227" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:329 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1228" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:397 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="1229" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split3:781 %shl_ln737_62 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_62, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_62"/></StgValue>
</operation>

<operation id="1230" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:782 %add_ln1245_63 = add i46 %shl_ln737_62, i46 %mul_ln1171_63

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="1231" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:783 %trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_63, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="1232" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0 %out_nodes_features_V_62_addr = getelementptr i28 %out_nodes_features_V_62, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_62_addr"/></StgValue>
</operation>

<operation id="1233" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch62:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1234" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch62:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1235" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch61:0 %out_nodes_features_V_61_addr = getelementptr i28 %out_nodes_features_V_61, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_61_addr"/></StgValue>
</operation>

<operation id="1236" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch61:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1237" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
branch61:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1238" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0 %out_nodes_features_V_60_addr = getelementptr i28 %out_nodes_features_V_60, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_60_addr"/></StgValue>
</operation>

<operation id="1239" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch60:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1240" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
branch60:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1241" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch59:0 %out_nodes_features_V_59_addr = getelementptr i28 %out_nodes_features_V_59, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_59_addr"/></StgValue>
</operation>

<operation id="1242" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch59:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1243" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch59:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1244" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0 %out_nodes_features_V_58_addr = getelementptr i28 %out_nodes_features_V_58, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_58_addr"/></StgValue>
</operation>

<operation id="1245" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch58:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1246" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
branch58:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1247" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch57:0 %out_nodes_features_V_57_addr = getelementptr i28 %out_nodes_features_V_57, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_57_addr"/></StgValue>
</operation>

<operation id="1248" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch57:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1249" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
branch57:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1250" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:0 %out_nodes_features_V_56_addr = getelementptr i28 %out_nodes_features_V_56, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_56_addr"/></StgValue>
</operation>

<operation id="1251" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch56:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1252" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch56:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1253" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch55:0 %out_nodes_features_V_55_addr = getelementptr i28 %out_nodes_features_V_55, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_55_addr"/></StgValue>
</operation>

<operation id="1254" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch55:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1255" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
branch55:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1256" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0 %out_nodes_features_V_54_addr = getelementptr i28 %out_nodes_features_V_54, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_54_addr"/></StgValue>
</operation>

<operation id="1257" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch54:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1258" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
branch54:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1259" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch53:0 %out_nodes_features_V_53_addr = getelementptr i28 %out_nodes_features_V_53, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_53_addr"/></StgValue>
</operation>

<operation id="1260" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch53:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch53:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1262" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0 %out_nodes_features_V_52_addr = getelementptr i28 %out_nodes_features_V_52, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_52_addr"/></StgValue>
</operation>

<operation id="1263" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch52:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1264" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch52:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0 %out_nodes_features_V_51_addr = getelementptr i28 %out_nodes_features_V_51, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_51_addr"/></StgValue>
</operation>

<operation id="1266" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch51:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
branch51:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1268" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0 %out_nodes_features_V_50_addr = getelementptr i28 %out_nodes_features_V_50, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_50_addr"/></StgValue>
</operation>

<operation id="1269" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch50:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
branch50:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0 %out_nodes_features_V_49_addr = getelementptr i28 %out_nodes_features_V_49, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_49_addr"/></StgValue>
</operation>

<operation id="1272" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch49:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch49:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1274" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch48:0 %out_nodes_features_V_48_addr = getelementptr i28 %out_nodes_features_V_48, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_48_addr"/></StgValue>
</operation>

<operation id="1275" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch48:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
branch48:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1277" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0 %out_nodes_features_V_47_addr = getelementptr i28 %out_nodes_features_V_47, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_47_addr"/></StgValue>
</operation>

<operation id="1278" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch47:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1279" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
branch47:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1280" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:0 %out_nodes_features_V_46_addr = getelementptr i28 %out_nodes_features_V_46, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_46_addr"/></StgValue>
</operation>

<operation id="1281" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch46:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1282" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
branch46:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1283" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0 %out_nodes_features_V_45_addr = getelementptr i28 %out_nodes_features_V_45, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_45_addr"/></StgValue>
</operation>

<operation id="1284" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch45:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1285" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch45:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch44:0 %out_nodes_features_V_44_addr = getelementptr i28 %out_nodes_features_V_44, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_44_addr"/></StgValue>
</operation>

<operation id="1287" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch44:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1288" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0">
<![CDATA[
branch44:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0 %out_nodes_features_V_43_addr = getelementptr i28 %out_nodes_features_V_43, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_43_addr"/></StgValue>
</operation>

<operation id="1290" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch43:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1291" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch43:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0 %out_nodes_features_V_42_addr = getelementptr i28 %out_nodes_features_V_42, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_42_addr"/></StgValue>
</operation>

<operation id="1293" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch42:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1294" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
branch42:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1295" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0 %out_nodes_features_V_41_addr = getelementptr i28 %out_nodes_features_V_41, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_41_addr"/></StgValue>
</operation>

<operation id="1296" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch41:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1297" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
branch41:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1298" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch40:0 %out_nodes_features_V_40_addr = getelementptr i28 %out_nodes_features_V_40, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_40_addr"/></StgValue>
</operation>

<operation id="1299" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch40:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch40:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1301" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0 %out_nodes_features_V_39_addr = getelementptr i28 %out_nodes_features_V_39, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_39_addr"/></StgValue>
</operation>

<operation id="1302" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch39:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1303" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch39:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch38:0 %out_nodes_features_V_38_addr = getelementptr i28 %out_nodes_features_V_38, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_38_addr"/></StgValue>
</operation>

<operation id="1305" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch38:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1306" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch38:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1307" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0 %out_nodes_features_V_37_addr = getelementptr i28 %out_nodes_features_V_37, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_37_addr"/></StgValue>
</operation>

<operation id="1308" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch37:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1309" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch37:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1310" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch36:0 %out_nodes_features_V_36_addr = getelementptr i28 %out_nodes_features_V_36, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_36_addr"/></StgValue>
</operation>

<operation id="1311" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch36:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1312" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0">
<![CDATA[
branch36:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0 %out_nodes_features_V_35_addr = getelementptr i28 %out_nodes_features_V_35, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_35_addr"/></StgValue>
</operation>

<operation id="1314" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch35:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1315" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch35:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1316" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch34:0 %out_nodes_features_V_34_addr = getelementptr i28 %out_nodes_features_V_34, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_34_addr"/></StgValue>
</operation>

<operation id="1317" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch34:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1318" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch34:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1319" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0 %out_nodes_features_V_33_addr = getelementptr i28 %out_nodes_features_V_33, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_33_addr"/></StgValue>
</operation>

<operation id="1320" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch33:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1321" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
branch33:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1322" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:0 %out_nodes_features_V_32_addr = getelementptr i28 %out_nodes_features_V_32, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_32_addr"/></StgValue>
</operation>

<operation id="1323" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch32:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1324" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
branch32:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0 %out_nodes_features_V_31_addr = getelementptr i28 %out_nodes_features_V_31, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_31_addr"/></StgValue>
</operation>

<operation id="1326" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch31:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
branch31:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1328" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch30:0 %out_nodes_features_V_30_addr = getelementptr i28 %out_nodes_features_V_30, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_30_addr"/></StgValue>
</operation>

<operation id="1329" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch30:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1330" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch30:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1331" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch29:0 %out_nodes_features_V_29_addr = getelementptr i28 %out_nodes_features_V_29, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_29_addr"/></StgValue>
</operation>

<operation id="1332" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch29:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
branch29:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:0 %out_nodes_features_V_28_addr = getelementptr i28 %out_nodes_features_V_28, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_28_addr"/></StgValue>
</operation>

<operation id="1335" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch28:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1336" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch28:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1337" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0 %out_nodes_features_V_27_addr = getelementptr i28 %out_nodes_features_V_27, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_27_addr"/></StgValue>
</operation>

<operation id="1338" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch27:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
branch27:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0 %out_nodes_features_V_26_addr = getelementptr i28 %out_nodes_features_V_26, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_26_addr"/></StgValue>
</operation>

<operation id="1341" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch26:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1342" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
branch26:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1343" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0 %out_nodes_features_V_25_addr = getelementptr i28 %out_nodes_features_V_25, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_25_addr"/></StgValue>
</operation>

<operation id="1344" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch25:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1345" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch25:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1346" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0 %out_nodes_features_V_24_addr = getelementptr i28 %out_nodes_features_V_24, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_24_addr"/></StgValue>
</operation>

<operation id="1347" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch24:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1348" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
branch24:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1349" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0 %out_nodes_features_V_23_addr = getelementptr i28 %out_nodes_features_V_23, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_23_addr"/></StgValue>
</operation>

<operation id="1350" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch23:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1351" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch23:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1352" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0 %out_nodes_features_V_22_addr = getelementptr i28 %out_nodes_features_V_22, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_22_addr"/></StgValue>
</operation>

<operation id="1353" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch22:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1354" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch22:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1355" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0 %out_nodes_features_V_21_addr = getelementptr i28 %out_nodes_features_V_21, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_21_addr"/></StgValue>
</operation>

<operation id="1356" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch21:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
branch21:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch20:0 %out_nodes_features_V_20_addr = getelementptr i28 %out_nodes_features_V_20, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_20_addr"/></StgValue>
</operation>

<operation id="1359" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch20:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch20:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0 %out_nodes_features_V_19_addr = getelementptr i28 %out_nodes_features_V_19, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_19_addr"/></StgValue>
</operation>

<operation id="1362" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch19:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1363" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0">
<![CDATA[
branch19:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1364" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0 %out_nodes_features_V_18_addr = getelementptr i28 %out_nodes_features_V_18, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_18_addr"/></StgValue>
</operation>

<operation id="1365" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch18:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1366" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
branch18:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1367" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0 %out_nodes_features_V_17_addr = getelementptr i28 %out_nodes_features_V_17, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_17_addr"/></StgValue>
</operation>

<operation id="1368" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch17:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1369" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch17:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1370" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:0 %out_nodes_features_V_16_addr = getelementptr i28 %out_nodes_features_V_16, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_16_addr"/></StgValue>
</operation>

<operation id="1371" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch16:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
branch16:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0 %out_nodes_features_V_15_addr = getelementptr i28 %out_nodes_features_V_15, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_15_addr"/></StgValue>
</operation>

<operation id="1374" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch15:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0 %out_nodes_features_V_14_addr = getelementptr i28 %out_nodes_features_V_14, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_14_addr"/></StgValue>
</operation>

<operation id="1377" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch14:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0 %out_nodes_features_V_13_addr = getelementptr i28 %out_nodes_features_V_13, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_13_addr"/></StgValue>
</operation>

<operation id="1380" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch13:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0 %out_nodes_features_V_12_addr = getelementptr i28 %out_nodes_features_V_12, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_12_addr"/></StgValue>
</operation>

<operation id="1383" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch12:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1385" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0 %out_nodes_features_V_11_addr = getelementptr i28 %out_nodes_features_V_11, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_11_addr"/></StgValue>
</operation>

<operation id="1386" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch11:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1388" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0 %out_nodes_features_V_10_addr = getelementptr i28 %out_nodes_features_V_10, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_10_addr"/></StgValue>
</operation>

<operation id="1389" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch10:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1391" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0 %out_nodes_features_V_9_addr = getelementptr i28 %out_nodes_features_V_9, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_9_addr"/></StgValue>
</operation>

<operation id="1392" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch9:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1393" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1394" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0 %out_nodes_features_V_8_addr = getelementptr i28 %out_nodes_features_V_8, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_8_addr"/></StgValue>
</operation>

<operation id="1395" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch8:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1396" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0 %out_nodes_features_V_7_addr = getelementptr i28 %out_nodes_features_V_7, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_7_addr"/></StgValue>
</operation>

<operation id="1398" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch7:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1399" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1400" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0 %out_nodes_features_V_6_addr = getelementptr i28 %out_nodes_features_V_6, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_6_addr"/></StgValue>
</operation>

<operation id="1401" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch6:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1402" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1403" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0 %out_nodes_features_V_5_addr = getelementptr i28 %out_nodes_features_V_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_5_addr"/></StgValue>
</operation>

<operation id="1404" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch5:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0 %out_nodes_features_V_4_addr = getelementptr i28 %out_nodes_features_V_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_4_addr"/></StgValue>
</operation>

<operation id="1407" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch4:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1408" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1409" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0 %out_nodes_features_V_3_addr = getelementptr i28 %out_nodes_features_V_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_3_addr"/></StgValue>
</operation>

<operation id="1410" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch3:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1411" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1412" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0 %out_nodes_features_V_2_addr = getelementptr i28 %out_nodes_features_V_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_2_addr"/></StgValue>
</operation>

<operation id="1413" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch2:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1414" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1415" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0 %out_nodes_features_V_1_addr = getelementptr i28 %out_nodes_features_V_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_1_addr"/></StgValue>
</operation>

<operation id="1416" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch1:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0 %out_nodes_features_V_0_addr = getelementptr i28 %out_nodes_features_V_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_0_addr"/></StgValue>
</operation>

<operation id="1419" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch0:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch63:0 %out_nodes_features_V_63_addr = getelementptr i28 %out_nodes_features_V_63, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="out_nodes_features_V_63_addr"/></StgValue>
</operation>

<operation id="1422" st_id="39" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="28" op_1_bw="7">
<![CDATA[
branch63:1 %store_ln173 = store i28 %trunc_ln717_s, i7 %out_nodes_features_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1423" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
branch63:2 %br_ln173 = br void %.split68

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
