# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../I2S.srcs/sources_1/bd/SystemClock/ipshared/4fba" --include "../../../../I2S.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl" --include "D:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../I2S.ip_user_files/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0_pkg.sv" \
"../../../../I2S.ip_user_files/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0.sv" \
"../../../../I2S.srcs/sources_1/new/I2S_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
