INFO-FLOW: Workspace /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1 opened at Tue Feb 21 11:20:42 CET 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 1.26 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.45 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.31 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.13 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.92 sec.
INFO-FLOW: Done: GCC PP time: 4.3 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 12 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.84 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.91 sec.
Command         tidy_31 done; 2.81 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.02 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 23624 ; free virtual = 26140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 23624 ; free virtual = 26140
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.12 sec.
Execute           llvm-ld /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.46 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:224).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:235).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:285).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:277).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:224).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:235).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).
Command           transform done; 1.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 946.219 ; gain = 531.512 ; free physical = 23512 ; free virtual = 26044
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
Command           transform done; 0.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.711 ; gain = 654.004 ; free physical = 23458 ; free virtual = 25994
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 768-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:265) into a 192-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:48) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:38) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:188:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:188:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:175) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:283) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:227) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:191) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:202) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 's7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>'
	 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'
	 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>'.
Command           transform done; 9.97 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'... converting 97 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:20:9)...126 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)...267 expression(s) balanced.
Command           transform done; 4.53 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1100.719 ; gain = 686.012 ; free physical = 23335 ; free virtual = 25875
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' to 'shift_line_buffer<array<ap_ufixed,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' to 'relu<array,array<ap_ufixed,32u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' (firmware/nnet_utils/nnet_common.h:55:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' to 'normalize<array,array<ap_fixed,128u>,config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:48:148)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' to 'linear<array,array<ap_fixed,32u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:38:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' to 'linear<array,array<ap_fixed,1u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:38:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)
Command           transform done; 8.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1212.715 ; gain = 798.008 ; free physical = 23217 ; free virtual = 25769
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 26.11 sec.
Command       elaborate done; 42.39 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config3>' to 'linear_array_array_ap_fixed_32u_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_ufixed,32u>,relu_config4>' to 'relu_array_array_ap_ufixed_32u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed,32u>,config5>' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' to 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,128u>,config7>' to 'normalize_array_array_ap_fixed_128u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,1u>,linear_config9>' to 'linear_array_array_ap_fixed_1u_linear_config9_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         preproc_iomode -model normalize<array,array<ap_fixed,128u>,config7> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         preproc_iomode -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         preproc_iomode -model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         preproc_iomode -model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed,1u>,config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed,1u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Configuring Module : linear<array,array<ap_fixed,32u>,linear_config3> ...
Execute         set_default_model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         apply_spec_resource_limit linear<array,array<ap_fixed,32u>,linear_config3> 
INFO-FLOW: Configuring Module : relu<array,array<ap_ufixed,32u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array,array<ap_ufixed,32u>,relu_config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed,32u>,config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed,32u>,config5> 
INFO-FLOW: Configuring Module : reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> ...
Execute         set_default_model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         apply_spec_resource_limit reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,32u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,32u>,config5> 
INFO-FLOW: Configuring Module : normalize<array,array<ap_fixed,128u>,config7> ...
Execute         set_default_model normalize<array,array<ap_fixed,128u>,config7> 
Execute         apply_spec_resource_limit normalize<array,array<ap_fixed,128u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
INFO-FLOW: Configuring Module : linear<array,array<ap_fixed,1u>,linear_config9> ...
Execute         set_default_model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         apply_spec_resource_limit linear<array,array<ap_fixed,1u>,linear_config9> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed,1u>,config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,1u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Preprocessing Module: linear<array,array<ap_fixed,32u>,linear_config3> ...
Execute         set_default_model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         cdfg_preprocess -model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         rtl_gen_preprocess linear<array,array<ap_fixed,32u>,linear_config3> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_ufixed,32u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array,array<ap_ufixed,32u>,relu_config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed,32u>,config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed,32u>,config5> 
INFO-FLOW: Preprocessing Module: reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> ...
Execute         set_default_model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         cdfg_preprocess -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         rtl_gen_preprocess reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,32u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,32u>,config5> 
INFO-FLOW: Preprocessing Module: normalize<array,array<ap_fixed,128u>,config7> ...
Execute         set_default_model normalize<array,array<ap_fixed,128u>,config7> 
Execute         cdfg_preprocess -model normalize<array,array<ap_fixed,128u>,config7> 
Execute         rtl_gen_preprocess normalize<array,array<ap_fixed,128u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
INFO-FLOW: Preprocessing Module: linear<array,array<ap_fixed,1u>,linear_config9> ...
Execute         set_default_model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         cdfg_preprocess -model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         rtl_gen_preprocess linear<array,array<ap_fixed,1u>,linear_config9> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.09 seconds; current allocated memory: 481.997 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 482.041 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed,1u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 482.140 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed,1u>,config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed,1u>,config2> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed,1u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.246 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed,1u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 485.423 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,32u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,32u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,32u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 489.824 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,32u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         schedule -model linear<array,array<ap_fixed,32u>,linear_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 490.400 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<array,array<ap_fixed,32u>,linear_config3>.
Execute         set_default_model linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         bind -model linear<array,array<ap_fixed,32u>,linear_config3> 
BIND OPTION: model=linear<array,array<ap_fixed,32u>,linear_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 491.400 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.bind.adb -f 
INFO-FLOW: Finish binding linear<array,array<ap_fixed,32u>,linear_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         schedule -model relu<array,array<ap_ufixed,32u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 491.826 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_ufixed,32u>,relu_config4>.
Execute         set_default_model relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         bind -model relu<array,array<ap_ufixed,32u>,relu_config4> 
BIND OPTION: model=relu<array,array<ap_ufixed,32u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 493.096 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_ufixed,32u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed,32u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 493.902 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed,32u>,config5>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         bind -model shift_line_buffer<array<ap_ufixed,32u>,config5> 
BIND OPTION: model=shift_line_buffer<array<ap_ufixed,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 494.885 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         schedule -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 494.923 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>.
Execute         set_default_model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         bind -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
BIND OPTION: model=reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 494.984 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 496.610 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,32u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,32u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 499.051 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_128u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model normalize<array,array<ap_fixed,128u>,config7> 
Execute         schedule -model normalize<array,array<ap_fixed,128u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 501.221 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling normalize<array,array<ap_fixed,128u>,config7>.
Execute         set_default_model normalize<array,array<ap_fixed,128u>,config7> 
Execute         bind -model normalize<array,array<ap_fixed,128u>,config7> 
BIND OPTION: model=normalize<array,array<ap_fixed,128u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 506.252 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding normalize<array,array<ap_fixed,128u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 509.021 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 513.016 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 513.933 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 516.817 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_1u_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         schedule -model linear<array,array<ap_fixed,1u>,linear_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,1u>,linear_config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 517.183 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<array,array<ap_fixed,1u>,linear_config9>.
Execute         set_default_model linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         bind -model linear<array,array<ap_fixed,1u>,linear_config9> 
BIND OPTION: model=linear<array,array<ap_fixed,1u>,linear_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 517.259 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.verbose.bind.rpt 
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.bind.adb -f 
INFO-FLOW: Finish binding linear<array,array<ap_fixed,1u>,linear_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 518.579 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.8 sec.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 527.092 MB.
Execute         syn_report -verbosereport -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.05 sec.
Execute         db_write -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed,1u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess linear<array,array<ap_fixed,32u>,linear_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_ufixed,32u>,relu_config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed,32u>,config5> 
Execute         rtl_gen_preprocess reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,32u>,config5> 
Execute         rtl_gen_preprocess normalize<array,array<ap_fixed,128u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> 
Execute         rtl_gen_preprocess linear<array,array<ap_fixed,1u>,linear_config9> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 528.135 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed,1u>,config2> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1182_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 528.754 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,1u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_1u_config2_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,1u>,config2> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed,1u>,config2> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed,1u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_1u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed,1u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_1u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed,1u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_fixed,1u>,config2> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.adb 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed,1u>,config2> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,32u>,config2> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 534.593 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_32u_config2_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config2_s_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_32u_config2_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.verbose.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,32u>,config2> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.adb 
Command         db_write done; 0.52 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,32u>,config2> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear<array,array<ap_fixed,32u>,linear_config3> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 551.876 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<array,array<ap_fixed,32u>,linear_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/linear_array_array_ap_fixed_32u_linear_config3_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl linear<array,array<ap_fixed,32u>,linear_config3> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s 
Execute         gen_rtl linear<array,array<ap_fixed,32u>,linear_config3> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/linear_array_array_ap_fixed_32u_linear_config3_s 
Execute         syn_report -csynth -model linear<array,array<ap_fixed,32u>,linear_config3> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/linear_array_array_ap_fixed_32u_linear_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model linear<array,array<ap_fixed,32u>,linear_config3> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/linear_array_array_ap_fixed_32u_linear_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<array,array<ap_fixed,32u>,linear_config3> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.verbose.rpt 
Execute         db_write -model linear<array,array<ap_fixed,32u>,linear_config3> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info linear<array,array<ap_fixed,32u>,linear_config3> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_ufixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_ufixed,32u>,relu_config4> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_ufixed_32u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 555.983 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_ufixed,32u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/relu_array_array_ap_ufixed_32u_relu_config4_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl relu<array,array<ap_ufixed,32u>,relu_config4> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s 
Execute         gen_rtl relu<array,array<ap_ufixed,32u>,relu_config4> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/relu_array_array_ap_ufixed_32u_relu_config4_s 
Execute         syn_report -csynth -model relu<array,array<ap_ufixed,32u>,relu_config4> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/relu_array_array_ap_ufixed_32u_relu_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_ufixed,32u>,relu_config4> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/relu_array_array_ap_ufixed_32u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_ufixed,32u>,relu_config4> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model relu<array,array<ap_ufixed,32u>,relu_config4> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info relu<array,array<ap_ufixed,32u>,relu_config4> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed,32u>,config5> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufffYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffhbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffjbC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffkbM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufflbW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffmb6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffncg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffocq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffpcA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffqcK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffrcU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffsc4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_16' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufftde' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_17' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffudo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_18' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffvdy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_19' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffwdI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_20' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffxdS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_21' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffyd2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_22' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffzec' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_23' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffAem' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_24' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffBew' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_25' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffCeG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_26' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffDeQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_27' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffEe0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_28' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffFfa' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_29' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffGfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_30' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffHfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_31' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffIfE' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.
Command         create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 597.664 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_ufixed_32u_config5_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed,32u>,config5> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed,32u>,config5> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_32u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_32u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_32u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_ufixed,32u>,config5> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed,32u>,config5> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 600.717 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s 
Execute         gen_rtl reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.verbose.rpt 
Execute         db_write -model reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,32u>,config5> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 625.621 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_32u_config5_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,32u>,config5> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_32u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_32u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_32u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,32u>,config5> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,32u>,config5> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,32u>,config5> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_128u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model normalize<array,array<ap_fixed,128u>,config7> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_128u_config7_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 640.818 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl normalize<array,array<ap_fixed,128u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/normalize_array_array_ap_fixed_128u_config7_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl normalize<array,array<ap_fixed,128u>,config7> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s 
Execute         gen_rtl normalize<array,array<ap_fixed,128u>,config7> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/normalize_array_array_ap_fixed_128u_config7_s 
Execute         syn_report -csynth -model normalize<array,array<ap_fixed,128u>,config7> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/normalize_array_array_ap_fixed_128u_config7_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model normalize<array,array<ap_fixed,128u>,config7> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/normalize_array_array_ap_fixed_128u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model normalize<array,array<ap_fixed,128u>,config7> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.verbose.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -model normalize<array,array<ap_fixed,128u>,config7> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.adb 
Command         db_write done; 0.49 sec.
Execute         gen_tb_info normalize<array,array<ap_fixed,128u>,config7> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 656.095 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Command         syn_report done; 0.59 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.adb 
Command         db_write done; 0.67 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 691.744 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.adb 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_1u_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear<array,array<ap_fixed,1u>,linear_config9> -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_1u_linear_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 695.431 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<array,array<ap_fixed,1u>,linear_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/linear_array_array_ap_fixed_1u_linear_config9_s -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl linear<array,array<ap_fixed,1u>,linear_config9> -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s 
Execute         gen_rtl linear<array,array<ap_fixed,1u>,linear_config9> -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/linear_array_array_ap_fixed_1u_linear_config9_s 
Execute         syn_report -csynth -model linear<array,array<ap_fixed,1u>,linear_config9> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/linear_array_array_ap_fixed_1u_linear_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model linear<array,array<ap_fixed,1u>,linear_config9> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/linear_array_array_ap_fixed_1u_linear_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<array,array<ap_fixed,1u>,linear_config9> -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.verbose.rpt 
Execute         db_write -model linear<array,array<ap_fixed,1u>,linear_config9> -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info linear<array,array<ap_fixed,1u>,linear_config9> -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 705.679 MB.
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.4 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.2 sec.
Execute         syn_report -csynth -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.26 sec.
Execute         db_write -model myproject -f -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.76 sec.
Execute         gen_tb_info myproject -p /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.02 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc shift_line_buffer<array<ap_fixed,1u>,config2> conv_2d_cl<array,array<ap_fixed,32u>,config2> linear<array,array<ap_fixed,32u>,linear_config3> relu<array,array<ap_ufixed,32u>,relu_config4> shift_line_buffer<array<ap_ufixed,32u>,config5> reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> pooling2d_cl<array,array<ap_fixed,32u>,config5> normalize<array,array<ap_fixed,128u>,config7> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8> linear<array,array<ap_fixed,1u>,linear_config9> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_1u_config2_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_32u_config2_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [linear_array_array_ap_fixed_32u_linear_config3_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_ufixed_32u_relu_config4_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_32u_config5_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe
INFO-FLOW: Handling components in module [reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_32u_config5_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [normalize_array_array_ap_fixed_128u_config7_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component myproject_mux_1287_16_1_1.
INFO-FLOW: Append model myproject_mux_1287_16_1_1
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [linear_array_array_ap_fixed_1u_linear_config9_s] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w6_d16_A.
INFO-FLOW: Append model fifo_w6_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w6_d1_A.
INFO-FLOW: Append model fifo_w6_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.
INFO-FLOW: Append model start_for_linear_array_array_ap_fixed_32u_linear_config3_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0
INFO-FLOW: Found component start_for_normalize_array_array_ap_fixed_128u_config7_U0.
INFO-FLOW: Append model start_for_normalize_array_array_ap_fixed_128u_config7_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO
INFO-FLOW: Found component start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.
INFO-FLOW: Append model start_for_linear_array_array_ap_fixed_1u_linear_config9_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_1u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_32u_config2_s
INFO-FLOW: Append model linear_array_array_ap_fixed_32u_linear_config3_s
INFO-FLOW: Append model relu_array_array_ap_ufixed_32u_relu_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_32u_config5_s
INFO-FLOW: Append model reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_32u_config5_s
INFO-FLOW: Append model normalize_array_array_ap_fixed_128u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s
INFO-FLOW: Append model linear_array_array_ap_fixed_1u_linear_config9_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb regslice_core shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe myproject_mux_42_16_1_1 myproject_mux_42_16_1_1 myproject_mux_1287_16_1_1 regslice_core fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w6_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w6_d1_A fifo_w16_d1_A start_for_linear_array_array_ap_fixed_32u_linear_config3_U0 start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0 start_for_normalize_array_array_ap_fixed_128u_config7_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 regslice_core Block_proc shift_line_buffer_array_ap_fixed_1u_config2_s conv_2d_cl_array_array_ap_fixed_32u_config2_s linear_array_array_ap_fixed_32u_linear_config3_s relu_array_array_ap_ufixed_32u_relu_config4_s shift_line_buffer_array_ap_ufixed_32u_config5_s reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s pooling2d_cl_array_array_ap_fixed_32u_config5_s normalize_array_array_ap_fixed_128u_config7_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s linear_array_array_ap_fixed_1u_linear_config9_s myproject
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model myproject_mux_1287_16_1_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w6_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w6_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_linear_array_array_ap_fixed_32u_linear_config3_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0
INFO-FLOW: To file: write model start_for_normalize_array_array_ap_fixed_128u_config7_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO
INFO-FLOW: To file: write model start_for_linear_array_array_ap_fixed_1u_linear_config9_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_1u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_32u_config2_s
INFO-FLOW: To file: write model linear_array_array_ap_fixed_32u_linear_config3_s
INFO-FLOW: To file: write model relu_array_array_ap_ufixed_32u_relu_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_32u_config5_s
INFO-FLOW: To file: write model reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_32u_config5_s
INFO-FLOW: To file: write model normalize_array_array_ap_fixed_128u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s
INFO-FLOW: To file: write model linear_array_array_ap_fixed_1u_linear_config9_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.82 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U(start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_U(start_for_normalize_array_array_ap_fixed_128u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_1u_linear_config9_U0)' using Shift Registers.
Command         ap_source done; 5.08 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.compgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=284 #gSsdmPorts=10
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_1u_config2_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_32u_config2_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_32u_linear_config3_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_ufixed_32u_relu_config4_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_32u_config5_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_32u_config5_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/normalize_array_array_ap_fixed_128u_config7_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/linear_array_array_ap_fixed_1u_linear_config9_s.tbgen.tcl 
Execute         source /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1468.715 ; gain = 1054.008 ; free physical = 22891 ; free virtual = 25517
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 32.53 sec.
Command     csynth_design done; 74.92 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.2 sec.
