{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 21:39:45 2010 " "Info: Processing started: Sun Nov 28 21:39:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off McGumps -c McGumps " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off McGumps -c McGumps" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcgumps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mcgumps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 McGumps-McGumps " "Info: Found design unit 1: McGumps-McGumps" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 McGumps " "Info: Found entity 1: McGumps" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipassthrough.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spipassthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIPassthrough-SPIPassthrough " "Info: Found design unit 1: SPIPassthrough-SPIPassthrough" {  } { { "SPIPassthrough.vhd" "" { Text "C:/Altera Temp/McGumps/SPIPassthrough.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPIPassthrough " "Info: Found entity 1: SPIPassthrough" {  } { { "SPIPassthrough.vhd" "" { Text "C:/Altera Temp/McGumps/SPIPassthrough.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialshiftregister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serialshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialShiftRegister-SerialShiftRegister " "Info: Found design unit 1: SerialShiftRegister-SerialShiftRegister" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SerialShiftRegister " "Info: Found entity 1: SerialShiftRegister" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDDecoder-SSDDecoder " "Info: Found design unit 1: SSDDecoder-SSDDecoder" {  } { { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDDecoder " "Info: Found entity 1: SSDDecoder" {  } { { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdmultiplexer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssdmultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDMultiplexer-SSDMultiplexer " "Info: Found design unit 1: SSDMultiplexer-SSDMultiplexer" {  } { { "SSDMultiplexer.vhd" "" { Text "C:/Altera Temp/McGumps/SSDMultiplexer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDMultiplexer " "Info: Found entity 1: SSDMultiplexer" {  } { { "SSDMultiplexer.vhd" "" { Text "C:/Altera Temp/McGumps/SSDMultiplexer.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdswitch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssdswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDSwitch-SSDSwitch " "Info: Found design unit 1: SSDSwitch-SSDSwitch" {  } { { "SSDSwitch.vhd" "" { Text "C:/Altera Temp/McGumps/SSDSwitch.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDSwitch " "Info: Found entity 1: SSDSwitch" {  } { { "SSDSwitch.vhd" "" { Text "C:/Altera Temp/McGumps/SSDSwitch.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "McGumps " "Info: Elaborating entity \"McGumps\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin4 McGumps.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(50): used implicit default value for signal \"h1Pin4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin5 McGumps.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(51): used implicit default value for signal \"h1Pin5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin6 McGumps.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(52): used implicit default value for signal \"h1Pin6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin7 McGumps.vhd(53) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(53): used implicit default value for signal \"h1Pin7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin8 McGumps.vhd(54) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(54): used implicit default value for signal \"h1Pin8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin9 McGumps.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(55): used implicit default value for signal \"h1Pin9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin10 McGumps.vhd(56) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(56): used implicit default value for signal \"h1Pin10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin12 McGumps.vhd(57) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(57): used implicit default value for signal \"h1Pin12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin14 McGumps.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(58): used implicit default value for signal \"h1Pin14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin16 McGumps.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(59): used implicit default value for signal \"h1Pin16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin18 McGumps.vhd(60) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(60): used implicit default value for signal \"h1Pin18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin28 McGumps.vhd(63) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(63): used implicit default value for signal \"h1Pin28\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin32 McGumps.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(65): used implicit default value for signal \"h1Pin32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin36 McGumps.vhd(67) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(67): used implicit default value for signal \"h1Pin36\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssdLeftEnable McGumps.vhd(71) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(71): used implicit default value for signal \"ssdLeftEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssdRightEnable McGumps.vhd(72) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(72): used implicit default value for signal \"ssdRightEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset McGumps.vhd(80) " "Warning (10036): Verilog HDL or VHDL warning at McGumps.vhd(80): object \"reset\" assigned a value but never read" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ssdSegments\[6..0\] McGumps.vhd(70) " "Warning (10873): Using initial value X (don't care) for net \"ssdSegments\[6..0\]\" at McGumps.vhd(70)" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPassthrough SPIPassthrough:spiPT " "Info: Elaborating entity \"SPIPassthrough\" for hierarchy \"SPIPassthrough:spiPT\"" {  } { { "McGumps.vhd" "spiPT" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin4 GND " "Warning (13410): Pin \"h1Pin4\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin5 GND " "Warning (13410): Pin \"h1Pin5\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin6 GND " "Warning (13410): Pin \"h1Pin6\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin7 GND " "Warning (13410): Pin \"h1Pin7\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin8 GND " "Warning (13410): Pin \"h1Pin8\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin9 GND " "Warning (13410): Pin \"h1Pin9\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin10 GND " "Warning (13410): Pin \"h1Pin10\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin12 GND " "Warning (13410): Pin \"h1Pin12\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin14 GND " "Warning (13410): Pin \"h1Pin14\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin16 GND " "Warning (13410): Pin \"h1Pin16\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin18 GND " "Warning (13410): Pin \"h1Pin18\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin28 GND " "Warning (13410): Pin \"h1Pin28\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin32 GND " "Warning (13410): Pin \"h1Pin32\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin36 GND " "Warning (13410): Pin \"h1Pin36\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[0\] GND " "Warning (13410): Pin \"ssdSegments\[0\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[1\] GND " "Warning (13410): Pin \"ssdSegments\[1\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[2\] GND " "Warning (13410): Pin \"ssdSegments\[2\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[3\] GND " "Warning (13410): Pin \"ssdSegments\[3\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[4\] GND " "Warning (13410): Pin \"ssdSegments\[4\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[5\] GND " "Warning (13410): Pin \"ssdSegments\[5\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[6\] GND " "Warning (13410): Pin \"ssdSegments\[6\]\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[7\] VCC " "Warning (13410): Pin \"ssdSegments\[7\]\" is stuck at VCC" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdLeftEnable GND " "Warning (13410): Pin \"ssdLeftEnable\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdRightEnable GND " "Warning (13410): Pin \"ssdRightEnable\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "clockEnable VCC " "Warning (13410): Pin \"clockEnable\" is stuck at VCC" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Warning: Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin2 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin2\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin1 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin1\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin0 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin0\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin2 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin2\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin1 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin1\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin0 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin0\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin2 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin2\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin1 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin1\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin0 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin0\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Info: Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "29 " "Info: Implemented 29 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 21:39:53 2010 " "Info: Processing ended: Sun Nov 28 21:39:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
