                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.8.0 #10562 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module mc96f8x16_uart
                                      6 	.optsdcc -mmcs51 --model-large
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _UART_Receive_ISR
                                     12 	.globl _CheckTimeout
                                     13 	.globl _GetTick
                                     14 	.globl _P37
                                     15 	.globl _P36
                                     16 	.globl _P35
                                     17 	.globl _P34
                                     18 	.globl _P33
                                     19 	.globl _P32
                                     20 	.globl _P31
                                     21 	.globl _P30
                                     22 	.globl _P27
                                     23 	.globl _P26
                                     24 	.globl _P25
                                     25 	.globl _P24
                                     26 	.globl _P23
                                     27 	.globl _P22
                                     28 	.globl _P21
                                     29 	.globl _P20
                                     30 	.globl _P17
                                     31 	.globl _P16
                                     32 	.globl _P15
                                     33 	.globl _P14
                                     34 	.globl _P13
                                     35 	.globl _P12
                                     36 	.globl _P11
                                     37 	.globl _P10
                                     38 	.globl _P07
                                     39 	.globl _P06
                                     40 	.globl _P05
                                     41 	.globl _P04
                                     42 	.globl _P03
                                     43 	.globl _P02
                                     44 	.globl _P01
                                     45 	.globl _P00
                                     46 	.globl _EO
                                     47 	.globl _DPH1
                                     48 	.globl _DPL1
                                     49 	.globl _DPH
                                     50 	.globl _DPL
                                     51 	.globl _SP
                                     52 	.globl _PSW
                                     53 	.globl _B
                                     54 	.globl _ACC
                                     55 	.globl _FMCR
                                     56 	.globl _FIDR
                                     57 	.globl _FSADRL
                                     58 	.globl _FSADRM
                                     59 	.globl _FSADRH
                                     60 	.globl _I2CSCHR
                                     61 	.globl _I2CSCLR
                                     62 	.globl _I2CSDHR
                                     63 	.globl _I2CDR
                                     64 	.globl _I2CSAR1
                                     65 	.globl _I2CSAR0
                                     66 	.globl _I2CSR
                                     67 	.globl _I2CCR
                                     68 	.globl _UARTDR
                                     69 	.globl _UARTBD
                                     70 	.globl _UARTST
                                     71 	.globl _UARTCR3
                                     72 	.globl _UARTCR2
                                     73 	.globl _UARTCR1
                                     74 	.globl _SPISR
                                     75 	.globl _SPIDR
                                     76 	.globl _SPICR
                                     77 	.globl _ADWIFRH
                                     78 	.globl _ADWIFRL
                                     79 	.globl _ADWCRH
                                     80 	.globl _ADWCRL
                                     81 	.globl _ADWRCR3
                                     82 	.globl _ADWRCR2
                                     83 	.globl _ADWRCR1
                                     84 	.globl _ADWRCR0
                                     85 	.globl _ADCDRH
                                     86 	.globl _ADCDRL
                                     87 	.globl _ADCCRH
                                     88 	.globl _ADCCRL
                                     89 	.globl _BUZCR
                                     90 	.globl _BUZDR
                                     91 	.globl _T2BDRH
                                     92 	.globl _T2BDRL
                                     93 	.globl _T2ADRH
                                     94 	.globl _T2ADRL
                                     95 	.globl _T2CRH
                                     96 	.globl _T2CRL
                                     97 	.globl _T1BDRH
                                     98 	.globl _T1BDRL
                                     99 	.globl _T1ADRH
                                    100 	.globl _T1ADRL
                                    101 	.globl _T1CRH
                                    102 	.globl _T1CRL
                                    103 	.globl _T0CDR
                                    104 	.globl _T0DR
                                    105 	.globl _T0CNT
                                    106 	.globl _T0CR
                                    107 	.globl _WTCR
                                    108 	.globl _WTCNT
                                    109 	.globl _WTDR
                                    110 	.globl _WDTCR
                                    111 	.globl _WDTCNT
                                    112 	.globl _WDTDR
                                    113 	.globl _LVICR
                                    114 	.globl _LVRCR
                                    115 	.globl _PCON
                                    116 	.globl _RSTFR
                                    117 	.globl _BITCR
                                    118 	.globl _BITCNT
                                    119 	.globl _OSCCR
                                    120 	.globl _SCCR
                                    121 	.globl _EIPOL2
                                    122 	.globl _EIPOL1
                                    123 	.globl _EIPOL0H
                                    124 	.globl _EIPOL0L
                                    125 	.globl _EIFLAG1
                                    126 	.globl _EIFLAG0
                                    127 	.globl _IIFLAG
                                    128 	.globl _IP1
                                    129 	.globl _IP
                                    130 	.globl _IE3
                                    131 	.globl _IE2
                                    132 	.globl _IE1
                                    133 	.globl _IE
                                    134 	.globl _P3FSR
                                    135 	.globl _P2FSR
                                    136 	.globl _P1FSRH
                                    137 	.globl _P1FSRL
                                    138 	.globl _P0FSR
                                    139 	.globl _P3PU
                                    140 	.globl _P3OD
                                    141 	.globl _P3IO
                                    142 	.globl _P3
                                    143 	.globl _P2PU
                                    144 	.globl _P2OD
                                    145 	.globl _P2IO
                                    146 	.globl _P2
                                    147 	.globl _P12DB
                                    148 	.globl _P1PU
                                    149 	.globl _P1OD
                                    150 	.globl _P1IO
                                    151 	.globl _P1
                                    152 	.globl _P03DB
                                    153 	.globl _P0PU
                                    154 	.globl _P0OD
                                    155 	.globl _P0IO
                                    156 	.globl _P0
                                    157 	.globl _RxData
                                    158 	.globl _UART_Config
                                    159 	.globl _UART_Transmit
                                    160 	.globl _UART_Receive
                                    161 ;--------------------------------------------------------
                                    162 ; special function registers
                                    163 ;--------------------------------------------------------
                                    164 	.area RSEG    (ABS,DATA)
      000000                        165 	.org 0x0000
      000000                        166 _P0::
      000000                        167 	.ds 1
      000001                        168 _P0IO::
      000001                        169 	.ds 1
      000002                        170 _P0OD::
      000002                        171 	.ds 1
      000003                        172 _P0PU::
      000003                        173 	.ds 1
      000004                        174 _P03DB::
      000004                        175 	.ds 1
      000005                        176 _P1::
      000005                        177 	.ds 1
      000006                        178 _P1IO::
      000006                        179 	.ds 1
      000007                        180 _P1OD::
      000007                        181 	.ds 1
      000008                        182 _P1PU::
      000008                        183 	.ds 1
      000009                        184 _P12DB::
      000009                        185 	.ds 1
      00000A                        186 _P2::
      00000A                        187 	.ds 1
      00000B                        188 _P2IO::
      00000B                        189 	.ds 1
      00000C                        190 _P2OD::
      00000C                        191 	.ds 1
      00000D                        192 _P2PU::
      00000D                        193 	.ds 1
      00000E                        194 _P3::
      00000E                        195 	.ds 1
      00000F                        196 _P3IO::
      00000F                        197 	.ds 1
      000010                        198 _P3OD::
      000010                        199 	.ds 1
      000011                        200 _P3PU::
      000011                        201 	.ds 1
      000012                        202 _P0FSR::
      000012                        203 	.ds 1
      000013                        204 _P1FSRL::
      000013                        205 	.ds 1
      000014                        206 _P1FSRH::
      000014                        207 	.ds 1
      000015                        208 _P2FSR::
      000015                        209 	.ds 1
      000016                        210 _P3FSR::
      000016                        211 	.ds 1
      000017                        212 _IE::
      000017                        213 	.ds 1
      000018                        214 _IE1::
      000018                        215 	.ds 1
      000019                        216 _IE2::
      000019                        217 	.ds 1
      00001A                        218 _IE3::
      00001A                        219 	.ds 1
      00001B                        220 _IP::
      00001B                        221 	.ds 1
      00001C                        222 _IP1::
      00001C                        223 	.ds 1
      00001D                        224 _IIFLAG::
      00001D                        225 	.ds 1
      00001E                        226 _EIFLAG0::
      00001E                        227 	.ds 1
      00001F                        228 _EIFLAG1::
      00001F                        229 	.ds 1
      000020                        230 _EIPOL0L::
      000020                        231 	.ds 1
      000021                        232 _EIPOL0H::
      000021                        233 	.ds 1
      000022                        234 _EIPOL1::
      000022                        235 	.ds 1
      000023                        236 _EIPOL2::
      000023                        237 	.ds 1
      000024                        238 _SCCR::
      000024                        239 	.ds 1
      000025                        240 _OSCCR::
      000025                        241 	.ds 1
      000026                        242 _BITCNT::
      000026                        243 	.ds 1
      000027                        244 _BITCR::
      000027                        245 	.ds 1
      000028                        246 _RSTFR::
      000028                        247 	.ds 1
      000029                        248 _PCON::
      000029                        249 	.ds 1
      00002A                        250 _LVRCR::
      00002A                        251 	.ds 1
      00002B                        252 _LVICR::
      00002B                        253 	.ds 1
      00002C                        254 _WDTDR::
      00002C                        255 	.ds 1
      00002D                        256 _WDTCNT::
      00002D                        257 	.ds 1
      00002E                        258 _WDTCR::
      00002E                        259 	.ds 1
      00002F                        260 _WTDR::
      00002F                        261 	.ds 1
      000030                        262 _WTCNT::
      000030                        263 	.ds 1
      000031                        264 _WTCR::
      000031                        265 	.ds 1
      000032                        266 _T0CR::
      000032                        267 	.ds 1
      000033                        268 _T0CNT::
      000033                        269 	.ds 1
      000034                        270 _T0DR::
      000034                        271 	.ds 1
      000035                        272 _T0CDR::
      000035                        273 	.ds 1
      000036                        274 _T1CRL::
      000036                        275 	.ds 1
      000037                        276 _T1CRH::
      000037                        277 	.ds 1
      000038                        278 _T1ADRL::
      000038                        279 	.ds 1
      000039                        280 _T1ADRH::
      000039                        281 	.ds 1
      00003A                        282 _T1BDRL::
      00003A                        283 	.ds 1
      00003B                        284 _T1BDRH::
      00003B                        285 	.ds 1
      00003C                        286 _T2CRL::
      00003C                        287 	.ds 1
      00003D                        288 _T2CRH::
      00003D                        289 	.ds 1
      00003E                        290 _T2ADRL::
      00003E                        291 	.ds 1
      00003F                        292 _T2ADRH::
      00003F                        293 	.ds 1
      000040                        294 _T2BDRL::
      000040                        295 	.ds 1
      000041                        296 _T2BDRH::
      000041                        297 	.ds 1
      000042                        298 _BUZDR::
      000042                        299 	.ds 1
      000043                        300 _BUZCR::
      000043                        301 	.ds 1
      000044                        302 _ADCCRL::
      000044                        303 	.ds 1
      000045                        304 _ADCCRH::
      000045                        305 	.ds 1
      000046                        306 _ADCDRL::
      000046                        307 	.ds 1
      000047                        308 _ADCDRH::
      000047                        309 	.ds 1
      000048                        310 _ADWRCR0::
      000048                        311 	.ds 1
      000049                        312 _ADWRCR1::
      000049                        313 	.ds 1
      00004A                        314 _ADWRCR2::
      00004A                        315 	.ds 1
      00004B                        316 _ADWRCR3::
      00004B                        317 	.ds 1
      00004C                        318 _ADWCRL::
      00004C                        319 	.ds 1
      00004D                        320 _ADWCRH::
      00004D                        321 	.ds 1
      00004E                        322 _ADWIFRL::
      00004E                        323 	.ds 1
      00004F                        324 _ADWIFRH::
      00004F                        325 	.ds 1
      000050                        326 _SPICR::
      000050                        327 	.ds 1
      000051                        328 _SPIDR::
      000051                        329 	.ds 1
      000052                        330 _SPISR::
      000052                        331 	.ds 1
      000053                        332 _UARTCR1::
      000053                        333 	.ds 1
      000054                        334 _UARTCR2::
      000054                        335 	.ds 1
      000055                        336 _UARTCR3::
      000055                        337 	.ds 1
      000056                        338 _UARTST::
      000056                        339 	.ds 1
      000057                        340 _UARTBD::
      000057                        341 	.ds 1
      000058                        342 _UARTDR::
      000058                        343 	.ds 1
      000059                        344 _I2CCR::
      000059                        345 	.ds 1
      00005A                        346 _I2CSR::
      00005A                        347 	.ds 1
      00005B                        348 _I2CSAR0::
      00005B                        349 	.ds 1
      00005C                        350 _I2CSAR1::
      00005C                        351 	.ds 1
      00005D                        352 _I2CDR::
      00005D                        353 	.ds 1
      00005E                        354 _I2CSDHR::
      00005E                        355 	.ds 1
      00005F                        356 _I2CSCLR::
      00005F                        357 	.ds 1
      000060                        358 _I2CSCHR::
      000060                        359 	.ds 1
      000061                        360 _FSADRH::
      000061                        361 	.ds 1
      000062                        362 _FSADRM::
      000062                        363 	.ds 1
      000063                        364 _FSADRL::
      000063                        365 	.ds 1
      000064                        366 _FIDR::
      000064                        367 	.ds 1
      000065                        368 _FMCR::
      000065                        369 	.ds 1
      000066                        370 _ACC::
      000066                        371 	.ds 1
      000067                        372 _B::
      000067                        373 	.ds 1
      000068                        374 _PSW::
      000068                        375 	.ds 1
      000069                        376 _SP::
      000069                        377 	.ds 1
      00006A                        378 _DPL::
      00006A                        379 	.ds 1
      00006B                        380 _DPH::
      00006B                        381 	.ds 1
      00006C                        382 _DPL1::
      00006C                        383 	.ds 1
      00006D                        384 _DPH1::
      00006D                        385 	.ds 1
      00006E                        386 _EO::
      00006E                        387 	.ds 1
                                    388 ;--------------------------------------------------------
                                    389 ; special function bits
                                    390 ;--------------------------------------------------------
                                    391 	.area RSEG    (ABS,DATA)
      000000                        392 	.org 0x0000
      000000                        393 _P00::
      000000                        394 	.ds 1
      000001                        395 _P01::
      000001                        396 	.ds 1
      000002                        397 _P02::
      000002                        398 	.ds 1
      000003                        399 _P03::
      000003                        400 	.ds 1
      000004                        401 _P04::
      000004                        402 	.ds 1
      000005                        403 _P05::
      000005                        404 	.ds 1
      000006                        405 _P06::
      000006                        406 	.ds 1
      000007                        407 _P07::
      000007                        408 	.ds 1
      000008                        409 _P10::
      000008                        410 	.ds 1
      000009                        411 _P11::
      000009                        412 	.ds 1
      00000A                        413 _P12::
      00000A                        414 	.ds 1
      00000B                        415 _P13::
      00000B                        416 	.ds 1
      00000C                        417 _P14::
      00000C                        418 	.ds 1
      00000D                        419 _P15::
      00000D                        420 	.ds 1
      00000E                        421 _P16::
      00000E                        422 	.ds 1
      00000F                        423 _P17::
      00000F                        424 	.ds 1
      000010                        425 _P20::
      000010                        426 	.ds 1
      000011                        427 _P21::
      000011                        428 	.ds 1
      000012                        429 _P22::
      000012                        430 	.ds 1
      000013                        431 _P23::
      000013                        432 	.ds 1
      000014                        433 _P24::
      000014                        434 	.ds 1
      000015                        435 _P25::
      000015                        436 	.ds 1
      000016                        437 _P26::
      000016                        438 	.ds 1
      000017                        439 _P27::
      000017                        440 	.ds 1
      000018                        441 _P30::
      000018                        442 	.ds 1
      000019                        443 _P31::
      000019                        444 	.ds 1
      00001A                        445 _P32::
      00001A                        446 	.ds 1
      00001B                        447 _P33::
      00001B                        448 	.ds 1
      00001C                        449 _P34::
      00001C                        450 	.ds 1
      00001D                        451 _P35::
      00001D                        452 	.ds 1
      00001E                        453 _P36::
      00001E                        454 	.ds 1
      00001F                        455 _P37::
      00001F                        456 	.ds 1
                                    457 ;--------------------------------------------------------
                                    458 ; overlayable register banks
                                    459 ;--------------------------------------------------------
                                    460 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                        461 	.ds 8
                                    462 ;--------------------------------------------------------
                                    463 ; internal ram data
                                    464 ;--------------------------------------------------------
                                    465 	.area DSEG    (DATA)
                                    466 ;--------------------------------------------------------
                                    467 ; overlayable items in internal ram 
                                    468 ;--------------------------------------------------------
                                    469 ;--------------------------------------------------------
                                    470 ; indirectly addressable internal ram data
                                    471 ;--------------------------------------------------------
                                    472 	.area ISEG    (DATA)
                                    473 ;--------------------------------------------------------
                                    474 ; absolute internal ram data
                                    475 ;--------------------------------------------------------
                                    476 	.area IABS    (ABS,DATA)
                                    477 	.area IABS    (ABS,DATA)
                                    478 ;--------------------------------------------------------
                                    479 ; bit data
                                    480 ;--------------------------------------------------------
                                    481 	.area BSEG    (BIT)
                                    482 ;--------------------------------------------------------
                                    483 ; paged external ram data
                                    484 ;--------------------------------------------------------
                                    485 	.area PSEG    (PAG,XDATA)
                                    486 ;--------------------------------------------------------
                                    487 ; external ram data
                                    488 ;--------------------------------------------------------
                                    489 	.area XSEG    (XDATA)
                                    490 ;--------------------------------------------------------
                                    491 ; absolute external ram data
                                    492 ;--------------------------------------------------------
                                    493 	.area XABS    (ABS,XDATA)
                                    494 ;--------------------------------------------------------
                                    495 ; external initialized ram data
                                    496 ;--------------------------------------------------------
                                    497 	.area XISEG   (XDATA)
      000000                        498 _RxData::
      000000                        499 	.ds 1
                                    500 	.area HOME    (CODE)
                                    501 	.area GSINIT0 (CODE)
                                    502 	.area GSINIT1 (CODE)
                                    503 	.area GSINIT2 (CODE)
                                    504 	.area GSINIT3 (CODE)
                                    505 	.area GSINIT4 (CODE)
                                    506 	.area GSINIT5 (CODE)
                                    507 	.area GSINIT  (CODE)
                                    508 	.area GSFINAL (CODE)
                                    509 	.area CSEG    (CODE)
                                    510 ;--------------------------------------------------------
                                    511 ; global & static initialisations
                                    512 ;--------------------------------------------------------
                                    513 	.area HOME    (CODE)
                                    514 	.area GSINIT  (CODE)
                                    515 	.area GSFINAL (CODE)
                                    516 	.area GSINIT  (CODE)
                                    517 ;	./inc/mc96f8x16.h:37: sfr			P0			= 0x80;			// P0 Data Register
      000000 75*00 80         [24]  518 	mov	_P0,#0x80
                                    519 ;	./inc/mc96f8x16.h:47: sfr			P0IO		= 0xA1;			// P0 Direction Register
      000003 75*01 A1         [24]  520 	mov	_P0IO,#0xa1
                                    521 ;	./inc/mc96f8x16.h:48: sfr			P0OD		= 0x91;			// P0 Open-drain Selection Register
      000006 75*02 91         [24]  522 	mov	_P0OD,#0x91
                                    523 ;	./inc/mc96f8x16.h:49: sfr			P0PU		= 0xAC;			// P0 Pull-up Resistor Selection Register
      000009 75*03 AC         [24]  524 	mov	_P0PU,#0xac
                                    525 ;	./inc/mc96f8x16.h:50: sfr			P03DB		= 0xDE;			// P0/P3 Debounce Enable Register
      00000C 75*04 DE         [24]  526 	mov	_P03DB,#0xde
                                    527 ;	./inc/mc96f8x16.h:52: sfr			P1			= 0x88;			// P1 Data Register
      00000F 75*05 88         [24]  528 	mov	_P1,#0x88
                                    529 ;	./inc/mc96f8x16.h:62: sfr			P1IO		= 0xB1;			// P1 Direction Register
      000012 75*06 B1         [24]  530 	mov	_P1IO,#0xb1
                                    531 ;	./inc/mc96f8x16.h:63: sfr			P1OD		= 0x92;			// P1 Open-drain Selection Register
      000015 75*07 92         [24]  532 	mov	_P1OD,#0x92
                                    533 ;	./inc/mc96f8x16.h:64: sfr			P1PU		= 0xAD;			// P1 Pull-up Resistor Selection Register
      000018 75*08 AD         [24]  534 	mov	_P1PU,#0xad
                                    535 ;	./inc/mc96f8x16.h:65: sfr			P12DB		= 0xDF;			// P1/P2 Debounce Enable Register
      00001B 75*09 DF         [24]  536 	mov	_P12DB,#0xdf
                                    537 ;	./inc/mc96f8x16.h:67: sfr			P2			= 0x90;			// P2 Data Register
      00001E 75*0A 90         [24]  538 	mov	_P2,#0x90
                                    539 ;	./inc/mc96f8x16.h:77: sfr			P2IO		= 0xB9;			// P2 Direction Register
      000021 75*0B B9         [24]  540 	mov	_P2IO,#0xb9
                                    541 ;	./inc/mc96f8x16.h:78: sfr			P2OD		= 0x93;			// P2 Open-drain Selection Register
      000024 75*0C 93         [24]  542 	mov	_P2OD,#0x93
                                    543 ;	./inc/mc96f8x16.h:79: sfr			P2PU		= 0xAE;			// P2 Pull-up Resistor Selection Register
      000027 75*0D AE         [24]  544 	mov	_P2PU,#0xae
                                    545 ;	./inc/mc96f8x16.h:81: sfr			P3			= 0x98;			// P3 Data Register
      00002A 75*0E 98         [24]  546 	mov	_P3,#0x98
                                    547 ;	./inc/mc96f8x16.h:91: sfr			P3IO		= 0xC1;			// P3 Direction Register
      00002D 75*0F C1         [24]  548 	mov	_P3IO,#0xc1
                                    549 ;	./inc/mc96f8x16.h:92: sfr			P3OD		= 0x94;			// P3 Open-drain Selection Register
      000030 75*10 94         [24]  550 	mov	_P3OD,#0x94
                                    551 ;	./inc/mc96f8x16.h:93: sfr			P3PU		= 0xAF;			// P3 Pull-up Resistor Selection Register
      000033 75*11 AF         [24]  552 	mov	_P3PU,#0xaf
                                    553 ;	./inc/mc96f8x16.h:95: sfr			P0FSR		= 0xD3;			//P0 Function Selection Register
      000036 75*12 D3         [24]  554 	mov	_P0FSR,#0xd3
                                    555 ;	./inc/mc96f8x16.h:96: sfr			P1FSRL		= 0xD4;			//P1 Function Selection Low Register
      000039 75*13 D4         [24]  556 	mov	_P1FSRL,#0xd4
                                    557 ;	./inc/mc96f8x16.h:97: sfr			P1FSRH		= 0xD5;			//P1 Function Selection High Register
      00003C 75*14 D5         [24]  558 	mov	_P1FSRH,#0xd5
                                    559 ;	./inc/mc96f8x16.h:98: sfr			P2FSR		= 0xD6;			//P2 Function Selection Register
      00003F 75*15 D6         [24]  560 	mov	_P2FSR,#0xd6
                                    561 ;	./inc/mc96f8x16.h:99: sfr			P3FSR		= 0xD7;			//P3 Function Selection Register
      000042 75*16 D7         [24]  562 	mov	_P3FSR,#0xd7
                                    563 ;	./inc/mc96f8x16.h:102: sfr			IE			= 0xA8;			// Interrupt Enable Register 0
      000045 75*17 A8         [24]  564 	mov	_IE,#0xa8
                                    565 ;	./inc/mc96f8x16.h:103: sfr			IE1			= 0xA9;			// Interrupt Enable Register 1
      000048 75*18 A9         [24]  566 	mov	_IE1,#0xa9
                                    567 ;	./inc/mc96f8x16.h:104: sfr			IE2			= 0xAA;			// Interrupt Enable Register 2
      00004B 75*19 AA         [24]  568 	mov	_IE2,#0xaa
                                    569 ;	./inc/mc96f8x16.h:105: sfr			IE3			= 0xAB;			// Interrupt Enable Register 3
      00004E 75*1A AB         [24]  570 	mov	_IE3,#0xab
                                    571 ;	./inc/mc96f8x16.h:106: sfr			IP			= 0xB8;			// Interrupt Priority Register 0
      000051 75*1B B8         [24]  572 	mov	_IP,#0xb8
                                    573 ;	./inc/mc96f8x16.h:107: sfr			IP1			= 0xF8;			// Interrupt Priority Register 1
      000054 75*1C F8         [24]  574 	mov	_IP1,#0xf8
                                    575 ;	./inc/mc96f8x16.h:108: sfr			IIFLAG		= 0xA0;			// Internal Interrupt Flag Register
      000057 75*1D A0         [24]  576 	mov	_IIFLAG,#0xa0
                                    577 ;	./inc/mc96f8x16.h:109: sfr			EIFLAG0		= 0xC0;			// External Interrupt Flag 0 Register
      00005A 75*1E C0         [24]  578 	mov	_EIFLAG0,#0xc0
                                    579 ;	./inc/mc96f8x16.h:110: sfr			EIFLAG1		= 0xB0;			// External Interrupt Flag 1 Register
      00005D 75*1F B0         [24]  580 	mov	_EIFLAG1,#0xb0
                                    581 ;	./inc/mc96f8x16.h:111: sfr			EIPOL0L		= 0xA4;			// External Interrupt Polarity 0 Low Register
      000060 75*20 A4         [24]  582 	mov	_EIPOL0L,#0xa4
                                    583 ;	./inc/mc96f8x16.h:112: sfr			EIPOL0H		= 0xA5;			// External Interrupt Polarity 0 High Register
      000063 75*21 A5         [24]  584 	mov	_EIPOL0H,#0xa5
                                    585 ;	./inc/mc96f8x16.h:113: sfr			EIPOL1		= 0xA6;			// External Interrupt Polarity 1 Register
      000066 75*22 A6         [24]  586 	mov	_EIPOL1,#0xa6
                                    587 ;	./inc/mc96f8x16.h:114: sfr			EIPOL2		= 0xA7;			// External Interrupt Polarity 2 Register
      000069 75*23 A7         [24]  588 	mov	_EIPOL2,#0xa7
                                    589 ;	./inc/mc96f8x16.h:117: sfr			SCCR		= 0x8A;			// System Clock Control Register
      00006C 75*24 8A         [24]  590 	mov	_SCCR,#0x8a
                                    591 ;	./inc/mc96f8x16.h:118: sfr			OSCCR		= 0xC8;			// Oscillator Control Register
      00006F 75*25 C8         [24]  592 	mov	_OSCCR,#0xc8
                                    593 ;	./inc/mc96f8x16.h:119: sfr			BITCNT		= 0x8C;			// Basic Interval Timer Counter Register
      000072 75*26 8C         [24]  594 	mov	_BITCNT,#0x8c
                                    595 ;	./inc/mc96f8x16.h:120: sfr			BITCR		= 0x8B;			// Basic Interval Timer Control Register
      000075 75*27 8B         [24]  596 	mov	_BITCR,#0x8b
                                    597 ;	./inc/mc96f8x16.h:121: sfr			RSTFR		= 0xE8;			// Reset Flag Register
      000078 75*28 E8         [24]  598 	mov	_RSTFR,#0xe8
                                    599 ;	./inc/mc96f8x16.h:122: sfr			PCON		= 0x87;			// Power Control Register
      00007B 75*29 87         [24]  600 	mov	_PCON,#0x87
                                    601 ;	./inc/mc96f8x16.h:123: sfr			LVRCR		= 0xD8;			// Low Voltage Reset Control Register
      00007E 75*2A D8         [24]  602 	mov	_LVRCR,#0xd8
                                    603 ;	./inc/mc96f8x16.h:124: sfr			LVICR		= 0x86;			// Low Voltage Indicator Control Register
      000081 75*2B 86         [24]  604 	mov	_LVICR,#0x86
                                    605 ;	./inc/mc96f8x16.h:127: sfr			WDTDR		= 0x8E;			// Watch Dog Timer Data Register
      000084 75*2C 8E         [24]  606 	mov	_WDTDR,#0x8e
                                    607 ;	./inc/mc96f8x16.h:128: sfr			WDTCNT		= 0x8E;			// Watch Dog Timer Counter Register
      000087 75*2D 8E         [24]  608 	mov	_WDTCNT,#0x8e
                                    609 ;	./inc/mc96f8x16.h:129: sfr			WDTCR		= 0x8D;			// Watch Dog Timer Control Register
      00008A 75*2E 8D         [24]  610 	mov	_WDTCR,#0x8d
                                    611 ;	./inc/mc96f8x16.h:132: sfr			WTDR		= 0x89;			// Watch Timer Data Register
      00008D 75*2F 89         [24]  612 	mov	_WTDR,#0x89
                                    613 ;	./inc/mc96f8x16.h:133: sfr			WTCNT		= 0x89;			// Watch Timer Counter Register
      000090 75*30 89         [24]  614 	mov	_WTCNT,#0x89
                                    615 ;	./inc/mc96f8x16.h:134: sfr			WTCR		= 0x96;			// Watch Timer Control Register
      000093 75*31 96         [24]  616 	mov	_WTCR,#0x96
                                    617 ;	./inc/mc96f8x16.h:137: sfr			T0CR		= 0xB2;			// Timer 0 Control Register
      000096 75*32 B2         [24]  618 	mov	_T0CR,#0xb2
                                    619 ;	./inc/mc96f8x16.h:138: sfr			T0CNT		= 0xB3;			// Timer 0 Counter Register
      000099 75*33 B3         [24]  620 	mov	_T0CNT,#0xb3
                                    621 ;	./inc/mc96f8x16.h:139: sfr			T0DR		= 0xB4;			// Timer 0 Data Register
      00009C 75*34 B4         [24]  622 	mov	_T0DR,#0xb4
                                    623 ;	./inc/mc96f8x16.h:140: sfr			T0CDR		= 0xB4;			// Timer 0 Capture Data Register
      00009F 75*35 B4         [24]  624 	mov	_T0CDR,#0xb4
                                    625 ;	./inc/mc96f8x16.h:146: sfr			T1CRL		= 0xBA;			// Timer 1 Control Low Register
      0000A2 75*36 BA         [24]  626 	mov	_T1CRL,#0xba
                                    627 ;	./inc/mc96f8x16.h:147: sfr			T1CRH		= 0xBB;			// Timer 1 Control High Register
      0000A5 75*37 BB         [24]  628 	mov	_T1CRH,#0xbb
                                    629 ;	./inc/mc96f8x16.h:148: sfr			T1ADRL		= 0xBC;			// Timer 1 A Data Low Register
      0000A8 75*38 BC         [24]  630 	mov	_T1ADRL,#0xbc
                                    631 ;	./inc/mc96f8x16.h:149: sfr			T1ADRH		= 0xBD;			// Timer 1 A Data High Register
      0000AB 75*39 BD         [24]  632 	mov	_T1ADRH,#0xbd
                                    633 ;	./inc/mc96f8x16.h:150: sfr			T1BDRL		= 0xBE;			// Timer 1 B Data Low Register
      0000AE 75*3A BE         [24]  634 	mov	_T1BDRL,#0xbe
                                    635 ;	./inc/mc96f8x16.h:151: sfr			T1BDRH		= 0xBF;			// Timer 1 B Data High Register
      0000B1 75*3B BF         [24]  636 	mov	_T1BDRH,#0xbf
                                    637 ;	./inc/mc96f8x16.h:154: sfr			T2CRL		= 0xC2;			// Timer 2 Control Low Register
      0000B4 75*3C C2         [24]  638 	mov	_T2CRL,#0xc2
                                    639 ;	./inc/mc96f8x16.h:155: sfr			T2CRH		= 0xC3;			// Timer 2 Control High Register
      0000B7 75*3D C3         [24]  640 	mov	_T2CRH,#0xc3
                                    641 ;	./inc/mc96f8x16.h:156: sfr			T2ADRL		= 0xC4;			// Timer 2 A Data Low Register
      0000BA 75*3E C4         [24]  642 	mov	_T2ADRL,#0xc4
                                    643 ;	./inc/mc96f8x16.h:157: sfr			T2ADRH		= 0xC5;			// Timer 2 A Data High Register
      0000BD 75*3F C5         [24]  644 	mov	_T2ADRH,#0xc5
                                    645 ;	./inc/mc96f8x16.h:158: sfr			T2BDRL		= 0xC6;			// Timer 2 B Data Low Register
      0000C0 75*40 C6         [24]  646 	mov	_T2BDRL,#0xc6
                                    647 ;	./inc/mc96f8x16.h:159: sfr			T2BDRH		= 0xC7;			// Timer 2 B Data High Register
      0000C3 75*41 C7         [24]  648 	mov	_T2BDRH,#0xc7
                                    649 ;	./inc/mc96f8x16.h:162: sfr			BUZDR		= 0x8F;			// BUZZER Data Register
      0000C6 75*42 8F         [24]  650 	mov	_BUZDR,#0x8f
                                    651 ;	./inc/mc96f8x16.h:163: sfr			BUZCR		= 0x97;			// BUZZER Control Register
      0000C9 75*43 97         [24]  652 	mov	_BUZCR,#0x97
                                    653 ;	./inc/mc96f8x16.h:166: sfr			ADCCRL		= 0x9C;			// A/D Converter Control Low Register
      0000CC 75*44 9C         [24]  654 	mov	_ADCCRL,#0x9c
                                    655 ;	./inc/mc96f8x16.h:167: sfr			ADCCRH		= 0x9D;			// A/D Converter Control High Register
      0000CF 75*45 9D         [24]  656 	mov	_ADCCRH,#0x9d
                                    657 ;	./inc/mc96f8x16.h:168: sfr			ADCDRL		= 0x9E;			// A/D Converter Data Low Register
      0000D2 75*46 9E         [24]  658 	mov	_ADCDRL,#0x9e
                                    659 ;	./inc/mc96f8x16.h:169: sfr			ADCDRH		= 0x9F;			// A/D Converter Data High Register
      0000D5 75*47 9F         [24]  660 	mov	_ADCDRH,#0x9f
                                    661 ;	./inc/mc96f8x16.h:171: sfr			ADWRCR0		= 0xF2;			// ADC Wake-up Resistor Control Register 0
      0000D8 75*48 F2         [24]  662 	mov	_ADWRCR0,#0xf2
                                    663 ;	./inc/mc96f8x16.h:172: sfr			ADWRCR1		= 0xF3;			// ADC Wake-up Resistor Control Register 1
      0000DB 75*49 F3         [24]  664 	mov	_ADWRCR1,#0xf3
                                    665 ;	./inc/mc96f8x16.h:173: sfr			ADWRCR2		= 0xF4;			// ADC Wake-up Resistor Control Register 2
      0000DE 75*4A F4         [24]  666 	mov	_ADWRCR2,#0xf4
                                    667 ;	./inc/mc96f8x16.h:174: sfr			ADWRCR3		= 0xF5;			// ADC Wake-up Resistor Control Register 3
      0000E1 75*4B F5         [24]  668 	mov	_ADWRCR3,#0xf5
                                    669 ;	./inc/mc96f8x16.h:175: sfr			ADWCRL		= 0xF6;			// ADC Wake-up Control Low Register
      0000E4 75*4C F6         [24]  670 	mov	_ADWCRL,#0xf6
                                    671 ;	./inc/mc96f8x16.h:176: sfr			ADWCRH		= 0xF7;			// ADC Wake-up Control High Register
      0000E7 75*4D F7         [24]  672 	mov	_ADWCRH,#0xf7
                                    673 ;	./inc/mc96f8x16.h:177: sfr			ADWIFRL		= 0xDC;			// ADC Wake-up Interrupt Flag Low Register
      0000EA 75*4E DC         [24]  674 	mov	_ADWIFRL,#0xdc
                                    675 ;	./inc/mc96f8x16.h:178: sfr			ADWIFRH		= 0xDD;			// ADC Wake-up Interrupt Flag High Register
      0000ED 75*4F DD         [24]  676 	mov	_ADWIFRH,#0xdd
                                    677 ;	./inc/mc96f8x16.h:181: sfr			SPICR		= 0xB5;			// SPI Control Register
      0000F0 75*50 B5         [24]  678 	mov	_SPICR,#0xb5
                                    679 ;	./inc/mc96f8x16.h:182: sfr			SPIDR		= 0xB6;			// SPI Data Register
      0000F3 75*51 B6         [24]  680 	mov	_SPIDR,#0xb6
                                    681 ;	./inc/mc96f8x16.h:183: sfr			SPISR		= 0xB7;			// SPI Status Register
      0000F6 75*52 B7         [24]  682 	mov	_SPISR,#0xb7
                                    683 ;	./inc/mc96f8x16.h:186: sfr			UARTCR1		= 0xE2;			// UART Control Register 1
      0000F9 75*53 E2         [24]  684 	mov	_UARTCR1,#0xe2
                                    685 ;	./inc/mc96f8x16.h:187: sfr			UARTCR2		= 0xE3;			// UART Control Register 2
      0000FC 75*54 E3         [24]  686 	mov	_UARTCR2,#0xe3
                                    687 ;	./inc/mc96f8x16.h:188: sfr			UARTCR3		= 0xE4;			// UART Control Register 3
      0000FF 75*55 E4         [24]  688 	mov	_UARTCR3,#0xe4
                                    689 ;	./inc/mc96f8x16.h:189: sfr			UARTST		= 0xE5;			// UART Status Register
      000102 75*56 E5         [24]  690 	mov	_UARTST,#0xe5
                                    691 ;	./inc/mc96f8x16.h:190: sfr			UARTBD		= 0xE6;			// UART BaudRate Register
      000105 75*57 E6         [24]  692 	mov	_UARTBD,#0xe6
                                    693 ;	./inc/mc96f8x16.h:191: sfr			UARTDR		= 0xE7;			// UART Data Register
      000108 75*58 E7         [24]  694 	mov	_UARTDR,#0xe7
                                    695 ;	./inc/mc96f8x16.h:194: sfr			I2CCR		= 0xE9;			// I2C Control Register
      00010B 75*59 E9         [24]  696 	mov	_I2CCR,#0xe9
                                    697 ;	./inc/mc96f8x16.h:195: sfr			I2CSR		= 0xEA;			// I2C Status Register
      00010E 75*5A EA         [24]  698 	mov	_I2CSR,#0xea
                                    699 ;	./inc/mc96f8x16.h:196: sfr			I2CSAR0		= 0xEB;			// I2C Slave Address 0 Register
      000111 75*5B EB         [24]  700 	mov	_I2CSAR0,#0xeb
                                    701 ;	./inc/mc96f8x16.h:197: sfr			I2CSAR1		= 0xF1;			// I2C Slave Address 1 Register
      000114 75*5C F1         [24]  702 	mov	_I2CSAR1,#0xf1
                                    703 ;	./inc/mc96f8x16.h:198: sfr			I2CDR		= 0xEC;			// I2C Data Register
      000117 75*5D EC         [24]  704 	mov	_I2CDR,#0xec
                                    705 ;	./inc/mc96f8x16.h:199: sfr			I2CSDHR		= 0xED;			// I2C SDA Hold Time Register
      00011A 75*5E ED         [24]  706 	mov	_I2CSDHR,#0xed
                                    707 ;	./inc/mc96f8x16.h:200: sfr			I2CSCLR		= 0xEE;			// I2C SCL Low Period Register
      00011D 75*5F EE         [24]  708 	mov	_I2CSCLR,#0xee
                                    709 ;	./inc/mc96f8x16.h:201: sfr			I2CSCHR		= 0xEF;			// I2C SCL High Period Register
      000120 75*60 EF         [24]  710 	mov	_I2CSCHR,#0xef
                                    711 ;	./inc/mc96f8x16.h:204: sfr			FSADRH		= 0xFA;			// Flash Sector Address High Register
      000123 75*61 FA         [24]  712 	mov	_FSADRH,#0xfa
                                    713 ;	./inc/mc96f8x16.h:205: sfr			FSADRM		= 0xFB;			// Flash Sector Address Middle Register
      000126 75*62 FB         [24]  714 	mov	_FSADRM,#0xfb
                                    715 ;	./inc/mc96f8x16.h:206: sfr			FSADRL		= 0xFC;			// Flash Sector Address Low Register
      000129 75*63 FC         [24]  716 	mov	_FSADRL,#0xfc
                                    717 ;	./inc/mc96f8x16.h:207: sfr			FIDR		= 0xFD;			// Flash Identification Register
      00012C 75*64 FD         [24]  718 	mov	_FIDR,#0xfd
                                    719 ;	./inc/mc96f8x16.h:208: sfr			FMCR		= 0xFE;			// Flash Mode Control Register
      00012F 75*65 FE         [24]  720 	mov	_FMCR,#0xfe
                                    721 ;	./inc/mc96f8x16.h:210: sfr			ACC			= 0xE0;
      000132 75*66 E0         [24]  722 	mov	_ACC,#0xe0
                                    723 ;	./inc/mc96f8x16.h:211: sfr			B			= 0xF0;
      000135 75*67 F0         [24]  724 	mov	_B,#0xf0
                                    725 ;	./inc/mc96f8x16.h:212: sfr			PSW			= 0xD0;
      000138 75*68 D0         [24]  726 	mov	_PSW,#0xd0
                                    727 ;	./inc/mc96f8x16.h:213: sfr			SP			= 0x81;
      00013B 75*69 81         [24]  728 	mov	_SP,#0x81
                                    729 ;	./inc/mc96f8x16.h:214: sfr			DPL			= 0x82;
      00013E 75*6A 82         [24]  730 	mov	_DPL,#0x82
                                    731 ;	./inc/mc96f8x16.h:215: sfr			DPH			= 0x83;
      000141 75*6B 83         [24]  732 	mov	_DPH,#0x83
                                    733 ;	./inc/mc96f8x16.h:216: sfr			DPL1		= 0x84;
      000144 75*6C 84         [24]  734 	mov	_DPL1,#0x84
                                    735 ;	./inc/mc96f8x16.h:217: sfr			DPH1		= 0x85;
      000147 75*6D 85         [24]  736 	mov	_DPH1,#0x85
                                    737 ;	./inc/mc96f8x16.h:218: sfr			EO			= 0xA2;			// EXTENDED OPERATION REGISTER
      00014A 75*6E A2         [24]  738 	mov	_EO,#0xa2
                                    739 ;	./inc/mc96f8x16.h:38: sbit	P00			= 0x80;
                                    740 ;	assignBit
      00014D D2*00            [12]  741 	setb	_P00
                                    742 ;	./inc/mc96f8x16.h:39: sbit	P01			= 0x81;
                                    743 ;	assignBit
      00014F D2*01            [12]  744 	setb	_P01
                                    745 ;	./inc/mc96f8x16.h:40: sbit	P02			= 0x82;
                                    746 ;	assignBit
      000151 D2*02            [12]  747 	setb	_P02
                                    748 ;	./inc/mc96f8x16.h:41: sbit	P03			= 0x83;
                                    749 ;	assignBit
      000153 D2*03            [12]  750 	setb	_P03
                                    751 ;	./inc/mc96f8x16.h:42: sbit	P04			= 0x84;
                                    752 ;	assignBit
      000155 D2*04            [12]  753 	setb	_P04
                                    754 ;	./inc/mc96f8x16.h:43: sbit	P05			= 0x85;
                                    755 ;	assignBit
      000157 D2*05            [12]  756 	setb	_P05
                                    757 ;	./inc/mc96f8x16.h:44: sbit	P06			= 0x86;
                                    758 ;	assignBit
      000159 D2*06            [12]  759 	setb	_P06
                                    760 ;	./inc/mc96f8x16.h:45: sbit	P07			= 0x87;
                                    761 ;	assignBit
      00015B D2*07            [12]  762 	setb	_P07
                                    763 ;	./inc/mc96f8x16.h:53: sbit	P10			= 0x88;
                                    764 ;	assignBit
      00015D D2*08            [12]  765 	setb	_P10
                                    766 ;	./inc/mc96f8x16.h:54: sbit	P11			= 0x89;
                                    767 ;	assignBit
      00015F D2*09            [12]  768 	setb	_P11
                                    769 ;	./inc/mc96f8x16.h:55: sbit	P12			= 0x8A;
                                    770 ;	assignBit
      000161 D2*0A            [12]  771 	setb	_P12
                                    772 ;	./inc/mc96f8x16.h:56: sbit	P13			= 0x8B;
                                    773 ;	assignBit
      000163 D2*0B            [12]  774 	setb	_P13
                                    775 ;	./inc/mc96f8x16.h:57: sbit	P14			= 0x8C;
                                    776 ;	assignBit
      000165 D2*0C            [12]  777 	setb	_P14
                                    778 ;	./inc/mc96f8x16.h:58: sbit	P15			= 0x8D;
                                    779 ;	assignBit
      000167 D2*0D            [12]  780 	setb	_P15
                                    781 ;	./inc/mc96f8x16.h:59: sbit	P16			= 0x8E;
                                    782 ;	assignBit
      000169 D2*0E            [12]  783 	setb	_P16
                                    784 ;	./inc/mc96f8x16.h:60: sbit	P17			= 0x8F;
                                    785 ;	assignBit
      00016B D2*0F            [12]  786 	setb	_P17
                                    787 ;	./inc/mc96f8x16.h:68: sbit	P20			= 0x90;
                                    788 ;	assignBit
      00016D D2*10            [12]  789 	setb	_P20
                                    790 ;	./inc/mc96f8x16.h:69: sbit	P21			= 0x91;
                                    791 ;	assignBit
      00016F D2*11            [12]  792 	setb	_P21
                                    793 ;	./inc/mc96f8x16.h:70: sbit	P22			= 0x92;
                                    794 ;	assignBit
      000171 D2*12            [12]  795 	setb	_P22
                                    796 ;	./inc/mc96f8x16.h:71: sbit	P23			= 0x93;
                                    797 ;	assignBit
      000173 D2*13            [12]  798 	setb	_P23
                                    799 ;	./inc/mc96f8x16.h:72: sbit	P24			= 0x94;
                                    800 ;	assignBit
      000175 D2*14            [12]  801 	setb	_P24
                                    802 ;	./inc/mc96f8x16.h:73: sbit	P25			= 0x95;
                                    803 ;	assignBit
      000177 D2*15            [12]  804 	setb	_P25
                                    805 ;	./inc/mc96f8x16.h:74: sbit	P26			= 0x96;
                                    806 ;	assignBit
      000179 D2*16            [12]  807 	setb	_P26
                                    808 ;	./inc/mc96f8x16.h:75: sbit	P27			= 0x97;
                                    809 ;	assignBit
      00017B D2*17            [12]  810 	setb	_P27
                                    811 ;	./inc/mc96f8x16.h:82: sbit	P30			= 0x98;
                                    812 ;	assignBit
      00017D D2*18            [12]  813 	setb	_P30
                                    814 ;	./inc/mc96f8x16.h:83: sbit	P31			= 0x99;
                                    815 ;	assignBit
      00017F D2*19            [12]  816 	setb	_P31
                                    817 ;	./inc/mc96f8x16.h:84: sbit	P32			= 0x9A;
                                    818 ;	assignBit
      000181 D2*1A            [12]  819 	setb	_P32
                                    820 ;	./inc/mc96f8x16.h:85: sbit	P33			= 0x9B;
                                    821 ;	assignBit
      000183 D2*1B            [12]  822 	setb	_P33
                                    823 ;	./inc/mc96f8x16.h:86: sbit	P34			= 0x9C;
                                    824 ;	assignBit
      000185 D2*1C            [12]  825 	setb	_P34
                                    826 ;	./inc/mc96f8x16.h:87: sbit	P35			= 0x9D;
                                    827 ;	assignBit
      000187 D2*1D            [12]  828 	setb	_P35
                                    829 ;	./inc/mc96f8x16.h:88: sbit	P36			= 0x9E;
                                    830 ;	assignBit
      000189 D2*1E            [12]  831 	setb	_P36
                                    832 ;	./inc/mc96f8x16.h:89: sbit	P37			= 0x9F;
                                    833 ;	assignBit
      00018B D2*1F            [12]  834 	setb	_P37
                                    835 ;--------------------------------------------------------
                                    836 ; Home
                                    837 ;--------------------------------------------------------
                                    838 	.area HOME    (CODE)
                                    839 	.area HOME    (CODE)
                                    840 ;--------------------------------------------------------
                                    841 ; code
                                    842 ;--------------------------------------------------------
                                    843 	.area CSEG    (CODE)
                                    844 ;------------------------------------------------------------
                                    845 ;Allocation info for local variables in function 'UART_Config'
                                    846 ;------------------------------------------------------------
                                    847 ;UART_Conf                 Allocated to registers r5 r6 r7 
                                    848 ;------------------------------------------------------------
                                    849 ;	src/mc96f8x16_uart.c:8: void UART_Config(UARTConfig_Typedef *UART_Conf)
                                    850 ;	-----------------------------------------
                                    851 ;	 function UART_Config
                                    852 ;	-----------------------------------------
      000000                        853 _UART_Config:
                           000007   854 	ar7 = 0x07
                           000006   855 	ar6 = 0x06
                           000005   856 	ar5 = 0x05
                           000004   857 	ar4 = 0x04
                           000003   858 	ar3 = 0x03
                           000002   859 	ar2 = 0x02
                           000001   860 	ar1 = 0x01
                           000000   861 	ar0 = 0x00
                                    862 ;	src/mc96f8x16_uart.c:10: UARTBD = UART_Conf->Baud;
      000000 AD 82            [24]  863 	mov	r5,dpl
      000002 AE 83            [24]  864 	mov	r6,dph
      000004 AF F0            [24]  865 	mov	r7,b
      000006 12r00r00         [24]  866 	lcall	__gptrget
      000009 F5*57            [12]  867 	mov	_UARTBD,a
                                    868 ;	src/mc96f8x16_uart.c:11: UARTCR1 = (UARTCR1 & 0x0F) | ((UART_Conf->Parity) << 4u);
      00000B AB*53            [24]  869 	mov	r3,_UARTCR1
      00000D 53 03 0F         [24]  870 	anl	ar3,#0x0f
      000010 7C 00            [12]  871 	mov	r4,#0x00
      000012 74 01            [12]  872 	mov	a,#0x01
      000014 2D               [12]  873 	add	a,r5
      000015 F8               [12]  874 	mov	r0,a
      000016 E4               [12]  875 	clr	a
      000017 3E               [12]  876 	addc	a,r6
      000018 F9               [12]  877 	mov	r1,a
      000019 8F 02            [24]  878 	mov	ar2,r7
      00001B 88 82            [24]  879 	mov	dpl,r0
      00001D 89 83            [24]  880 	mov	dph,r1
      00001F 8A F0            [24]  881 	mov	b,r2
      000021 12r00r00         [24]  882 	lcall	__gptrget
      000024 C4               [12]  883 	swap	a
      000025 54 F0            [12]  884 	anl	a,#0xf0
      000027 7A 00            [12]  885 	mov	r2,#0x00
      000029 42 03            [12]  886 	orl	ar3,a
      00002B EA               [12]  887 	mov	a,r2
      00002C 42 04            [12]  888 	orl	ar4,a
      00002E 8B*53            [24]  889 	mov	_UARTCR1,r3
                                    890 ;	src/mc96f8x16_uart.c:12: UARTCR1 = (UARTCR1 & 0xF0) | ((UART_Conf->DataLength) << 1u);
      000030 AB*53            [24]  891 	mov	r3,_UARTCR1
      000032 53 03 F0         [24]  892 	anl	ar3,#0xf0
      000035 7C 00            [12]  893 	mov	r4,#0x00
      000037 74 02            [12]  894 	mov	a,#0x02
      000039 2D               [12]  895 	add	a,r5
      00003A F8               [12]  896 	mov	r0,a
      00003B E4               [12]  897 	clr	a
      00003C 3E               [12]  898 	addc	a,r6
      00003D F9               [12]  899 	mov	r1,a
      00003E 8F 02            [24]  900 	mov	ar2,r7
      000040 88 82            [24]  901 	mov	dpl,r0
      000042 89 83            [24]  902 	mov	dph,r1
      000044 8A F0            [24]  903 	mov	b,r2
      000046 12r00r00         [24]  904 	lcall	__gptrget
      000049 25 E0            [12]  905 	add	a,acc
      00004B 7A 00            [12]  906 	mov	r2,#0x00
      00004D 42 03            [12]  907 	orl	ar3,a
      00004F EA               [12]  908 	mov	a,r2
      000050 42 04            [12]  909 	orl	ar4,a
      000052 8B*53            [24]  910 	mov	_UARTCR1,r3
                                    911 ;	src/mc96f8x16_uart.c:13: UARTCR3 = (UARTCR3 & 0xF4) | (UART_Conf->StopBits);
      000054 AB*55            [24]  912 	mov	r3,_UARTCR3
      000056 53 03 F4         [24]  913 	anl	ar3,#0xf4
      000059 7C 00            [12]  914 	mov	r4,#0x00
      00005B 74 03            [12]  915 	mov	a,#0x03
      00005D 2D               [12]  916 	add	a,r5
      00005E FD               [12]  917 	mov	r5,a
      00005F E4               [12]  918 	clr	a
      000060 3E               [12]  919 	addc	a,r6
      000061 FE               [12]  920 	mov	r6,a
      000062 8D 82            [24]  921 	mov	dpl,r5
      000064 8E 83            [24]  922 	mov	dph,r6
      000066 8F F0            [24]  923 	mov	b,r7
      000068 12r00r00         [24]  924 	lcall	__gptrget
      00006B 7F 00            [12]  925 	mov	r7,#0x00
      00006D 42 03            [12]  926 	orl	ar3,a
      00006F EF               [12]  927 	mov	a,r7
      000070 42 04            [12]  928 	orl	ar4,a
      000072 8B*55            [24]  929 	mov	_UARTCR3,r3
                                    930 ;	src/mc96f8x16_uart.c:14: UARTCR2 = (UARTCR2 & 0xD1) | (UARTCR2_RXE | UARTCR2_RXCIE | UARTCR2_TXE | UARTCR2_UARTEN);
      000074 AE*54            [24]  931 	mov	r6,_UARTCR2
      000076 53 06 D1         [24]  932 	anl	ar6,#0xd1
      000079 43 06 2E         [24]  933 	orl	ar6,#0x2e
      00007C 8E*54            [24]  934 	mov	_UARTCR2,r6
                                    935 ;	src/mc96f8x16_uart.c:15: IE1 = (IE1 & 0xF7) | (0x08);
      00007E AE*18            [24]  936 	mov	r6,_IE1
      000080 53 06 F7         [24]  937 	anl	ar6,#0xf7
      000083 43 06 08         [24]  938 	orl	ar6,#0x08
      000086 8E*18            [24]  939 	mov	_IE1,r6
                                    940 ;	src/mc96f8x16_uart.c:16: }
      000088 22               [24]  941 	ret
                                    942 ;------------------------------------------------------------
                                    943 ;Allocation info for local variables in function 'UART_Transmit'
                                    944 ;------------------------------------------------------------
                                    945 ;Size                      Allocated to stack - _bp -4
                                    946 ;Timeout                   Allocated to stack - _bp -6
                                    947 ;Buffer                    Allocated to stack - _bp +1
                                    948 ;i                         Allocated to stack - _bp +4
                                    949 ;StartTick                 Allocated to registers r3 r4 
                                    950 ;------------------------------------------------------------
                                    951 ;	src/mc96f8x16_uart.c:18: HAL_Status UART_Transmit(uint8_t *Buffer, uint16_t Size, uint16_t Timeout)
                                    952 ;	-----------------------------------------
                                    953 ;	 function UART_Transmit
                                    954 ;	-----------------------------------------
      000089                        955 _UART_Transmit:
      000089 C0*00            [24]  956 	push	_bp
      00008B 85 81*00         [24]  957 	mov	_bp,sp
      00008E C0 82            [24]  958 	push	dpl
      000090 C0 83            [24]  959 	push	dph
      000092 C0 F0            [24]  960 	push	b
      000094 05 81            [12]  961 	inc	sp
      000096 05 81            [12]  962 	inc	sp
                                    963 ;	src/mc96f8x16_uart.c:21: uint16_t StartTick = GetTick();
      000098 12r00r00         [24]  964 	lcall	_GetTick
      00009B AB 82            [24]  965 	mov	r3,dpl
      00009D AC 83            [24]  966 	mov	r4,dph
                                    967 ;	src/mc96f8x16_uart.c:22: while(Size--)
      00009F E5*00            [12]  968 	mov	a,_bp
      0000A1 24 04            [12]  969 	add	a,#0x04
      0000A3 F8               [12]  970 	mov	r0,a
      0000A4 E4               [12]  971 	clr	a
      0000A5 F6               [12]  972 	mov	@r0,a
      0000A6 08               [12]  973 	inc	r0
      0000A7 F6               [12]  974 	mov	@r0,a
      0000A8 E5*00            [12]  975 	mov	a,_bp
      0000AA 24 FC            [12]  976 	add	a,#0xfc
      0000AC F8               [12]  977 	mov	r0,a
      0000AD 86 05            [24]  978 	mov	ar5,@r0
      0000AF 08               [12]  979 	inc	r0
      0000B0 86 06            [24]  980 	mov	ar6,@r0
      0000B2                        981 00109$:
      0000B2 8D 02            [24]  982 	mov	ar2,r5
      0000B4 8E 07            [24]  983 	mov	ar7,r6
      0000B6 1D               [12]  984 	dec	r5
      0000B7 BD FF 01         [24]  985 	cjne	r5,#0xff,00134$
      0000BA 1E               [12]  986 	dec	r6
      0000BB                        987 00134$:
      0000BB EA               [12]  988 	mov	a,r2
      0000BC 4F               [12]  989 	orl	a,r7
      0000BD 70 03            [24]  990 	jnz	00135$
      0000BF 02r01r5F         [24]  991 	ljmp	00111$
      0000C2                        992 00135$:
                                    993 ;	src/mc96f8x16_uart.c:24: if(CheckTimeout(StartTick, Timeout) == HAL_OK)
      0000C2 C0 06            [24]  994 	push	ar6
      0000C4 C0 05            [24]  995 	push	ar5
      0000C6 C0 04            [24]  996 	push	ar4
      0000C8 C0 03            [24]  997 	push	ar3
      0000CA E5*00            [12]  998 	mov	a,_bp
      0000CC 24 FA            [12]  999 	add	a,#0xfa
      0000CE F8               [12] 1000 	mov	r0,a
      0000CF E6               [12] 1001 	mov	a,@r0
      0000D0 C0 E0            [24] 1002 	push	acc
      0000D2 08               [12] 1003 	inc	r0
      0000D3 E6               [12] 1004 	mov	a,@r0
      0000D4 C0 E0            [24] 1005 	push	acc
      0000D6 8B 82            [24] 1006 	mov	dpl,r3
      0000D8 8C 83            [24] 1007 	mov	dph,r4
      0000DA 12r00r00         [24] 1008 	lcall	_CheckTimeout
      0000DD AF 82            [24] 1009 	mov	r7,dpl
      0000DF 15 81            [12] 1010 	dec	sp
      0000E1 15 81            [12] 1011 	dec	sp
      0000E3 D0 03            [24] 1012 	pop	ar3
      0000E5 D0 04            [24] 1013 	pop	ar4
      0000E7 D0 05            [24] 1014 	pop	ar5
      0000E9 D0 06            [24] 1015 	pop	ar6
      0000EB BF 01 6C         [24] 1016 	cjne	r7,#0x01,00107$
                                   1017 ;	src/mc96f8x16_uart.c:26: while(!(UARTST & UARTST_UDRE))
      0000EE                       1018 00103$:
      0000EE E5*56            [12] 1019 	mov	a,_UARTST
      0000F0 20 E7 33         [24] 1020 	jb	acc.7,00105$
                                   1021 ;	src/mc96f8x16_uart.c:28: if(CheckTimeout(StartTick, Timeout) != HAL_OK)
      0000F3 C0 06            [24] 1022 	push	ar6
      0000F5 C0 05            [24] 1023 	push	ar5
      0000F7 C0 04            [24] 1024 	push	ar4
      0000F9 C0 03            [24] 1025 	push	ar3
      0000FB E5*00            [12] 1026 	mov	a,_bp
      0000FD 24 FA            [12] 1027 	add	a,#0xfa
      0000FF F8               [12] 1028 	mov	r0,a
      000100 E6               [12] 1029 	mov	a,@r0
      000101 C0 E0            [24] 1030 	push	acc
      000103 08               [12] 1031 	inc	r0
      000104 E6               [12] 1032 	mov	a,@r0
      000105 C0 E0            [24] 1033 	push	acc
      000107 8B 82            [24] 1034 	mov	dpl,r3
      000109 8C 83            [24] 1035 	mov	dph,r4
      00010B 12r00r00         [24] 1036 	lcall	_CheckTimeout
      00010E AF 82            [24] 1037 	mov	r7,dpl
      000110 15 81            [12] 1038 	dec	sp
      000112 15 81            [12] 1039 	dec	sp
      000114 D0 03            [24] 1040 	pop	ar3
      000116 D0 04            [24] 1041 	pop	ar4
      000118 D0 05            [24] 1042 	pop	ar5
      00011A D0 06            [24] 1043 	pop	ar6
      00011C BF 01 02         [24] 1044 	cjne	r7,#0x01,00139$
      00011F 80 CD            [24] 1045 	sjmp	00103$
      000121                       1046 00139$:
                                   1047 ;	src/mc96f8x16_uart.c:30: return HAL_TIMEOUT;
      000121 75 82 02         [24] 1048 	mov	dpl,#0x02
      000124 80 3C            [24] 1049 	sjmp	00112$
      000126                       1050 00105$:
                                   1051 ;	src/mc96f8x16_uart.c:33: UARTDR = *(Buffer + i);
      000126 C0 05            [24] 1052 	push	ar5
      000128 C0 06            [24] 1053 	push	ar6
      00012A A8*00            [24] 1054 	mov	r0,_bp
      00012C 08               [12] 1055 	inc	r0
      00012D E5*00            [12] 1056 	mov	a,_bp
      00012F 24 04            [12] 1057 	add	a,#0x04
      000131 F9               [12] 1058 	mov	r1,a
      000132 E7               [12] 1059 	mov	a,@r1
      000133 26               [12] 1060 	add	a,@r0
      000134 FA               [12] 1061 	mov	r2,a
      000135 09               [12] 1062 	inc	r1
      000136 E7               [12] 1063 	mov	a,@r1
      000137 08               [12] 1064 	inc	r0
      000138 36               [12] 1065 	addc	a,@r0
      000139 FE               [12] 1066 	mov	r6,a
      00013A 08               [12] 1067 	inc	r0
      00013B 86 07            [24] 1068 	mov	ar7,@r0
      00013D 8A 82            [24] 1069 	mov	dpl,r2
      00013F 8E 83            [24] 1070 	mov	dph,r6
      000141 8F F0            [24] 1071 	mov	b,r7
      000143 12r00r00         [24] 1072 	lcall	__gptrget
      000146 F5*58            [12] 1073 	mov	_UARTDR,a
                                   1074 ;	src/mc96f8x16_uart.c:34: i++;
      000148 E5*00            [12] 1075 	mov	a,_bp
      00014A 24 04            [12] 1076 	add	a,#0x04
      00014C F8               [12] 1077 	mov	r0,a
      00014D 06               [12] 1078 	inc	@r0
      00014E B6 00 02         [24] 1079 	cjne	@r0,#0x00,00140$
      000151 08               [12] 1080 	inc	r0
      000152 06               [12] 1081 	inc	@r0
      000153                       1082 00140$:
      000153 D0 06            [24] 1083 	pop	ar6
      000155 D0 05            [24] 1084 	pop	ar5
      000157 02r00rB2         [24] 1085 	ljmp	00109$
      00015A                       1086 00107$:
                                   1087 ;	src/mc96f8x16_uart.c:38: return HAL_TIMEOUT;
      00015A 75 82 02         [24] 1088 	mov	dpl,#0x02
      00015D 80 03            [24] 1089 	sjmp	00112$
      00015F                       1090 00111$:
                                   1091 ;	src/mc96f8x16_uart.c:41: return HAL_OK;
      00015F 75 82 01         [24] 1092 	mov	dpl,#0x01
      000162                       1093 00112$:
                                   1094 ;	src/mc96f8x16_uart.c:42: }
      000162 85*00 81         [24] 1095 	mov	sp,_bp
      000165 D0*00            [24] 1096 	pop	_bp
      000167 22               [24] 1097 	ret
                                   1098 ;------------------------------------------------------------
                                   1099 ;Allocation info for local variables in function 'UART_Receive'
                                   1100 ;------------------------------------------------------------
                                   1101 ;Size                      Allocated to stack - _bp -4
                                   1102 ;Timeout                   Allocated to stack - _bp -6
                                   1103 ;Buffer                    Allocated to stack - _bp +1
                                   1104 ;i                         Allocated to stack - _bp +4
                                   1105 ;StartTick                 Allocated to registers r3 r4 
                                   1106 ;------------------------------------------------------------
                                   1107 ;	src/mc96f8x16_uart.c:44: HAL_Status UART_Receive(uint8_t *Buffer, uint16_t Size, uint16_t Timeout)
                                   1108 ;	-----------------------------------------
                                   1109 ;	 function UART_Receive
                                   1110 ;	-----------------------------------------
      000168                       1111 _UART_Receive:
      000168 C0*00            [24] 1112 	push	_bp
      00016A 85 81*00         [24] 1113 	mov	_bp,sp
      00016D C0 82            [24] 1114 	push	dpl
      00016F C0 83            [24] 1115 	push	dph
      000171 C0 F0            [24] 1116 	push	b
      000173 05 81            [12] 1117 	inc	sp
      000175 05 81            [12] 1118 	inc	sp
                                   1119 ;	src/mc96f8x16_uart.c:47: uint16_t StartTick = GetTick();
      000177 12r00r00         [24] 1120 	lcall	_GetTick
      00017A AB 82            [24] 1121 	mov	r3,dpl
      00017C AC 83            [24] 1122 	mov	r4,dph
                                   1123 ;	src/mc96f8x16_uart.c:48: while(Size--)
      00017E E5*00            [12] 1124 	mov	a,_bp
      000180 24 04            [12] 1125 	add	a,#0x04
      000182 F8               [12] 1126 	mov	r0,a
      000183 E4               [12] 1127 	clr	a
      000184 F6               [12] 1128 	mov	@r0,a
      000185 08               [12] 1129 	inc	r0
      000186 F6               [12] 1130 	mov	@r0,a
      000187 E5*00            [12] 1131 	mov	a,_bp
      000189 24 FC            [12] 1132 	add	a,#0xfc
      00018B F8               [12] 1133 	mov	r0,a
      00018C 86 05            [24] 1134 	mov	ar5,@r0
      00018E 08               [12] 1135 	inc	r0
      00018F 86 06            [24] 1136 	mov	ar6,@r0
      000191                       1137 00109$:
      000191 8D 02            [24] 1138 	mov	ar2,r5
      000193 8E 07            [24] 1139 	mov	ar7,r6
      000195 1D               [12] 1140 	dec	r5
      000196 BD FF 01         [24] 1141 	cjne	r5,#0xff,00134$
      000199 1E               [12] 1142 	dec	r6
      00019A                       1143 00134$:
      00019A EA               [12] 1144 	mov	a,r2
      00019B 4F               [12] 1145 	orl	a,r7
      00019C 70 03            [24] 1146 	jnz	00135$
      00019E 02r02r3E         [24] 1147 	ljmp	00111$
      0001A1                       1148 00135$:
                                   1149 ;	src/mc96f8x16_uart.c:50: if(CheckTimeout(StartTick, Timeout) == HAL_OK)
      0001A1 C0 06            [24] 1150 	push	ar6
      0001A3 C0 05            [24] 1151 	push	ar5
      0001A5 C0 04            [24] 1152 	push	ar4
      0001A7 C0 03            [24] 1153 	push	ar3
      0001A9 E5*00            [12] 1154 	mov	a,_bp
      0001AB 24 FA            [12] 1155 	add	a,#0xfa
      0001AD F8               [12] 1156 	mov	r0,a
      0001AE E6               [12] 1157 	mov	a,@r0
      0001AF C0 E0            [24] 1158 	push	acc
      0001B1 08               [12] 1159 	inc	r0
      0001B2 E6               [12] 1160 	mov	a,@r0
      0001B3 C0 E0            [24] 1161 	push	acc
      0001B5 8B 82            [24] 1162 	mov	dpl,r3
      0001B7 8C 83            [24] 1163 	mov	dph,r4
      0001B9 12r00r00         [24] 1164 	lcall	_CheckTimeout
      0001BC AF 82            [24] 1165 	mov	r7,dpl
      0001BE 15 81            [12] 1166 	dec	sp
      0001C0 15 81            [12] 1167 	dec	sp
      0001C2 D0 03            [24] 1168 	pop	ar3
      0001C4 D0 04            [24] 1169 	pop	ar4
      0001C6 D0 05            [24] 1170 	pop	ar5
      0001C8 D0 06            [24] 1171 	pop	ar6
      0001CA BF 01 6C         [24] 1172 	cjne	r7,#0x01,00107$
                                   1173 ;	src/mc96f8x16_uart.c:52: while(!(UARTST & UARTST_RXC))
      0001CD                       1174 00103$:
      0001CD E5*56            [12] 1175 	mov	a,_UARTST
      0001CF 20 E5 33         [24] 1176 	jb	acc.5,00105$
                                   1177 ;	src/mc96f8x16_uart.c:54: if(CheckTimeout(StartTick, Timeout) != HAL_OK)
      0001D2 C0 06            [24] 1178 	push	ar6
      0001D4 C0 05            [24] 1179 	push	ar5
      0001D6 C0 04            [24] 1180 	push	ar4
      0001D8 C0 03            [24] 1181 	push	ar3
      0001DA E5*00            [12] 1182 	mov	a,_bp
      0001DC 24 FA            [12] 1183 	add	a,#0xfa
      0001DE F8               [12] 1184 	mov	r0,a
      0001DF E6               [12] 1185 	mov	a,@r0
      0001E0 C0 E0            [24] 1186 	push	acc
      0001E2 08               [12] 1187 	inc	r0
      0001E3 E6               [12] 1188 	mov	a,@r0
      0001E4 C0 E0            [24] 1189 	push	acc
      0001E6 8B 82            [24] 1190 	mov	dpl,r3
      0001E8 8C 83            [24] 1191 	mov	dph,r4
      0001EA 12r00r00         [24] 1192 	lcall	_CheckTimeout
      0001ED AF 82            [24] 1193 	mov	r7,dpl
      0001EF 15 81            [12] 1194 	dec	sp
      0001F1 15 81            [12] 1195 	dec	sp
      0001F3 D0 03            [24] 1196 	pop	ar3
      0001F5 D0 04            [24] 1197 	pop	ar4
      0001F7 D0 05            [24] 1198 	pop	ar5
      0001F9 D0 06            [24] 1199 	pop	ar6
      0001FB BF 01 02         [24] 1200 	cjne	r7,#0x01,00139$
      0001FE 80 CD            [24] 1201 	sjmp	00103$
      000200                       1202 00139$:
                                   1203 ;	src/mc96f8x16_uart.c:56: return HAL_TIMEOUT;
      000200 75 82 02         [24] 1204 	mov	dpl,#0x02
      000203 80 3C            [24] 1205 	sjmp	00112$
      000205                       1206 00105$:
                                   1207 ;	src/mc96f8x16_uart.c:59: *(Buffer + i) = UARTDR;
      000205 C0 05            [24] 1208 	push	ar5
      000207 C0 06            [24] 1209 	push	ar6
      000209 A8*00            [24] 1210 	mov	r0,_bp
      00020B 08               [12] 1211 	inc	r0
      00020C E5*00            [12] 1212 	mov	a,_bp
      00020E 24 04            [12] 1213 	add	a,#0x04
      000210 F9               [12] 1214 	mov	r1,a
      000211 E7               [12] 1215 	mov	a,@r1
      000212 26               [12] 1216 	add	a,@r0
      000213 FA               [12] 1217 	mov	r2,a
      000214 09               [12] 1218 	inc	r1
      000215 E7               [12] 1219 	mov	a,@r1
      000216 08               [12] 1220 	inc	r0
      000217 36               [12] 1221 	addc	a,@r0
      000218 FE               [12] 1222 	mov	r6,a
      000219 08               [12] 1223 	inc	r0
      00021A 86 07            [24] 1224 	mov	ar7,@r0
      00021C 8A 82            [24] 1225 	mov	dpl,r2
      00021E 8E 83            [24] 1226 	mov	dph,r6
      000220 8F F0            [24] 1227 	mov	b,r7
      000222 E5*58            [12] 1228 	mov	a,_UARTDR
      000224 12r00r00         [24] 1229 	lcall	__gptrput
                                   1230 ;	src/mc96f8x16_uart.c:60: i++;
      000227 E5*00            [12] 1231 	mov	a,_bp
      000229 24 04            [12] 1232 	add	a,#0x04
      00022B F8               [12] 1233 	mov	r0,a
      00022C 06               [12] 1234 	inc	@r0
      00022D B6 00 02         [24] 1235 	cjne	@r0,#0x00,00140$
      000230 08               [12] 1236 	inc	r0
      000231 06               [12] 1237 	inc	@r0
      000232                       1238 00140$:
      000232 D0 06            [24] 1239 	pop	ar6
      000234 D0 05            [24] 1240 	pop	ar5
      000236 02r01r91         [24] 1241 	ljmp	00109$
      000239                       1242 00107$:
                                   1243 ;	src/mc96f8x16_uart.c:64: return HAL_TIMEOUT;
      000239 75 82 02         [24] 1244 	mov	dpl,#0x02
      00023C 80 03            [24] 1245 	sjmp	00112$
      00023E                       1246 00111$:
                                   1247 ;	src/mc96f8x16_uart.c:67: return HAL_OK;
      00023E 75 82 01         [24] 1248 	mov	dpl,#0x01
      000241                       1249 00112$:
                                   1250 ;	src/mc96f8x16_uart.c:68: }
      000241 85*00 81         [24] 1251 	mov	sp,_bp
      000244 D0*00            [24] 1252 	pop	_bp
      000246 22               [24] 1253 	ret
                                   1254 ;------------------------------------------------------------
                                   1255 ;Allocation info for local variables in function 'UART_Receive_ISR'
                                   1256 ;------------------------------------------------------------
                                   1257 ;	src/mc96f8x16_uart.c:70: void UART_Receive_ISR(void) __interrupt 10
                                   1258 ;	-----------------------------------------
                                   1259 ;	 function UART_Receive_ISR
                                   1260 ;	-----------------------------------------
      000247                       1261 _UART_Receive_ISR:
      000247 C0 E0            [24] 1262 	push	acc
      000249 C0 82            [24] 1263 	push	dpl
      00024B C0 83            [24] 1264 	push	dph
                                   1265 ;	src/mc96f8x16_uart.c:72: RxData = UARTDR;
      00024D 90r00r00         [24] 1266 	mov	dptr,#_RxData
      000250 E5*58            [12] 1267 	mov	a,_UARTDR
      000252 F0               [24] 1268 	movx	@dptr,a
                                   1269 ;	src/mc96f8x16_uart.c:73: }
      000253 D0 83            [24] 1270 	pop	dph
      000255 D0 82            [24] 1271 	pop	dpl
      000257 D0 E0            [24] 1272 	pop	acc
      000259 32               [24] 1273 	reti
                                   1274 ;	eliminated unneeded mov psw,# (no regs used in bank)
                                   1275 ;	eliminated unneeded push/pop psw
                                   1276 ;	eliminated unneeded push/pop b
                                   1277 	.area CSEG    (CODE)
                                   1278 	.area CONST   (CODE)
                                   1279 	.area XINIT   (CODE)
      000000                       1280 __xinit__RxData:
      000000 00                    1281 	.db #0x00	; 0
                                   1282 	.area CABS    (ABS,CODE)
