Ismet Bayraktaroglu , Alex Orailoglu, Test volume and application time reduction through scan chain concealment, Proceedings of the 38th annual Design Automation Conference, p.151-155, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378388]
Anshuman Chandra , Krishnendu Chakrabarty, Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression, Proceedings of the 19th IEEE VLSI Test Symposium, p.42, March 29-April 03, 2001
Goel, P. and Rosales, B. C. 1979. Test generation and dynamic compaction of tests. In Digest of Papers 1979 Test Conference (Oct.). 189--192.
Ilker Hamzaoglu , Janak H. Patel, Test set compaction algorithms for combinational circuits, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.283-289, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288615]
Ilker Hamzaoglu , Janak H. Patel, Reducing Test Application Time for Full Scan Embedded Cores, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.260, June 15-18, 1999
Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995[doi>10.1109/12.364534]
Abhijit Jas , Jayabrata Ghosh-Dastidar , Nur A. Touba, Scan Vector Compression/Decompression Using Statistical Coding, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.114, April 26-30, 1999
Abhijit Jas , Bahram Pouya , Nur A. Touba, Virtual Scan Chains: A Means for Reducing Scan Length in Cores, Proceedings of the 18th IEEE VLSI Test Symposium, p.73, April 30-May 04, 2000
S. Kajihara , I. Pomeranz , K. Kinoshita , S. M. Reddy, Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.12, p.1496-1504, November 2006[doi>10.1109/43.476580]
Seiji Kajihara , Kohei Miyase, On identifying don't care inputs of test patterns for combinational circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Koneman, B. 1993. LFSR-coded test patterns for scan designs. In Proceedings of European Test Conference (Mar.). 237--242.
Don't-Care Identification on Specific Bits of Test Patterns, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.194, September 16-18, 2002
Pomeranz, I., Reddy, L. N., and Reddy, S. M. 1993. COMPACTEST: A method to generate compact test sets for combinational circuits. IEEE Trans. CAD 12, 7 (July). 1040--1049.
