Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 37684c33f91f40fea7d5af5d8301bd4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_and_behav xil_defaultlib.tb_and -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.ex3 [ex3_default]
Compiling architecture beh of entity xil_defaultlib.tb_and
Built simulation snapshot tb_and_behav
