FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 *  Miscellaneous functions for IDT EB434 board
 *
 *  Copyright 2004 IDT Inc. (rischelp@idt.com)
 *  Copyright 2006 Phil Sutter <n0-1@freewrt.org>
 *  Copyright 2007 Florian Fainelli <florian@openwrt.org>
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <linux/kernel.h>
/* bench 9459.2.0 928de9053f08 */
/* bench 9459.2.1 91c3667f5024 */
/* bench 9459.2.2 7839a3a8b85c */
/* bench 9459.2.3 86d879b63c64 */
/* bench 9459.2.4 dfa6821c8b3e */
/* bench 9459.2.5 5c3208d8b52c */
/* bench 9459.2.6 2eed5a539144 */
/* bench 9459.2.7 d2cb96c3d867 */
/* bench 9459.2.8 fdecbc0629a6 */
/* bench 9459.2.9 60decb9a894e */
#include <linux/init.h>
#include <linux/types.h>
#include <linux/export.h>
#include <linux/spinlock.h>
#include <linux/platform_device.h>
#include <linux/gpio/driver.h>

#include <asm/mach-rc32434/rb.h>
#include <asm/mach-rc32434/gpio.h>

struct rb532_gpio_chip {
	struct gpio_chip chip;
	void __iomem	 *regbase;
};

static struct resource rb532_gpio_reg0_res[] = {
	{
		.name	= "gpio_reg0",
		.start	= REGBASE + GPIOBASE,
		.end	= REGBASE + GPIOBASE + sizeof(struct rb532_gpio_reg) - 1,
		.flags	= IORESOURCE_MEM,
	}
};

/* rb532_set_bit - sanely set a bit
 *
 * bitval: new value for the bit
 * offset: bit index in the 4 byte address range
 * ioaddr: 4 byte aligned address being altered
 */
static inline void rb532_set_bit(unsigned bitval,
		unsigned offset, void __iomem *ioaddr)
{
	unsigned long flags;
/* bench 8314.1.0 3a1c7dc672d2 */
/* bench 8314.1.1 c56634783dd4 */
/* bench 8314.1.2 b4a48acd79e9 */
/* bench 8314.1.3 00d6bad49c6c */
/* bench 8314.1.4 11ef7a7117c9 */
/* bench 8314.1.5 51d7affbfb96 */
/* bench 8314.1.6 e071b504164d */
/* bench 8314.1.7 8de6255c40dc */
/* bench 8314.1.8 2079d86d50ea */
/* bench 8314.1.9 dfba49eba03b */
/* bench 8314.1.10 4704b6167ffd */
/* bench 8314.1.11 626f2f0a1175 */
/* bench 8314.1.12 bd78359ff848 */
	local_irq_save(flags);

	val = readl(ioaddr);
	val &= ~(!bitval << offset);   /* unset bit if bitval == 0 */
	val |= (!!bitval << offset);   /* set bit if bitval == 1 */
	writel(val, ioaddr);

	local_irq_restore(flags);
}

/* rb532_get_bit - read a bit
 *
 * returns the boolean state of the bit, which may be > 1
 */
static inline int rb532_get_bit(unsigned offset, void __iomem *ioaddr)
{
	return readl(ioaddr) & (1 << offset);
}

/*
 * Return GPIO level */
/* bench 10251.1.0 f601a60b262c */
/* bench 10251.1.1 11c9d88f5c67 */
/* bench 10251.1.2 20d2c7bf393f */
/* bench 10251.1.3 1d9bdad61f30 */
/* bench 10251.1.4 61df8fbee7a5 */
/* bench 10251.1.5 7face8996955 */
/* bench 10251.1.6 3f31ebaa781d */
/* bench 10251.1.7 5f0c11d10c7a */
/* bench 10251.1.8 7156602a525a */
/* bench 10251.1.9 d363a51eb287 */
/* bench 10251.1.10 f4d5d704cbb8 */
/* bench 10251.1.11 3d5d312f3cc0 */
	struct rb532_gpio_chip	*gpch;

	gpch = gpiochip_get_data(chip);
	return !!rb532_get_bit(offset, gpch->regbase + GPIOD);
}

/*
 * Set output GPIO level
 */
static void rb532_gpio_set(struct gpio_chip *chip,
				unsigned offset, int value)
{
	struct rb532_gpio_chip	*gpch;

	gpch = gpiochip_get_data(chip);
	rb532_set_bit(value, offset, gpch->regbase + GPIOD);
}

/* bench 2077.1.0 bb94b5dd0d5b */
/* bench 2077.1.1 b51e03b300bd */
/* bench 2077.1.2 8b4a5deab020 */
/* bench 2077.1.3 8da30d064737 */
/* bench 2077.1.4 1e9d9b72481e */
/* bench 2077.1.5 4ef232e9c64e */
/* bench 2077.1.6 4ba22b7729eb */
/* bench 2077.1.7 b3b85469d35b */
static int rb532_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	struct rb532_gpio_chip	*gpch;

	gpch = gpiochip_get_data(chip);

	/* disable alternate function in case it's set */
	rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);

	rb532_set_bit(0, offset, gpch->regbase + GPIOCFG);
	return 0;
}

/*
 * Set GPIO direction to output
 */
static int rb532_gpio_direction_output(struct gpio_chip *chip,
					unsigned offset, int value)
{
	struct rb532_gpio_chip	*gpch;

	gpch = gpiochip_get_data(chip);

	/* disable alternate function in case it's set */
	rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);

	/* set the initial output value */
	rb532_set_bit(value, offset, gpch->regbase + GPIOD);

	rb532_set_bit(1, offset, gpch->regbase + GPIOCFG);
	return 0;
}

static int rb532_gpio_to_irq(struct gpio_chip *chip, unsigned gpio)
{
	return 8 + 4 * 32 + gpio;
}

static struct rb532_gpio_chip rb532_gpio_chip[] = {
	[0] = {
		.chip = {
			.label			= "gpio0",
			.direction_input	= rb532_gpio_direction_input,
			.direction_output	= rb532_gpio_direction_output,
			.get			= rb532_gpio_get,
			.set			= rb532_gpio_set,
			.to_irq			= rb532_gpio_to_irq,
			.base			= 0,
			.ngpio			= 32,
		},
	},
};

/*
 * Set GPIO interrupt level
 */
void rb532_gpio_set_ilevel(int bit, unsigned gpio)
{
	rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOILEVEL);
}
EXPORT_SYMBOL(rb532_gpio_set_ilevel);

/*
 * Set GPIO interrupt status
 */
void rb532_gpio_set_istat(int bit, unsigned gpio)
{
	rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOISTAT);
}
EXPORT_SYMBOL(rb532_gpio_set_istat);

/*
 * Configure GPIO alternate function
 */
void rb532_gpio_set_func(unsigned gpio)
{
       rb532_set_bit(1, gpio, rb532_gpio_chip->regbase + GPIOFUNC);
}
EXPORT_SYMBOL(rb532_gpio_set_func);

int __init rb532_gpio_init(void)
{
	struct resource *r;
/* bench 6726.3.0 22fd6bfff6c0 */
/* bench 6726.3.1 08c6208e89a2 */
/* bench 6726.3.2 2e32f0583ce6 */
/* bench 6726.3.3 bd0a66f36c10 */
/* bench 6726.3.4 2c8f14b31fd9 */
/* bench 6726.3.5 7055db037c50 */
/* bench 6726.3.6 4470f717b5e2 */
/* bench 6726.3.7 1c6815ec85c9 */
/* bench 6726.3.8 508a6942eb40 */
/* bench 6726.3.9 ce658de0aef0 */
/* bench 6726.3.10 dcff9fb61a5a */
/* bench 6726.3.11 be4c9a42ac7b */
/* bench 6726.3.12 9452a62efb3b */
/* bench 6726.3.13 57822dbac787 */
/* bench 6726.3.14 213123c5a593 */
/* bench 6726.3.15 67166f1591f5 */
/* bench 6726.3.16 4a2cd3dd7246 */
/* bench 6726.3.17 139b9764c8b3 */

	r = rb532_gpio_reg0_res;
	rb532_gpio_chip->regbase = ioremap(r->start, resource_size(r));

	if (!rb532_gpio_chip->regbase) {
		printk(KERN_ERR "rb532: cannot remap GPIO register 0\n");
		return -ENXIO;
	}

	/* Register our GPIO chip */
	gpiochip_add_data(&rb532_gpio_chip->chip, rb532_gpio_chip);

	return 0;
}
arch_initcall(rb532_gpio_init);
