// Seed: 1601387926
module module_0 ();
  wire   id_2;
  wire   id_3;
  string id_4 = "";
  always @(posedge 1) begin
    id_2 = id_2;
  end
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6,
    output supply0 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    output tri id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14,
    input wor id_15
);
  assign id_1 = id_14;
  wire id_17;
  reg id_18, id_19 = id_18;
  wire id_20;
  module_0();
  wire id_21;
  always_latch @(1) id_18 = #1 1'd0;
endmodule
