LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY WH4574_MUX2 IS
  PORT(SEL,A,B,CLK : IN STD_LOGIC;
        Q : OUT STD_LOGIC);
END WH4574_MUX2;

ARCHITECTURE BEHAV OF WH4574_MUX2 IS
	BEGIN
		PROCESS(CLK,SEL)
		BEGIN
			IF CLK'EVENT AND CLK='1' THEN
				IF SEL = '0' THEN
					Q <= B;
				ELSE
					Q <= A;
				END IF;
			END IF;
		END PROCESS;
END BEHAV;
