Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Feb 11 17:27:15 2021
| Host         : cash running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file PGCD_control_sets_placed.rpt
| Design       : PGCD
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           13 |
| Yes          | No                    | Yes                    |             130 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | odata_en_i_1_n_0 | RESET_IBUF       |                1 |              2 |
|  CLK_IBUF_BUFG |                  | RESET_IBUF       |                1 |              6 |
|  CLK_IBUF_BUFG | odata0           |                  |               13 |             64 |
|  CLK_IBUF_BUFG | copy_b           | RESET_IBUF       |                9 |             64 |
|  CLK_IBUF_BUFG | copy_a           | RESET_IBUF       |               13 |             64 |
+----------------+------------------+------------------+------------------+----------------+


