{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540851759391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540851759392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 15:22:39 2018 " "Processing started: Mon Oct 29 15:22:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540851759392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851759392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851759392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540851759623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540851759623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arch_mux2 " "Found design unit 1: mux2-arch_mux2" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch_ula " "Found design unit 1: ULA-arch_ula" {  } { { "ULA.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-arch_soma " "Found design unit 1: soma-arch_soma" {  } { { "soma.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/soma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775208 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775208 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1540851775209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775209 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-arch_UC " "Found design unit 1: UC-arch_UC" {  } { { "UC.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/UC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775210 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UCFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UCFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-arch_UC " "Found design unit 1: UCFD-arch_UC" {  } { { "UCFD.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/UCFD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775210 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "UCFD.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775211 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775212 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775212 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_ext-arch_mux2 " "Found design unit 1: sig_ext-arch_mux2" {  } { { "sig_ext.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/sig_ext.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775213 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_ext " "Found entity 1: sig_ext" {  } { { "sig_ext.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/sig_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_de_dados-arch_UC " "Found design unit 1: fluxo_de_dados-arch_UC" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775213 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_de_dados " "Found entity 1: fluxo_de_dados" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_reg-comportamento " "Found design unit 1: banco_reg-comportamento" {  } { { "banco_reg.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/banco_reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775214 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_reg " "Found entity 1: banco_reg" {  } { { "banco_reg.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/banco_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch_UC " "Found design unit 1: top_level-arch_UC" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775215 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851775215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851775215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540851775301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"UCFD:UCFD\"" {  } { { "top_level.vhd" "UCFD" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_de_dados fluxo_de_dados:FD " "Elaborating entity \"fluxo_de_dados\" for hierarchy \"fluxo_de_dados:FD\"" {  } { { "top_level.vhd" "FD" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_CARRYOUT_SOMA_PC fluxo_de_dados.vhd(36) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(36): object \"saida_CARRYOUT_SOMA_PC\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540851775321 "|top_level|fluxo_de_dados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_COUT_ULA fluxo_de_dados.vhd(46) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(46): object \"saida_COUT_ULA\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540851775322 "|top_level|fluxo_de_dados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_OVERFLOW_ULA fluxo_de_dados.vhd(47) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(47): object \"saida_OVERFLOW_ULA\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540851775322 "|top_level|fluxo_de_dados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_CARRYOUT_SOMA_PC_IMM fluxo_de_dados.vhd(51) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(51): object \"saida_CARRYOUT_SOMA_PC_IMM\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540851775322 "|top_level|fluxo_de_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador fluxo_de_dados:FD\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"fluxo_de_dados:FD\|registrador:PC\"" {  } { { "fluxo_de_dados.vhd" "PC" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom fluxo_de_dados:FD\|rom:MEM_INST " "Elaborating entity \"rom\" for hierarchy \"fluxo_de_dados:FD\|rom:MEM_INST\"" {  } { { "fluxo_de_dados.vhd" "MEM_INST" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775364 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content rom.vhd(30) " "VHDL Signal Declaration warning at rom.vhd(30): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540851775365 "|rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma fluxo_de_dados:FD\|soma:SOMA_PC " "Elaborating entity \"soma\" for hierarchy \"fluxo_de_dados:FD\|soma:SOMA_PC\"" {  } { { "fluxo_de_dados.vhd" "SOMA_PC" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fluxo_de_dados:FD\|mux2:MUX_JUMP " "Elaborating entity \"mux2\" for hierarchy \"fluxo_de_dados:FD\|mux2:MUX_JUMP\"" {  } { { "fluxo_de_dados.vhd" "MUX_JUMP" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2.vhd(27) " "VHDL Process Statement warning at mux2.vhd(27): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775368 "|top_level|fluxo_de_dados:FD|mux2:MUX_JUMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2.vhd(28) " "VHDL Process Statement warning at mux2.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775368 "|top_level|fluxo_de_dados:FD|mux2:MUX_JUMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fluxo_de_dados:FD\|mux2:MUX_RT_RD " "Elaborating entity \"mux2\" for hierarchy \"fluxo_de_dados:FD\|mux2:MUX_RT_RD\"" {  } { { "fluxo_de_dados.vhd" "MUX_RT_RD" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775368 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2.vhd(27) " "VHDL Process Statement warning at mux2.vhd(27): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775369 "|top_level|fluxo_de_dados:FD|mux2:MUX_RT_RD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2.vhd(28) " "VHDL Process Statement warning at mux2.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux2.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775369 "|top_level|fluxo_de_dados:FD|mux2:MUX_RT_RD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_ext fluxo_de_dados:FD\|sig_ext:SIG_EXT " "Elaborating entity \"sig_ext\" for hierarchy \"fluxo_de_dados:FD\|sig_ext:SIG_EXT\"" {  } { { "fluxo_de_dados.vhd" "SIG_EXT" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg fluxo_de_dados:FD\|banco_reg:BANCO_REG " "Elaborating entity \"banco_reg\" for hierarchy \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\"" {  } { { "fluxo_de_dados.vhd" "BANCO_REG" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC fluxo_de_dados:FD\|UC:UC_ULA " "Elaborating entity \"UC\" for hierarchy \"fluxo_de_dados:FD\|UC:UC_ULA\"" {  } { { "fluxo_de_dados.vhd" "UC_ULA" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxo_de_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxo_de_dados:FD\|ULA:ULA\"" {  } { { "fluxo_de_dados.vhd" "ULA" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775505 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CIn_Aux ULA.vhd(35) " "VHDL Signal Declaration warning at ULA.vhd(35): used explicit default value for signal \"CIn_Aux\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540851775506 "|top_level|fluxo_de_dados:FD|ULA:ULA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero ULA.vhd(35) " "VHDL Signal Declaration warning at ULA.vhd(35): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540851775506 "|top_level|fluxo_de_dados:FD|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux fluxo_de_dados:FD\|ULA:ULA\|mux:MUX " "Elaborating entity \"mux\" for hierarchy \"fluxo_de_dados:FD\|ULA:ULA\|mux:MUX\"" {  } { { "ULA.vhd" "MUX" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/ULA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux.vhd(26) " "VHDL Process Statement warning at mux.vhd(26): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775509 "|top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux.vhd(27) " "VHDL Process Statement warning at mux.vhd(27): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775509 "|top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux.vhd(28) " "VHDL Process Statement warning at mux.vhd(28): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775509 "|top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux.vhd(29) " "VHDL Process Statement warning at mux.vhd(29): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540851775509 "|top_level|fluxo_de_dados:FD|ULA:ULA|mux:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram fluxo_de_dados:FD\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"fluxo_de_dados:FD\|ram:RAM\"" {  } { { "fluxo_de_dados.vhd" "RAM" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851775510 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_0 " "Inferred RAM node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540851776441 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_1 " "Inferred RAM node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540851776443 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fluxo_de_dados:FD\|ram:RAM\|ram_block_rtl_0 " "Inferred dual-clock RAM node \"fluxo_de_dados:FD\|ram:RAM\|ram_block_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540851776445 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_de_dados:FD\|rom:MEM_INST\|content " "RAM logic \"fluxo_de_dados:FD\|rom:MEM_INST\|content\" is uninferred due to asynchronous read logic" {  } { { "rom.vhd" "content" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/rom.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1540851776445 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1540851776445 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxo_de_dados:FD\|ram:RAM\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxo_de_dados:FD\|ram:RAM\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ram_t.mif " "Parameter INIT_FILE set to ram_t.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540851776531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540851776531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540851776531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851776611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540851776612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shg1 " "Found entity 1: altsyncram_shg1" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851776672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851776672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851776684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776684 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540851776684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851776738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851776738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxo_de_dados:FD\|ram:RAM\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"fluxo_de_dados:FD\|ram:RAM\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851776748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxo_de_dados:FD\|ram:RAM\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"fluxo_de_dados:FD\|ram:RAM\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ram_t.mif " "Parameter \"INIT_FILE\" = \"ram_t.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540851776748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540851776748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76f1 " "Found entity 1: altsyncram_76f1" {  } { { "db/altsyncram_76f1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_76f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540851776808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851776808 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a0 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a1 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a2 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a3 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a4 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a5 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a6 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a7 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a8 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a9 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a10 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a11 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a12 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a13 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a14 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a15 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a16 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a17 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a18 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a19 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a20 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a21 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a22 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a23 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a24 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a25 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a26 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a27 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a28 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a29 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a30 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a31 " "Synthesized away node \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_0\|altsyncram_shg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_shg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_shg1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540851777113 "|top_level|fluxo_de_dados:FD|banco_reg:BANCO_REG|altsyncram:registrador_rtl_0|altsyncram_shg1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1540851777113 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1540851777113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op\[2\] GND " "Pin \"op\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|op[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[3\] GND " "Pin \"op\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|op[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[4\] GND " "Pin \"op\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|op[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_op\[0\] GND " "Pin \"ula_op\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|ula_op[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hab_esc_mem GND " "Pin \"hab_esc_mem\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|hab_esc_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "beq GND " "Pin \"beq\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|beq"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel_mux_jump GND " "Pin \"sel_mux_jump\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|sel_mux_jump"} { "Warning" "WMLS_MLS_STUCK_PIN" "hab_esc_reg VCC " "Pin \"hab_esc_reg\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|hab_esc_reg"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[1\] GND " "Pin \"saidaROM\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[3\] GND " "Pin \"saidaROM\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[4\] GND " "Pin \"saidaROM\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[5\] GND " "Pin \"saidaROM\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[6\] GND " "Pin \"saidaROM\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[7\] GND " "Pin \"saidaROM\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[8\] GND " "Pin \"saidaROM\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[9\] GND " "Pin \"saidaROM\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[10\] GND " "Pin \"saidaROM\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[11\] GND " "Pin \"saidaROM\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[12\] GND " "Pin \"saidaROM\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[13\] GND " "Pin \"saidaROM\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[14\] GND " "Pin \"saidaROM\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[15\] GND " "Pin \"saidaROM\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[18\] GND " "Pin \"saidaROM\[18\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[19\] GND " "Pin \"saidaROM\[19\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[20\] GND " "Pin \"saidaROM\[20\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[21\] GND " "Pin \"saidaROM\[21\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[22\] GND " "Pin \"saidaROM\[22\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[23\] GND " "Pin \"saidaROM\[23\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[24\] GND " "Pin \"saidaROM\[24\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[25\] GND " "Pin \"saidaROM\[25\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[28\] GND " "Pin \"saidaROM\[28\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[29\] GND " "Pin \"saidaROM\[29\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaROM\[30\] GND " "Pin \"saidaROM\[30\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540851777400 "|top_level|saidaROM[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540851777400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540851777547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540851778135 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1\|altsyncram_esg1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"fluxo_de_dados:FD\|banco_reg:BANCO_REG\|altsyncram:registrador_rtl_1\|altsyncram_esg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/db/altsyncram_esg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/gmore/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxo_de_dados.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/fluxo_de_dados.vhd" 81 0 0 } } { "top_level.vhd" "" { Text "/home/gmore/Desktop/ComputerDesign2018.2/MIPS/top_level.vhd" 58 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851778142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540851778333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540851778333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "528 " "Implemented 528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540851778440 ""} { "Info" "ICUT_CUT_TM_OPINS" "208 " "Implemented 208 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540851778440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540851778440 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540851778440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540851778440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540851778454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 15:22:58 2018 " "Processing ended: Mon Oct 29 15:22:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540851778454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540851778454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540851778454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540851778454 ""}
