0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx/project/ShiftRegisterLeft4/ShiftRegisterLeft4.srcs/sim_1/new/SRL4_tb.vhd,1590091935,vhdl,,,,srl4_tb,,,,,,,,
C:/Xilinx/project/ShiftRegisterLeft4/ShiftRegisterLeft4.srcs/sources_1/new/SRL4.vhd,1590091701,vhdl,,,,srl4,,,,,,,,
