Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /codeDrive/Repo/vivado/pkg/vivado/opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto acc4f1d0d16b4f6ba36771fb69b020d3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot LAB1B_behav xil_defaultlib.LAB1B -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1460] top level unit is instantiated, use VHDL_COPY_TOP_BEFORE_STATIC_ELAB compile flag [/codeDrive/ECE238/LAB1B/LAB1B.srcs/sim_1/new/bench.vhd:45]
WARNING: [VRFC 10-1460] top level unit is instantiated, use VHDL_COPY_TOP_BEFORE_STATIC_ELAB compile flag [/codeDrive/ECE238/LAB1B/LAB1B.srcs/sim_1/new/bench.vhd:45]
ERROR: [VRFC 10-3429] illegal recursive instantiation of 'lab1b_default(bench)' [/codeDrive/ECE238/LAB1B/LAB1B.srcs/sim_1/new/bench.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
