

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4'
================================================================
* Date:           Fri Nov  8 22:16:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2317|     2317|  23.170 us|  23.170 us|  2317|  2317|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_3_VITIS_LOOP_41_4  |     2315|     2315|        13|          1|          1|  2304|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     592|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     256|     614|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     513|    -|
|Register         |        -|     -|     348|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     604|    1847|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U32   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U33   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U34   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U35   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U36   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U37   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |sparsemux_7_2_8_1_1_U21  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U22  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U23  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U24  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U25  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U26  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U27  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U28  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U29  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U38  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U39  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U40  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U41  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U42  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U43  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U44  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |sparsemux_7_2_8_1_1_U45  |sparsemux_7_2_8_1_1  |        0|   0|    0|  14|    0|
    |urem_6ns_3ns_2_10_1_U30  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    |urem_6ns_3ns_2_10_1_U31  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   0|  256| 614|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_6ns_6ns_12_4_1_U46  |mac_muladd_6ns_6ns_6ns_12_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln4042_fu_969_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln40_1_fu_1092_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln40_2_fu_963_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln40_fu_937_p2        |         +|   0|  0|  19|          12|           1|
    |add_ln41_1_fu_1120_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln41_fu_997_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln45_10_fu_1340_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln45_11_fu_1359_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln45_1_fu_1086_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_2_fu_1157_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_3_fu_1163_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_4_fu_1206_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_5_fu_1225_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_6_fu_1267_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_7_fu_1286_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_8_fu_1315_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_9_fu_1321_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln45_fu_1635_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln46_1_fu_1657_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln46_fu_1592_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln49_fu_1725_p2       |         +|   0|  0|  18|          11|          11|
    |magnitude_fu_1731_p2      |         +|   0|  0|  19|          12|          12|
    |px_fu_1647_p2             |         +|   0|  0|  17|          11|          11|
    |py_fu_1663_p2             |         +|   0|  0|  17|          11|          11|
    |px_2_fu_1641_p2           |         -|   0|  0|  17|          11|          11|
    |sub_ln45_fu_1541_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln46_fu_1602_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln49_1_fu_1707_p2     |         -|   0|  0|  18|           1|          11|
    |sub_ln49_fu_1681_p2       |         -|   0|  0|  18|           1|          11|
    |tmp2_fu_1523_p2           |         -|   0|  0|  16|           9|           9|
    |tmp_fu_1574_p2            |         -|   0|  0|  16|           9|           9|
    |icmp_ln40_fu_931_p2       |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln41_fu_949_p2       |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln51_fu_1755_p2      |      icmp|   0|  0|  12|           4|           1|
    |grp_fu_991_p0             |    select|   0|  0|   6|           1|           6|
    |output_r_d0               |    select|   0|  0|   8|           1|           2|
    |select_ln40_1_fu_975_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln40_fu_955_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln49_1_fu_1713_p3  |    select|   0|  0|  10|           1|          11|
    |select_ln49_fu_1687_p3    |    select|   0|  0|  10|           1|          11|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 592|         296|         311|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_x_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_y_load                |   9|          2|    6|         12|
    |frame_1_address0                       |  49|          9|    9|         81|
    |frame_2_address0                       |  49|          9|    9|         81|
    |frame_3_address0                       |  49|          9|    9|         81|
    |frame_4_address0                       |  49|          9|    9|         81|
    |frame_5_address0                       |  49|          9|    9|         81|
    |frame_6_address0                       |  49|          9|    9|         81|
    |frame_7_address0                       |  49|          9|    9|         81|
    |frame_8_address0                       |  49|          9|    9|         81|
    |frame_address0                         |  49|          9|    9|         81|
    |indvar_flatten6_fu_104                 |   9|          2|   12|         24|
    |x_fu_96                                |   9|          2|    6|         12|
    |y_fu_100                               |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 513|         97|  131|        829|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln41_reg_1818                   |   6|   0|    6|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |indvar_flatten6_fu_104              |  12|   0|   12|          0|
    |select_ln40_2_reg_1810              |   6|   0|    6|          0|
    |select_ln40_reg_1802                |   6|   0|    6|          0|
    |tmp_42_reg_1823                     |   5|   0|    5|          0|
    |tmp_45_reg_2224                     |   4|   0|    4|          0|
    |trunc_ln40_reg_1834                 |   2|   0|    2|          0|
    |trunc_ln40_reg_1834_pp0_iter10_reg  |   2|   0|    2|          0|
    |trunc_ln41_reg_1846                 |   2|   0|    2|          0|
    |trunc_ln41_reg_1846_pp0_iter10_reg  |   2|   0|    2|          0|
    |trunc_ln51_reg_2229                 |   8|   0|    8|          0|
    |x_fu_96                             |   6|   0|    6|          0|
    |y_fu_100                            |   6|   0|    6|          0|
    |add_ln41_reg_1818                   |  64|  32|    6|          0|
    |select_ln40_2_reg_1810              |  64|  32|    6|          0|
    |select_ln40_reg_1802                |  64|  32|    6|          0|
    |tmp_42_reg_1823                     |  64|  32|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 348| 128|  115|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4|  return value|
|output_r_address0  |  out|   12|   ap_memory|                                            output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                            output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                            output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|                                            output_r|         array|
|frame_address0     |  out|    9|   ap_memory|                                               frame|         array|
|frame_ce0          |  out|    1|   ap_memory|                                               frame|         array|
|frame_q0           |   in|    8|   ap_memory|                                               frame|         array|
|frame_1_address0   |  out|    9|   ap_memory|                                             frame_1|         array|
|frame_1_ce0        |  out|    1|   ap_memory|                                             frame_1|         array|
|frame_1_q0         |   in|    8|   ap_memory|                                             frame_1|         array|
|frame_2_address0   |  out|    9|   ap_memory|                                             frame_2|         array|
|frame_2_ce0        |  out|    1|   ap_memory|                                             frame_2|         array|
|frame_2_q0         |   in|    8|   ap_memory|                                             frame_2|         array|
|frame_3_address0   |  out|    9|   ap_memory|                                             frame_3|         array|
|frame_3_ce0        |  out|    1|   ap_memory|                                             frame_3|         array|
|frame_3_q0         |   in|    8|   ap_memory|                                             frame_3|         array|
|frame_4_address0   |  out|    9|   ap_memory|                                             frame_4|         array|
|frame_4_ce0        |  out|    1|   ap_memory|                                             frame_4|         array|
|frame_4_q0         |   in|    8|   ap_memory|                                             frame_4|         array|
|frame_5_address0   |  out|    9|   ap_memory|                                             frame_5|         array|
|frame_5_ce0        |  out|    1|   ap_memory|                                             frame_5|         array|
|frame_5_q0         |   in|    8|   ap_memory|                                             frame_5|         array|
|frame_6_address0   |  out|    9|   ap_memory|                                             frame_6|         array|
|frame_6_ce0        |  out|    1|   ap_memory|                                             frame_6|         array|
|frame_6_q0         |   in|    8|   ap_memory|                                             frame_6|         array|
|frame_7_address0   |  out|    9|   ap_memory|                                             frame_7|         array|
|frame_7_ce0        |  out|    1|   ap_memory|                                             frame_7|         array|
|frame_7_q0         |   in|    8|   ap_memory|                                             frame_7|         array|
|frame_8_address0   |  out|    9|   ap_memory|                                             frame_8|         array|
|frame_8_ce0        |  out|    1|   ap_memory|                                             frame_8|         array|
|frame_8_q0         |   in|    8|   ap_memory|                                             frame_8|         array|
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+

