
*** Running vivado
    with args -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vpl.tcl -notrace
INFO: Dispatch client connection id - 37909
WARNING: failed to connect to dispatch server - client already initialized
[10:02:04] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.902 ; gain = 0.000 ; free physical = 24916 ; free virtual = 37343
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
import_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2400.902 ; gain = 0.000 ; free physical = 24832 ; free virtual = 37308
INFO: Project created:prj
[10:02:34] Run vpl: Step create_project: Completed
[10:02:34] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] setting ip_repo_paths: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0 /opt/Xilinx/Vitis/2020.2/data/cache/xilinx .local/hw_platform/ipcache /opt/Xilinx/Vitis/2020.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files zedboard_base.bd]
Reading block design file </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_lpd
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axifull
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Successfully read diagram <zedboard_base> from block design file </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated zedboard_base_axi_interconnect_lpd_0 to use current project options
INFO: [IP_Flow 19-3420] Updated zedboard_base_interconnect_axifull_0 to use current project options
INFO: [IP_Flow 19-3420] Updated zedboard_base_interconnect_axilite_0 to use current project options
Wrote  : </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd> 
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'axi_intc_0_intr_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd> 
[10:02:43] Run vpl: Step create_bd: Completed
[10:02:43] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
Slave segment '/ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/compute_matrices_1/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/compute_matrices_1/s_axi_control/Reg' is being assigned into address space '/ps7/Data' at <0x4000_0000 [ 64K ]>.
--- DPA: Pin: /compute_matrices_1/m_axi_gmem, Monitors: 1, Addr segs: /compute_matrices_1/Data_m_axi_gmem/SEG_ps7_HP0_DDR_LOWOCM
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA:   /compute_matrices_1    TYPE stall DETAIL all CLK_SRC /compute_matrices_1/ap_clk RST_SRC /compute_matrices_1/ap_rst_n PRINTABLE_KEY {[get_bd_cells compute_matrices_1]} INS_MODE user
--- DPA:   /compute_matrices_1/m_axi_gmem    TYPE data DETAIL all CLK_SRC /compute_matrices_1/ap_clk RST_SRC /compute_matrices_1/ap_rst_n MEMORY DDR PRINTABLE_KEY {[get_bd_intf_pins compute_matrices_1/M_AXI_GMEM]} INS_MODE user
--- DPA: -----------------------------------------------------------
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Getting SoC settings...
--- DPA: monitorClock = /compute_matrices_1/ap_clk, monitorReset = /compute_matrices_1/ap_rst_n
--- DPA: -----------------------------------------------------------
--- DPA: Automation Options:
--- DPA:   AIE_TRACE    PACKET_RATE 0 CLK_SELECT default PROFILE_STREAMS 0 MEM_SPACE NOC MEM_INDEX 0
--- DPA:   SETTINGS    HW_EMU false IS_EMBEDDED true
--- DPA:   AXILITE    MASTER /interconnect_axilite/M02_AXI CLK_SRC /compute_matrices_1/ap_clk RST_SRC /compute_matrices_1/ap_rst_n
--- DPA:   TRACE_OFFLOAD    DEPTH 8192 MEM_SPACE FIFO MEM_INDEX 0 MASTER /interconnect_axilite/M03_AXI CLK_SRC /compute_matrices_1/ap_clk RST_SRC /compute_matrices_1/ap_rst_n SLR SLR0 DEDICATED 1
--- DPA: -----------------------------------------------------------
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - Add trace infrastructure...
--- DPA: Setting address to 0x41810000 for dpa_fifo/S_AXI_FULL
--- DPA: FIFO C_AXI4_BASEADDR = 0x41810000
--- DPA: FIFO C_AXI4_HIGHADDR = 0x41811FFF
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
Wrote  : </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd> 
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2465.082 ; gain = 0.000 ; free physical = 24489 ; free virtual = 37010
INFO: Writing /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
INFO: [OCL_UTIL] internal step: writing address_map.xml
[10:02:50] Run vpl: Step update_bd: Completed
[10:02:50] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files zedboard_base.bd]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_AXIS_TID_WIDTH' from '4' to '1' has been ignored for IP 'System_DPA/dpa_fifo'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /System_DPA/dpa_mon1/MON_M_AXI(1) and /compute_matrices_1/m_axi_gmem(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /System_DPA/dpa_mon1/MON_M_AXI(1) and /compute_matrices_1/m_axi_gmem(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /System_DPA/dpa_mon1/MON_M_AXI(1) and /compute_matrices_1/m_axi_gmem(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /System_DPA/dpa_mon1/MON_M_AXI(1) and /compute_matrices_1/m_axi_gmem(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /System_DPA/dpa_mon1/MON_M_AXI(1) and /compute_matrices_1/m_axi_gmem(0)
WARNING: [BD 41-927] Following properties on pin /compute_matrices_1/ap_clk have been updated from connected ip, but BD cell '/compute_matrices_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </compute_matrices_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /System_DPA/dpa_hub/mon_clk have been updated from connected ip, but BD cell '/System_DPA/dpa_hub' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </System_DPA/dpa_hub> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /System_DPA/dpa_hub/trace_clk have been updated from connected ip, but BD cell '/System_DPA/dpa_hub' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </System_DPA/dpa_hub> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /System_DPA/dpa_mon0/mon_clk have been updated from connected ip, but BD cell '/System_DPA/dpa_mon0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </System_DPA/dpa_mon0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /System_DPA/dpa_mon0/trace_clk have been updated from connected ip, but BD cell '/System_DPA/dpa_mon0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </System_DPA/dpa_mon0> to completely resolve these warnings.
Wrote  : </home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zedboard_base/zedboard_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_interconnect_lpd/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_interconnect_lpd/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_lpd/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_lpd/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_interconnect_lpd/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_interconnect_lpd/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_lpd/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_lpd/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_lpd/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_lpd/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/sim/zedboard_base.v
VHDL Output written to : /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hdl/zedboard_base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_lpd/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block compute_matrices_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_cdc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_hub .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_mon1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_reg_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_reg_slice2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_lpd/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_lpd/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_lpd/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_lpd/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axilite/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice .
Exporting to file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hw_handoff/zedboard_base.hwh
Generated Block Design Tcl file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hw_handoff/zedboard_base_bd.tcl
Generated Hardware Definition File /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2465.082 ; gain = 0.000 ; free physical = 24196 ; free virtual = 36786
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files zedboard_base.bd]]
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_axi_intc_0_intr_1_interrupt_concat_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_axi_interconnect_lpd_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_dpa_ctrl_interconnect_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_interconnect_axifull_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_interconnect_axilite_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: zedboard_base_irq_const_tieoff_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_axi_vip_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_axi_vip_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_compute_matrices_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_cdc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_converter_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_hub_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_ps7_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_3
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_clk_wiz_0_0, cache-ID = 73506b6af6736488.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_auto_pc_1, cache-ID = 1b0a39e337564614.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_proc_sys_reset_0_0, cache-ID = 04646a54504c14db.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_axi_vip_0_0, cache-ID = 4241249bf983aca5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_ps7_0, cache-ID = 16802d995eb76a2f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_auto_us_1, cache-ID = 0c5f3a729652ce80.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_proc_sys_reset_1_0, cache-ID = b527fa2badfee585.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zedboard_base_axi_vip_1_0, cache-ID = 4241249bf983aca5.
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.hdf
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/zedboard_base_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/zedboard_base_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/output/zedboard_base_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/output/zedboard_base_ooc_copy.xdc
[10:03:38] Run vpl: Step generate_target: Completed
[10:03:38] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_compute_matrices_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_cdc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_converter_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_hub_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_3
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2807.250 ; gain = 264.129 ; free physical = 24092 ; free virtual = 36712
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[10:03:56] Run vpl: Step config_hw_runs: Completed
[10:03:56] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 2  
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_cdc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_converter_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_hub_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_mon1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_dpa_reg_slice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m01_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m02_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_m03_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s00_regslice_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zedboard_base_xbar_3
[Tue May 28 10:04:03 2024] Launched zedboard_base_axi_intc_0_0_synth_1, zedboard_base_s01_regslice_0_synth_1, zedboard_base_compute_matrices_1_0_synth_1, zedboard_base_xbar_1_synth_1, zedboard_base_xbar_0_synth_1, zedboard_base_xbar_3_synth_1, zedboard_base_dpa_converter_0_synth_1, zedboard_base_dpa_cdc_0_synth_1, zedboard_base_dpa_hub_0_synth_1, zedboard_base_dpa_fifo_0_synth_1, zedboard_base_dpa_mon0_0_synth_1, zedboard_base_dpa_mon1_0_synth_1, zedboard_base_dpa_reg_slice_0_synth_1, zedboard_base_dpa_reg_slice2_0_synth_1, zedboard_base_auto_pc_4_synth_1, zedboard_base_auto_pc_2_synth_1, zedboard_base_m01_regslice_2_synth_1, zedboard_base_auto_pc_3_synth_1, zedboard_base_m02_regslice_2_synth_1, zedboard_base_m03_regslice_2_synth_1, zedboard_base_s00_regslice_3_synth_1, zedboard_base_auto_pc_5_synth_1, zedboard_base_m00_regslice_0_synth_1, zedboard_base_m01_regslice_3_synth_1, zedboard_base_m02_regslice_3_synth_1, zedboard_base_m03_regslice_3_synth_1, zedboard_base_s00_regslice_2_synth_1, zedboard_base_auto_pc_0_synth_1, zedboard_base_auto_us_df_0_synth_1, zedboard_base_auto_us_0_synth_1...
Run output will be captured here:
zedboard_base_axi_intc_0_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_axi_intc_0_0_synth_1/runme.log
zedboard_base_s01_regslice_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s01_regslice_0_synth_1/runme.log
zedboard_base_compute_matrices_1_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_compute_matrices_1_0_synth_1/runme.log
zedboard_base_xbar_1_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_1_synth_1/runme.log
zedboard_base_xbar_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_0_synth_1/runme.log
zedboard_base_xbar_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_3_synth_1/runme.log
zedboard_base_dpa_converter_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_converter_0_synth_1/runme.log
zedboard_base_dpa_cdc_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_cdc_0_synth_1/runme.log
zedboard_base_dpa_hub_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_hub_0_synth_1/runme.log
zedboard_base_dpa_fifo_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_fifo_0_synth_1/runme.log
zedboard_base_dpa_mon0_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_mon0_0_synth_1/runme.log
zedboard_base_dpa_mon1_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_mon1_0_synth_1/runme.log
zedboard_base_dpa_reg_slice_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_reg_slice_0_synth_1/runme.log
zedboard_base_dpa_reg_slice2_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_reg_slice2_0_synth_1/runme.log
zedboard_base_auto_pc_4_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_4_synth_1/runme.log
zedboard_base_auto_pc_2_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_2_synth_1/runme.log
zedboard_base_m01_regslice_2_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m01_regslice_2_synth_1/runme.log
zedboard_base_auto_pc_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_3_synth_1/runme.log
zedboard_base_m02_regslice_2_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m02_regslice_2_synth_1/runme.log
zedboard_base_m03_regslice_2_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m03_regslice_2_synth_1/runme.log
zedboard_base_s00_regslice_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s00_regslice_3_synth_1/runme.log
zedboard_base_auto_pc_5_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_5_synth_1/runme.log
zedboard_base_m00_regslice_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m00_regslice_0_synth_1/runme.log
zedboard_base_m01_regslice_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m01_regslice_3_synth_1/runme.log
zedboard_base_m02_regslice_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m02_regslice_3_synth_1/runme.log
zedboard_base_m03_regslice_3_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m03_regslice_3_synth_1/runme.log
zedboard_base_s00_regslice_2_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s00_regslice_2_synth_1/runme.log
zedboard_base_auto_pc_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_0_synth_1/runme.log
zedboard_base_auto_us_df_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_us_df_0_synth_1/runme.log
zedboard_base_auto_us_0_synth_1: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_us_0_synth_1/runme.log
[Tue May 28 10:04:03 2024] Launched synth_1...
Run output will be captured here: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.250 ; gain = 0.000 ; free physical = 24097 ; free virtual = 36716
[Tue May 28 10:04:03 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zedboard_base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zedboard_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37909
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2396.246 ; gain = 0.000 ; free physical = 23238 ; free virtual = 36066
Command: synth_design -top zedboard_base_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11941
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.508 ; gain = 0.000 ; free physical = 21831 ; free virtual = 34659
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_wrapper' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hdl/zedboard_base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5828]
INFO: [Synth 8-6157] synthesizing module 'System_DPA_imp_6IUFM5' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_cdc_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_cdc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_cdc_0' (1#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_cdc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_converter_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_converter_0' (2#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_converter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_ctrl_interconnect_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7889]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1J4XQYC' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1372]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m00_regslice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m00_regslice_0' (3#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zedboard_base_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zedboard_base_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'zedboard_base_m00_regslice_0' has 40 connections declared, but only 38 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1J4XQYC' (4#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1372]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Q0LSO0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2351]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m01_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m01_regslice_3' (5#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Q0LSO0' (6#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2351]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BYT0F1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2561]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m02_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m02_regslice_3' (7#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BYT0F1' (8#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2561]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1CX94EH' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3181]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m03_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m03_regslice_3' (9#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1CX94EH' (10#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3181]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OBXDQJ' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4463]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_5' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_5' (11#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s00_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s00_regslice_3' (12#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OBXDQJ' (13#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4463]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_3' (14#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_ctrl_interconnect_0' (15#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7889]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_fifo_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_fifo_0' (16#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'zedboard_base_dpa_fifo_0' is unconnected for instance 'dpa_fifo' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'zedboard_base_dpa_fifo_0' is unconnected for instance 'dpa_fifo' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
WARNING: [Synth 8-7023] instance 'dpa_fifo' of module 'zedboard_base_dpa_fifo_0' has 41 connections declared, but only 39 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_hub_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_hub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_hub_0' (17#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_hub_0_stub.v:6]
WARNING: [Synth 8-7071] port 'trace_rst' of module 'zedboard_base_dpa_hub_0' is unconnected for instance 'dpa_hub' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:794]
WARNING: [Synth 8-7023] instance 'dpa_hub' of module 'zedboard_base_dpa_hub_0' has 45 connections declared, but only 44 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:794]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_mon0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_mon0_0' (18#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_mon1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_mon1_0' (19#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_reg_slice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_reg_slice_0' (20#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_reg_slice2_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_reg_slice2_0' (21#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_dpa_reg_slice2_0' is unconnected for instance 'dpa_reg_slice2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'zedboard_base_dpa_reg_slice2_0' is unconnected for instance 'dpa_reg_slice2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
WARNING: [Synth 8-7023] instance 'dpa_reg_slice2' of module 'zedboard_base_dpa_reg_slice2_0' has 38 connections declared, but only 36 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'System_DPA_imp_6IUFM5' (22#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_intc_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_intc_0_0' (23#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_intc_0_intr_1_interrupt_concat_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0/synth/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (24#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_intc_0_intr_1_interrupt_concat_0' (25#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0/synth/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_interconnect_lpd_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7022]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MAGE1E' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1572]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_0' (26#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MAGE1E' (27#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1572]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1L3WTPP' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4103]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_0' (28#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_us_0' is unconnected for instance 'auto_us' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_us_0' is unconnected for instance 'auto_us' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'zedboard_base_auto_us_0' has 72 connections declared, but only 70 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1L3WTPP' (29#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4103]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_O1BHRT' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5355]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_df_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_df_0' (30#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'zedboard_base_auto_us_df_0' has 72 connections declared, but only 70 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s01_regslice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s01_regslice_0' (31#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_O1BHRT' (32#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5355]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_0' (33#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'zedboard_base_xbar_0' is unconnected for instance 'xbar' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'zedboard_base_xbar_0' is unconnected for instance 'xbar' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
WARNING: [Synth 8-7023] instance 'xbar' of module 'zedboard_base_xbar_0' has 78 connections declared, but only 76 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_interconnect_lpd_0' (34#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7022]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_vip_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_vip_0_0' (35#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_vip_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_vip_1_0' (36#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_clk_wiz_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_clk_wiz_0_0' (37#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_compute_matrices_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_compute_matrices_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_compute_matrices_1_0' (38#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_compute_matrices_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_interconnect_axifull_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:8743]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1Z1BNT' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4893]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_1' (39#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_1' (40#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1Z1BNT' (41#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4893]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_interconnect_axifull_0' (42#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:8743]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_interconnect_axilite_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:9113]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_17TAISI' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_2' (43#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zedboard_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zedboard_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zedboard_base_auto_pc_2' has 60 connections declared, but only 58 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_17TAISI' (44#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1U08DY' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1977]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_3' (45#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m01_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m01_regslice_2' (46#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1U08DY' (47#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1977]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_V7OBWR' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2771]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m02_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m02_regslice_2' (48#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_V7OBWR' (49#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2771]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1T7VJJ3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3391]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m03_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m03_regslice_2' (50#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1T7VJJ3' (51#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3391]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_104E3TP' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3591]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_4' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_4' (52#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_pc_4' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_pc_4' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zedboard_base_auto_pc_4' has 79 connections declared, but only 77 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s00_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s00_regslice_2' (53#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_104E3TP' (54#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3591]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_1' (55#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (96) of port connection 'm_axi_awaddr' does not match port width (128) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10203]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awburst' does not match port width (8) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10204]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awcache' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10205]
WARNING: [Synth 8-689] width (36) of port connection 'm_axi_awid' does not match port width (48) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10206]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_awlen' does not match port width (32) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10207]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awlock' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10208]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10209]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awqos' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10210]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10212]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awsize' does not match port width (12) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10213]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awvalid' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10214]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_bready' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10216]
WARNING: [Synth 8-689] width (96) of port connection 'm_axi_wdata' does not match port width (128) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10225]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_wlast' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10226]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10228]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_wvalid' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10229]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_interconnect_axilite_0' (56#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:9113]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_irq_const_tieoff_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_irq_const_tieoff_0/synth/zedboard_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (57#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_irq_const_tieoff_0' (58#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_irq_const_tieoff_0/synth/zedboard_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_proc_sys_reset_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_proc_sys_reset_0_0' (59#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'zedboard_base_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_proc_sys_reset_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_proc_sys_reset_1_0' (60#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'zedboard_base_proc_sys_reset_1_0' has 10 connections declared, but only 5 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_ps7_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_ps7_0' (61#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7023] instance 'ps7' of module 'zedboard_base_ps7_0' has 159 connections declared, but only 144 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base' (62#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5828]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_wrapper' (63#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hdl/zedboard_base_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2423.461 ; gain = 22.953 ; free physical = 22543 ; free virtual = 35371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.273 ; gain = 40.766 ; free physical = 22548 ; free virtual = 35377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.273 ; gain = 40.766 ; free physical = 22548 ; free virtual = 35377
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2441.273 ; gain = 0.000 ; free physical = 22537 ; free virtual = 35366
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_in_context.xdc] for cell 'zedboard_base_i/axi_intc_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_in_context.xdc] for cell 'zedboard_base_i/axi_intc_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_in_context.xdc] for cell 'zedboard_base_i/clk_wiz_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_in_context.xdc] for cell 'zedboard_base_i/clk_wiz_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc] for cell 'zedboard_base_i/ps7'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc] for cell 'zedboard_base_i/ps7'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0/zedboard_base_xbar_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0/zedboard_base_xbar_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1/zedboard_base_xbar_1_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1/zedboard_base_xbar_1_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0_in_context.xdc] for cell 'zedboard_base_i/compute_matrices_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0_in_context.xdc] for cell 'zedboard_base_i/compute_matrices_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_cdc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_cdc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_converter'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_converter'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_3/zedboard_base_xbar_3/zedboard_base_xbar_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_3/zedboard_base_xbar_3/zedboard_base_xbar_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_fifo'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_fifo'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_hub'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_hub'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.148 ; gain = 0.000 ; free physical = 22436 ; free virtual = 35267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2453.148 ; gain = 0.000 ; free physical = 22436 ; free virtual = 35267
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zedboard_base_i/System_DPA/dpa_cdc' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_vip_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/compute_matrices_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_converter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_hub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_mon0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_mon1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_reg_slice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_reg_slice2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22508 ; free virtual = 35340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22507 ; free virtual = 35344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2475.148 ; gain = 74.641 ; free physical = 22397 ; free virtual = 35234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2475.148 ; gain = 74.641 ; free physical = 22397 ; free virtual = 35234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.180 ; gain = 93.672 ; free physical = 22385 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |zedboard_base_xbar_0               |         1|
|2     |zedboard_base_auto_pc_0            |         1|
|3     |zedboard_base_auto_us_0            |         1|
|4     |zedboard_base_auto_us_df_0         |         1|
|5     |zedboard_base_s01_regslice_0       |         1|
|6     |zedboard_base_auto_pc_1            |         1|
|7     |zedboard_base_auto_us_1            |         1|
|8     |zedboard_base_xbar_1               |         1|
|9     |zedboard_base_auto_pc_2            |         1|
|10    |zedboard_base_auto_pc_3            |         1|
|11    |zedboard_base_m01_regslice_2       |         1|
|12    |zedboard_base_m02_regslice_2       |         1|
|13    |zedboard_base_m03_regslice_2       |         1|
|14    |zedboard_base_auto_pc_4            |         1|
|15    |zedboard_base_s00_regslice_2       |         1|
|16    |zedboard_base_axi_intc_0_0         |         1|
|17    |zedboard_base_axi_vip_0_0          |         1|
|18    |zedboard_base_axi_vip_1_0          |         1|
|19    |zedboard_base_clk_wiz_0_0          |         1|
|20    |zedboard_base_compute_matrices_1_0 |         1|
|21    |zedboard_base_proc_sys_reset_0_0   |         1|
|22    |zedboard_base_proc_sys_reset_1_0   |         1|
|23    |zedboard_base_ps7_0                |         1|
|24    |zedboard_base_xbar_3               |         1|
|25    |zedboard_base_m00_regslice_0       |         1|
|26    |zedboard_base_m01_regslice_3       |         1|
|27    |zedboard_base_m02_regslice_3       |         1|
|28    |zedboard_base_m03_regslice_3       |         1|
|29    |zedboard_base_auto_pc_5            |         1|
|30    |zedboard_base_s00_regslice_3       |         1|
|31    |zedboard_base_dpa_cdc_0            |         1|
|32    |zedboard_base_dpa_converter_0      |         1|
|33    |zedboard_base_dpa_fifo_0           |         1|
|34    |zedboard_base_dpa_hub_0            |         1|
|35    |zedboard_base_dpa_mon0_0           |         1|
|36    |zedboard_base_dpa_mon1_0           |         1|
|37    |zedboard_base_dpa_reg_slice_0      |         1|
|38    |zedboard_base_dpa_reg_slice2_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |zedboard_base_auto_pc            |     6|
|7     |zedboard_base_auto_us            |     2|
|9     |zedboard_base_auto_us_df         |     1|
|10    |zedboard_base_axi_intc_0         |     1|
|11    |zedboard_base_axi_vip_0          |     1|
|12    |zedboard_base_axi_vip_1          |     1|
|13    |zedboard_base_clk_wiz_0          |     1|
|14    |zedboard_base_compute_matrices_1 |     1|
|15    |zedboard_base_dpa_cdc            |     1|
|16    |zedboard_base_dpa_converter      |     1|
|17    |zedboard_base_dpa_fifo           |     1|
|18    |zedboard_base_dpa_hub            |     1|
|19    |zedboard_base_dpa_mon0           |     1|
|20    |zedboard_base_dpa_mon1           |     1|
|21    |zedboard_base_dpa_reg_slice2     |     1|
|22    |zedboard_base_dpa_reg_slice      |     1|
|23    |zedboard_base_m00_regslice       |     1|
|24    |zedboard_base_m01_regslice       |     2|
|26    |zedboard_base_m02_regslice       |     2|
|28    |zedboard_base_m03_regslice       |     2|
|30    |zedboard_base_proc_sys_reset_0   |     1|
|31    |zedboard_base_proc_sys_reset_1   |     1|
|32    |zedboard_base_ps7                |     1|
|33    |zedboard_base_s00_regslice       |     2|
|35    |zedboard_base_s01_regslice       |     1|
|36    |zedboard_base_xbar               |     3|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2500.117 ; gain = 87.734 ; free physical = 22417 ; free virtual = 35263
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.125 ; gain = 99.609 ; free physical = 22417 ; free virtual = 35263
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2500.125 ; gain = 0.000 ; free physical = 22532 ; free virtual = 35377
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.992 ; gain = 0.000 ; free physical = 22467 ; free virtual = 35312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2521.930 ; gain = 125.684 ; free physical = 22505 ; free virtual = 35350
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/zedboard_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:23:36 2024...
[Tue May 28 10:23:47 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:27:40 ; elapsed = 00:19:44 . Memory (MB): peak = 2807.250 ; gain = 0.000 ; free physical = 23854 ; free virtual = 36694
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_axi_intc_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_s01_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_compute_matrices_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_xbar_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_converter_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_cdc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_hub_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_fifo_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_mon0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_mon1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_reg_slice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_dpa_reg_slice2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_pc_4_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_pc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m01_regslice_2_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_pc_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m02_regslice_2_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m03_regslice_2_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_s00_regslice_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_pc_5_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m01_regslice_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m02_regslice_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_m03_regslice_3_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_s00_regslice_2_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_pc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_us_df_0_synth_1
INFO: [OCL_UTIL] internal step: launched run zedboard_base_auto_us_0_synth_1
[10:23:47] Run vpl: Step synth: Completed
[10:23:47] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream   
[Tue May 28 10:23:51 2024] Launched impl_1...
Run output will be captured here: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Tue May 28 10:23:51 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log zedboard_base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zedboard_base_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zedboard_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37909
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.902 ; gain = 0.000 ; free physical = 23213 ; free virtual = 36053
Command: link_design -top zedboard_base_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0.dcp' for cell 'zedboard_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_0_0.dcp' for cell 'zedboard_base_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0.dcp' for cell 'zedboard_base_i/axi_vip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0.dcp' for cell 'zedboard_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0.dcp' for cell 'zedboard_base_i/compute_matrices_1'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0.dcp' for cell 'zedboard_base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0.dcp' for cell 'zedboard_base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0.dcp' for cell 'zedboard_base_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_cdc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_hub'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_mon0'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_mon1'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_reg_slice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_3/zedboard_base_xbar_3.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3.dcp' for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0.dcp' for cell 'zedboard_base_i/axi_interconnect_lpd/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0.dcp' for cell 'zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0.dcp' for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0.dcp' for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0.dcp' for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1.dcp' for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1.dcp' for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1.dcp' for cell 'zedboard_base_i/interconnect_axilite/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2.dcp' for cell 'zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3.dcp' for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2.dcp' for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2.dcp' for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2.dcp' for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4.dcp' for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2.dcp' for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 22798 ; free virtual = 35620
INFO: [Netlist 29-17] Analyzing 2076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zedboard_base_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zedboard_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0.xdc] for cell 'zedboard_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0.xdc] for cell 'zedboard_base_i/axi_intc_0/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_board.xdc] for cell 'zedboard_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_board.xdc] for cell 'zedboard_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0.xdc] for cell 'zedboard_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2944.992 ; gain = 510.844 ; free physical = 22163 ; free virtual = 35000
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0.xdc] for cell 'zedboard_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_board.xdc] for cell 'zedboard_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_board.xdc] for cell 'zedboard_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0.xdc] for cell 'zedboard_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0.xdc] for cell 'zedboard_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_board.xdc] for cell 'zedboard_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_board.xdc] for cell 'zedboard_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0.xdc] for cell 'zedboard_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0.xdc] for cell 'zedboard_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0.xdc] for cell 'zedboard_base_i/ps7/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0.xdc] for cell 'zedboard_base_i/ps7/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/xdc/spm_top.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/xdc/spm_top.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_clocks.xdc] for cell 'zedboard_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_clocks.xdc] for cell 'zedboard_base_i/axi_intc_0/U0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_clocks.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1_clocks.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1_clocks.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2_clocks.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice/inst'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0_clocks.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2/inst'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/tr_cdc_stop_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/tr_cdc_start_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_hub/inst/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_cu 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 24 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2961.023 ; gain = 0.000 ; free physical = 22221 ; free virtual = 35058
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 389 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 91 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 232 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

55 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2961.023 ; gain = 551.121 ; free physical = 22221 ; free virtual = 35058
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 6514
   registers : 7763
   brams     : 1
   dsps      : 3
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.008 ; gain = 15.984 ; free physical = 22196 ; free virtual = 35033

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d30e75f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.008 ; gain = 0.000 ; free physical = 22149 ; free virtual = 34988

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153c1e3e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 21999 ; free virtual = 34840
INFO: [Opt 31-389] Phase Retarget created 223 cells and removed 372 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
Phase 2 Constant propagation | Checksum: e987623d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 21997 ; free virtual = 34835
INFO: [Opt 31-389] Phase Constant propagation created 571 cells and removed 2969 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 175cce4c9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 22020 ; free virtual = 34858
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2666 cells
INFO: [Opt 31-1021] In phase Sweep, 336 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 175cce4c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 22018 ; free virtual = 34857
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 175cce4c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 22016 ; free virtual = 34857
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b63e9f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 22016 ; free virtual = 34857
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             223  |             372  |                                             88  |
|  Constant propagation         |             571  |            2969  |                                             80  |
|  Sweep                        |               0  |            2666  |                                            336  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            106  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3127.008 ; gain = 0.000 ; free physical = 22009 ; free virtual = 34850
Ending Logic Optimization Task | Checksum: ba28d701

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3127.008 ; gain = 1.000 ; free physical = 22009 ; free virtual = 34850

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 2 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 19c818863

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21911 ; free virtual = 34752
Ending Power Optimization Task | Checksum: 19c818863

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.156 ; gain = 297.148 ; free physical = 21937 ; free virtual = 34778

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18b01156a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21944 ; free virtual = 34784
Ending Final Cleanup Task | Checksum: 18b01156a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21966 ; free virtual = 34807

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21966 ; free virtual = 34807
Ending Netlist Obfuscation Task | Checksum: 18b01156a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21966 ; free virtual = 34807
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3424.156 ; gain = 463.133 ; free physical = 21966 ; free virtual = 34807
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_opt_post.tcl
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21843 ; free virtual = 34684
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fae308fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21843 ; free virtual = 34684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21843 ; free virtual = 34684

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfa61800

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21890 ; free virtual = 34733

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3208d11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21838 ; free virtual = 34681

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3208d11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21838 ; free virtual = 34681
Phase 1 Placer Initialization | Checksum: f3208d11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21837 ; free virtual = 34679

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d71cbe5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21831 ; free virtual = 34673

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a7a9ebe9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21816 ; free virtual = 34661

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 670 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 273 nets or cells. Created 0 new cell, deleted 273 existing cells and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  Retime Optimization was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21793 ; free virtual = 34637

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            273  |                   273  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            273  |                   273  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 159dc65be

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21759 ; free virtual = 34607
Phase 2.3 Global Placement Core | Checksum: 10617283f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21793 ; free virtual = 34638
Phase 2 Global Placement | Checksum: 10617283f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21800 ; free virtual = 34645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10dff58cf

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21773 ; free virtual = 34617

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e01c762c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21767 ; free virtual = 34616

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c3e1826d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21761 ; free virtual = 34610

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 141f75337

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21763 ; free virtual = 34608

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e0cf9607

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21766 ; free virtual = 34613

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bad3bc8f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21730 ; free virtual = 34579

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ddbbf8da

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21769 ; free virtual = 34616
Phase 3 Detail Placement | Checksum: ddbbf8da

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21765 ; free virtual = 34611

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177c3109f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.015 | TNS=-0.044 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c4a87580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21396 ; free virtual = 34265
INFO: [Place 46-33] Processed net zedboard_base_i/compute_matrices_1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_912_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zedboard_base_i/compute_matrices_1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_875_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zedboard_base_i/compute_matrices_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a9ce1eed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21399 ; free virtual = 34268
Phase 4.1.1.1 BUFG Insertion | Checksum: 177c3109f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21391 ; free virtual = 34261
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.674. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21378 ; free virtual = 34248
Phase 4.1 Post Commit Optimization | Checksum: 199774085

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21370 ; free virtual = 34240

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199774085

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21357 ; free virtual = 34227

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 199774085

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21377 ; free virtual = 34249
Phase 4.3 Placer Reporting | Checksum: 199774085

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21376 ; free virtual = 34248

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21364 ; free virtual = 34239

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21364 ; free virtual = 34239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 117369f5d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21384 ; free virtual = 34258
Ending Placer Task | Checksum: c999fb3e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21338 ; free virtual = 34212
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21375 ; free virtual = 34248
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3424.156 ; gain = 0.000 ; free physical = 21354 ; free virtual = 34230
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 75633178 ConstDB: 0 ShapeSum: 5436c9c6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 135b0a48f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.969 ; gain = 20.812 ; free physical = 21136 ; free virtual = 34017
Post Restoration Checksum: NetGraph: 6310052c NumContArr: d2a09f63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 135b0a48f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.969 ; gain = 20.812 ; free physical = 21138 ; free virtual = 34019

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 135b0a48f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3448.961 ; gain = 24.805 ; free physical = 21158 ; free virtual = 34039

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 135b0a48f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3448.961 ; gain = 24.805 ; free physical = 21156 ; free virtual = 34037
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c656783a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3483.594 ; gain = 59.438 ; free physical = 21096 ; free virtual = 33977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.989  | TNS=0.000  | WHS=-0.297 | THS=-478.899|

Phase 2 Router Initialization | Checksum: 14d91977c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3483.594 ; gain = 59.438 ; free physical = 21112 ; free virtual = 33997

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29739
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29739
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14d91977c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3483.594 ; gain = 59.438 ; free physical = 21108 ; free virtual = 33994
Phase 3 Initial Routing | Checksum: 7bed0dd5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21466 ; free virtual = 34354

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2265
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15aa7bb30

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21465 ; free virtual = 34346

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: afb66679

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21430 ; free virtual = 34314
Phase 4 Rip-up And Reroute | Checksum: afb66679

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21454 ; free virtual = 34337

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14119f370

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21438 ; free virtual = 34322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14119f370

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21436 ; free virtual = 34320

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14119f370

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21436 ; free virtual = 34320
Phase 5 Delay and Skew Optimization | Checksum: 14119f370

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21435 ; free virtual = 34319

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12dc180fb

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21438 ; free virtual = 34321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1298507ef

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21456 ; free virtual = 34339
Phase 6 Post Hold Fix | Checksum: 1298507ef

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21453 ; free virtual = 34337

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.61505 %
  Global Horizontal Routing Utilization  = 6.86207 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d3b3c7da

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21446 ; free virtual = 34329

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d3b3c7da

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21445 ; free virtual = 34327

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1119100cb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21436 ; free virtual = 34318

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.609  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1119100cb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21457 ; free virtual = 34338
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21484 ; free virtual = 34365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:09 . Memory (MB): peak = 3492.594 ; gain = 68.438 ; free physical = 21480 ; free virtual = 34362
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_route_post.tcl
INFO: System Diagram: Run step: routed

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3500.598 ; gain = 0.000 ; free physical = 21369 ; free virtual = 34321
INFO: [Common 17-1381] The checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3500.598 ; gain = 8.004 ; free physical = 21419 ; free virtual = 34316
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3500.598 ; gain = 0.000 ; free physical = 21406 ; free virtual = 34306
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3509.504 ; gain = 8.906 ; free physical = 21341 ; free virtual = 34305
INFO: [Common 17-1381] The checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3509.504 ; gain = 8.906 ; free physical = 21398 ; free virtual = 34316
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_postroute_physopted.rpt -pb zedboard_base_wrapper_timing_summary_postroute_physopted.pb -rpx zedboard_base_wrapper_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Finished optional post-route physical design optimization.
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zedboard_base_i/System_DPA/dpa_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zedboard_base_i/System_DPA/dpa_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/System_DPA/dpa_cdc/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force zedboard_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0 output zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg multiplier stage zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product multiplier stage zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0 multiplier stage zedboard_base_i/compute_matrices_1/inst/mul_32s_32s_32_2_1_U1/compute_matrices_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 105 net(s) have no routable loads. The problem bus(es) and/or net(s) are zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fi
fo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 73 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zedboard_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 52 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 3895.125 ; gain = 385.621 ; free physical = 21343 ; free virtual = 34272
source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:28:51 2024...
[Tue May 28 10:28:51 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:06:40 ; elapsed = 00:05:00 . Memory (MB): peak = 2807.250 ; gain = 0.000 ; free physical = 23609 ; free virtual = 36538
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[10:28:53] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:28:54 2024...
