#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd344ffc0 .scope module, "phase_accumulator_tb" "phase_accumulator_tb" 2 4;
 .timescale -9 -10;
L_0x7f71db5d0018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd34708e0_0 .net/2u *"_s0", 1 0, L_0x7f71db5d0018;  1 drivers
v0x7fffd34709e0_0 .net *"_s2", 0 0, L_0x7fffd34710b0;  1 drivers
o0x7f71db6503d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffd3470aa0_0 name=_s4
v0x7fffd3470b60_0 .var "clk", 0 0;
v0x7fffd3470c00_0 .var "fph", 0 0;
v0x7fffd3470ca0_0 .var "mode", 1 0;
v0x7fffd3470d70_0 .net "phase", 3 0, L_0x7fffd3471310;  1 drivers
v0x7fffd3470e40_0 .var "reset", 0 0;
v0x7fffd3470f10_0 .var "temp", 4 0;
RS_0x7f71db650228 .resolv tri, L_0x7fffd34711d0, L_0x7fffd3471630;
v0x7fffd3470fb0_0 .net8 "word", 4 0, RS_0x7f71db650228;  2 drivers
L_0x7fffd34710b0 .cmp/eq 2, v0x7fffd3470ca0_0, L_0x7f71db5d0018;
L_0x7fffd34711d0 .functor MUXZ 5, v0x7fffd3470f10_0, o0x7f71db6503d8, L_0x7fffd34710b0, C4<>;
S_0x7fffd3450140 .scope module, "U2_pa_tb" "phase_accumulator" 2 14, 3 1 0, S_0x7fffd344ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "mode"
    .port_info 3 /INPUT 1 "fph"
    .port_info 4 /INOUT 5 "word"
    .port_info 5 /OUTPUT 4 "phase"
P_0x7fffd3448cb0 .param/l "M" 0 3 2, +C4<00000000000000000000000000000101>;
P_0x7fffd3448cf0 .param/l "N" 0 3 3, +C4<00000000000000000000000000000100>;
L_0x7f71db5d0060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd344a7d0_0 .net/2u *"_s2", 1 0, L_0x7f71db5d0060;  1 drivers
v0x7fffd346fed0_0 .net *"_s4", 0 0, L_0x7fffd3471400;  1 drivers
v0x7fffd346ff90_0 .net *"_s6", 4 0, L_0x7fffd34714f0;  1 drivers
o0x7f71db6500a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffd3470050_0 name=_s8
v0x7fffd3470130_0 .var "acc", 4 0;
v0x7fffd3470260_0 .net "clk", 0 0, v0x7fffd3470b60_0;  1 drivers
v0x7fffd3470320_0 .net "fph", 0 0, v0x7fffd3470c00_0;  1 drivers
v0x7fffd34703e0_0 .var "freq", 4 0;
v0x7fffd34704c0_0 .net "mode", 1 0, v0x7fffd3470ca0_0;  1 drivers
v0x7fffd34705a0_0 .net "phase", 3 0, L_0x7fffd3471310;  alias, 1 drivers
v0x7fffd3470680_0 .net "reset", 0 0, v0x7fffd3470e40_0;  1 drivers
v0x7fffd3470740_0 .net8 "word", 4 0, RS_0x7f71db650228;  alias, 2 drivers
E_0x7fffd343faa0 .event posedge, v0x7fffd3470680_0, v0x7fffd3470260_0;
L_0x7fffd3471310 .part v0x7fffd3470130_0, 1, 4;
L_0x7fffd3471400 .cmp/eq 2, v0x7fffd3470ca0_0, L_0x7f71db5d0060;
L_0x7fffd34714f0 .functor MUXZ 5, v0x7fffd3470130_0, v0x7fffd34703e0_0, v0x7fffd3470c00_0, C4<>;
L_0x7fffd3471630 .functor MUXZ 5, o0x7f71db6500a8, L_0x7fffd34714f0, L_0x7fffd3471400, C4<>;
    .scope S_0x7fffd3450140;
T_0 ;
    %wait E_0x7fffd343faa0;
    %load/vec4 v0x7fffd3470680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd34703e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd3470130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd34704c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffd3470130_0;
    %load/vec4 v0x7fffd34703e0_0;
    %add;
    %assign/vec4 v0x7fffd3470130_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffd34704c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fffd3470320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fffd3470740_0;
    %assign/vec4 v0x7fffd34703e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fffd3470740_0;
    %assign/vec4 v0x7fffd3470130_0, 0;
T_0.7 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd344ffc0;
T_1 ;
    %vpi_call 2 24 "$dumpfile", "phase_accumulator/output/phase_accumulator.vcd" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3470b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3470e40_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fffd3470f10_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3470c00_0, 0, 1;
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %delay 90, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd344ffc0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fffd3470b60_0;
    %inv;
    %store/vec4 v0x7fffd3470b60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd344ffc0;
T_3 ;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3470e40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3470e40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3470c00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3470c00_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffd3470f10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3470c00_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd3470f10_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffd3470f10_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd3470ca0_0, 0, 2;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/alfatheo/dds/phase_accumulator/phase_accumulator_tb.v";
    "./phase_accumulator/phase_accumulator.v";
