                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYSTEM
SYSTEM
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU
lappend search_path $PROJECT_PATH/RTL/Asynch_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO
lappend search_path $PROJECT_PATH/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider
lappend search_path $PROJECT_PATH/RTL/CLK_GATE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/REG_FILE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE
lappend search_path $PROJECT_PATH/RTL/Pulse_Gen
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL
lappend search_path $PROJECT_PATH/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/UART/UART_RX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/Asynch_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/CLK_GATE /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/Pulse_Gen /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format BIT_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Asynch_FIFO/BIT_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_mem.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Asynch_FIFO/FIFO_mem.v
Presto compilation completed successfully.
1
analyze -format $file_format r_empty.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Asynch_FIFO/r_empty.v
Presto compilation completed successfully.
1
analyze -format $file_format w_full.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Asynch_FIFO/w_full.v
Presto compilation completed successfully.
1
analyze -format $file_format Asynch_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Asynch_FIFO/Asynch_FIFO.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Divider/ClkDiv.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLK_GATE/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format REG_FILE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/REG_FILE/REG_FILE.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format Pulse_Gen.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Pulse_Gen/Pulse_Gen.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format parity_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/parity_check.v
Presto compilation completed successfully.
1
analyze -format $file_format stp_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/stp_check.v
Presto compilation completed successfully.
1
analyze -format $file_format strt_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/strt_check.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/UART_RX.v
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/UART_RX.v:43: the undeclared symbol 'stp_err' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/UART_RX.v:44: the undeclared symbol 'strt_glitch' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/UART_RX.v:45: the undeclared symbol 'par_err' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
analyze -format $file_format RX_controller.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_controller.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format mux_4_1.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/mux_4_1.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_Calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/Parity_Calc.v
Presto compilation completed successfully.
1
analyze -format $file_format Serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/Serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/UART_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format tx_controller.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/tx_controller.v
Presto compilation completed successfully.
1
#scan mux
analyze -format $file_format mux2X1.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Top/mux2X1.v
Presto compilation completed successfully.
1
#UART_TOP
analyze -format $file_format UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format SYSTEM_dft.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Top/SYSTEM_dft.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYSTEM
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYSTEM'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 20 in file
		'/home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC line 31 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 46 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 69 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 83 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Projects/System//RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'REG_FILE'. (HDL-193)

Inferred memory devices in process
	in routine REG_FILE line 19 in file
		'/home/IC/Projects/System//RTL/REG_FILE/REG_FILE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_File_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'/home/IC/Projects/System//RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 23 in file
		'/home/IC/Projects/System//RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Asynch_FIFO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 62 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            64            |    auto/auto     |
|            68            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 192 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           204            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 49 in file
		'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Pulse_Gen'. (HDL-193)

Inferred memory devices in process
	in routine Pulse_Gen line 10 in file
		'/home/IC/Projects/System//RTL/Pulse_Gen/Pulse_Gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'Asynch_FIFO' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 line 19 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_mem' instantiated from design 'Asynch_FIFO' with
	the parameters "DEPTH=8,Data_Width=8,POI_SIZE=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4 line 18 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/FIFO_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       MEM_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================
|             block name/line              | Inputs | Outputs | # sel inputs | MB |
===================================================================================
| FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4/35 |   8    |    8    |      3       | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'r_empty' instantiated from design 'Asynch_FIFO' with
	the parameters "P_SIZE=4". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Projects/System//RTL/Asynch_FIFO/r_empty.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine r_empty_P_SIZE4 line 15 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/r_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bn_rptr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine r_empty_P_SIZE4 line 27 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/r_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     g_rptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'w_full' instantiated from design 'Asynch_FIFO' with
	the parameters "POI_SIZE=4". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Projects/System//RTL/Asynch_FIFO/w_full.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine w_full_POI_SIZE4 line 15 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/w_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bn_wptr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine w_full_POI_SIZE4 line 27 in file
		'/home/IC/Projects/System//RTL/Asynch_FIFO/w_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     g_wptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_controller'. (HDL-193)

Statistics for case statements in always block at line 39 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/tx_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 80 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/tx_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine tx_controller line 25 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/tx_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/Parity_Calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Parity_Calc line 19 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 17 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    temp_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 36 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux_4_1'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/mux_4_1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 16 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sample_test_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/edge_bit_counter.v:33: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/UART/UART_RX/edge_bit_counter.v:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine edge_bit_counter line 11 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_controller'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 104 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           113            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_controller line 30 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/stp_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 9 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/parity_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_check line 13 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_check line 27 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cnt_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYSTEM'.
{SYSTEM}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYSTEM'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/System/dft/SYSTEM.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 23 17:41:37 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    16
    Constant outputs (LINT-52)                                      2

Cells                                                              26
    Cells do not drive (LINT-1)                                    15
    Connected to power or ground (LINT-32)                         10
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'r_empty_P_SIZE4', cell 'C199' does not drive any nets. (LINT-1)
Warning: In design 'w_full_POI_SIZE4', cell 'C202' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C128' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C78' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C109' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C103' does not drive any nets. (LINT-1)
Warning: In design 'SYSTEM', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_POI_SIZE4', port 'wq2_rptr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_POI_SIZE4', port 'wq2_rptr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_POI_SIZE4', port 'wq2_rptr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'w_full_POI_SIZE4', port 'wq2_rptr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 1. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 0. 
Warning: In design 'SYSTEM', a pin on submodule 'U1_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'M1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'M1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D' is connected to logic 1. 
Warning: In design 'SYSTEM', the same net is connected to more than one pin on submodule 'U1_ClkDiv'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[1]', 'i_div_ratio[0]'.
Warning: In design 'SYS_CTRL', output port 'CLK_EN' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Can't find clock 'scan_clk' in design 'SYSTEM'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'scan_clk' in design 'SYSTEM'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
Warning: overriding result from previous dont_touch_network command on object UART_CLK. (UID-1329)
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 44 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYSTEM has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Pulse_Gen'
  Processing 'SYS_CTRL'
  Processing 'w_full_POI_SIZE4'
  Processing 'r_empty_P_SIZE4'
  Processing 'FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'Asynch_FIFO'
  Processing 'deserializer'
  Processing 'parity_check'
  Processing 'strt_check'
  Processing 'stop_check'
  Processing 'RX_controller'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'UART_RX'
  Processing 'mux_4_1'
  Processing 'Serializer'
  Processing 'Parity_Calc'
  Processing 'tx_controller'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'ALU'
  Processing 'REG_FILE'
  Processing 'CLK_GATE'
  Processing 'mux2X1_1'
  Processing 'ClkDiv_0'
  Processing 'DATA_SYNC'
  Processing 'mux2X1_0'
  Processing 'RST_SYNC_0'
  Processing 'SYSTEM'

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 317 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
Information: There are 317 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   44817.0      0.31       0.3       1.9                          
    0:00:15   44798.1      0.31       0.3       1.9                          
    0:00:15   44798.1      0.31       0.3       1.9                          
    0:00:15   44795.8      0.31       0.3       1.9                          
    0:00:15   44795.8      0.31       0.3       1.9                          
    0:00:17   24808.4      1.66       1.9       1.9                          
    0:00:17   24794.2      1.84       2.3       1.9                          
    0:00:18   24796.6      1.70       2.0       1.9                          
    0:00:18   24729.5      1.26       1.3       1.9                          
    0:00:18   24768.4      1.64       1.9       1.9                          
    0:00:18   24748.4      1.20       1.2       1.9                          
    0:00:18   24743.6      1.52       1.7       1.9                          
    0:00:19   24764.8      1.29       1.3       1.9                          
    0:00:19   24769.5      1.55       1.7       1.9                          
    0:00:19   24813.1      0.97       1.0       1.9                          
    0:00:19   24822.5      0.71       0.7       1.9                          
    0:00:19   24822.5      0.71       0.7       1.9                          
    0:00:19   24822.5      0.71       0.7       1.9                          
    0:00:19   24822.5      0.71       0.7       1.9                          
    0:00:19   24790.7      0.71       0.7       0.0                          
    0:00:19   24790.7      0.71       0.7       0.0                          
    0:00:19   24790.7      0.71       0.7       0.0                          
    0:00:19   24790.7      0.71       0.7       0.0                          
    0:00:19   24948.4      0.29       0.3       0.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:20   24982.5      0.27       0.3       0.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:20   24988.4      0.26       0.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   24988.4      0.26       0.3       0.0                          
    0:00:20   24951.9      0.06       0.1       0.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:20   24949.6      0.00       0.0       0.0                          
    0:00:23   24917.8      0.00       0.0       0.0                          
    0:00:24   24916.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   24916.6      0.00       0.0       0.0                          
    0:00:24   24916.6      0.00       0.0       0.0                          
    0:00:24   24758.9      0.23       0.2       0.0                          
    0:00:24   24730.7      0.24       0.2       0.0                          
    0:00:24   24727.2      0.24       0.2       0.0                          
    0:00:25   24727.2      0.24       0.2       0.0                          
    0:00:25   24727.2      0.24       0.2       0.0                          
    0:00:25   24727.2      0.24       0.2       0.0                          
    0:00:25   24768.4      0.00       0.0       0.0                          
    0:00:25   24677.8      0.06       0.1       0.0                          
    0:00:25   24628.3      0.63       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24621.3      0.64       0.6       0.0                          
    0:00:25   24671.9      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]   -type ScanClock   -view existing_dft  -timing {50 100}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_reset] -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode]  -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode]  -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]         -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]         -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]         -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (50.0,100.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_reset. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Information: There are 317 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 336 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 335 cells are valid scan cells
         RST_SYNC_1/sync_reg_reg[0]
         RST_SYNC_1/sync_reg_reg[1]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_ClkDiv/count_reg[6]
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/count_reg[5]
         U0_ClkDiv/count_reg[4]
         U0_ClkDiv/count_reg[3]
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/odd_edge_tog_reg
         U0_ClkDiv/div_clk_reg
         U0_RegFile/Reg_File_reg[1][7]
         U0_RegFile/Reg_File_reg[2][2]
         U0_RegFile/Reg_File_reg[6][7]
         U0_RegFile/Reg_File_reg[6][6]
         U0_RegFile/Reg_File_reg[6][5]
         U0_RegFile/Reg_File_reg[6][4]
         U0_RegFile/Reg_File_reg[6][3]
         U0_RegFile/Reg_File_reg[6][2]
         U0_RegFile/Reg_File_reg[6][1]
         U0_RegFile/Reg_File_reg[6][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_File_reg[7][7]
         U0_RegFile/Reg_File_reg[7][6]
         U0_RegFile/Reg_File_reg[7][5]
         U0_RegFile/Reg_File_reg[7][4]
         U0_RegFile/Reg_File_reg[7][3]
         U0_RegFile/Reg_File_reg[7][2]
         U0_RegFile/Reg_File_reg[7][1]
         U0_RegFile/Reg_File_reg[7][0]
         U0_RegFile/Reg_File_reg[13][7]
         U0_RegFile/Reg_File_reg[13][6]
         U0_RegFile/Reg_File_reg[13][5]
         U0_RegFile/Reg_File_reg[13][4]
         U0_RegFile/Reg_File_reg[13][3]
         U0_RegFile/Reg_File_reg[13][2]
         U0_RegFile/Reg_File_reg[13][1]
         U0_RegFile/Reg_File_reg[13][0]
         U0_RegFile/Reg_File_reg[9][7]
         U0_RegFile/Reg_File_reg[9][6]
         U0_RegFile/Reg_File_reg[9][5]
         U0_RegFile/Reg_File_reg[9][4]
         U0_RegFile/Reg_File_reg[9][3]
         U0_RegFile/Reg_File_reg[9][2]
         U0_RegFile/Reg_File_reg[9][1]
         U0_RegFile/Reg_File_reg[9][0]
         U0_RegFile/Reg_File_reg[12][7]
         U0_RegFile/Reg_File_reg[12][6]
         U0_RegFile/Reg_File_reg[12][5]
         U0_RegFile/Reg_File_reg[12][4]
         U0_RegFile/Reg_File_reg[12][3]
         U0_RegFile/Reg_File_reg[12][2]
         U0_RegFile/Reg_File_reg[12][1]
         U0_RegFile/Reg_File_reg[12][0]
         U0_RegFile/Reg_File_reg[8][7]
         U0_RegFile/Reg_File_reg[8][6]
         U0_RegFile/Reg_File_reg[8][5]
         U0_RegFile/Reg_File_reg[8][4]
         U0_RegFile/Reg_File_reg[8][3]
         U0_RegFile/Reg_File_reg[8][2]
         U0_RegFile/Reg_File_reg[8][1]
         U0_RegFile/Reg_File_reg[8][0]
         U0_RegFile/Reg_File_reg[3][0]
         U0_RegFile/Reg_File_reg[2][1]
         U0_RegFile/Reg_File_reg[3][4]
         U0_RegFile/Reg_File_reg[3][2]
         U0_RegFile/Reg_File_reg[3][3]
         U0_RegFile/Reg_File_reg[14][7]
         U0_RegFile/Reg_File_reg[14][6]
         U0_RegFile/Reg_File_reg[14][5]
         U0_RegFile/Reg_File_reg[14][4]
         U0_RegFile/Reg_File_reg[14][3]
         U0_RegFile/Reg_File_reg[14][2]
         U0_RegFile/Reg_File_reg[14][1]
         U0_RegFile/Reg_File_reg[14][0]
         U0_RegFile/Reg_File_reg[10][7]
         U0_RegFile/Reg_File_reg[10][6]
         U0_RegFile/Reg_File_reg[10][5]
         U0_RegFile/Reg_File_reg[10][4]
         U0_RegFile/Reg_File_reg[10][3]
         U0_RegFile/Reg_File_reg[10][2]
         U0_RegFile/Reg_File_reg[10][1]
         U0_RegFile/Reg_File_reg[10][0]
         U0_RegFile/Reg_File_reg[15][7]
         U0_RegFile/Reg_File_reg[15][6]
         U0_RegFile/Reg_File_reg[15][5]
         U0_RegFile/Reg_File_reg[15][4]
         U0_RegFile/Reg_File_reg[15][3]
         U0_RegFile/Reg_File_reg[15][2]
         U0_RegFile/Reg_File_reg[15][1]
         U0_RegFile/Reg_File_reg[15][0]
         U0_RegFile/Reg_File_reg[11][6]
         U0_RegFile/Reg_File_reg[11][5]
         U0_RegFile/Reg_File_reg[11][4]
         U0_RegFile/Reg_File_reg[11][3]
         U0_RegFile/Reg_File_reg[11][2]
         U0_RegFile/Reg_File_reg[11][1]
         U0_RegFile/Reg_File_reg[11][0]
         U0_RegFile/Reg_File_reg[5][7]
         U0_RegFile/Reg_File_reg[5][6]
         U0_RegFile/Reg_File_reg[5][5]
         U0_RegFile/Reg_File_reg[5][4]
         U0_RegFile/Reg_File_reg[5][3]
         U0_RegFile/Reg_File_reg[5][2]
         U0_RegFile/Reg_File_reg[5][1]
         U0_RegFile/Reg_File_reg[5][0]
         U0_RegFile/Reg_File_reg[4][7]
         U0_RegFile/Reg_File_reg[4][6]
         U0_RegFile/Reg_File_reg[4][5]
         U0_RegFile/Reg_File_reg[4][4]
         U0_RegFile/Reg_File_reg[4][3]
         U0_RegFile/Reg_File_reg[4][2]
         U0_RegFile/Reg_File_reg[4][1]
         U0_RegFile/Reg_File_reg[4][0]
         U0_RegFile/Reg_File_reg[3][1]
         U0_RegFile/Reg_File_reg[2][3]
         U0_RegFile/Reg_File_reg[2][0]
         U0_RegFile/Reg_File_reg[2][4]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/Reg_File_reg[2][7]
         U0_RegFile/Reg_File_reg[2][6]
         U0_RegFile/Reg_File_reg[3][6]
         U0_RegFile/Reg_File_reg[3][7]
         U0_RegFile/Reg_File_reg[1][2]
         U0_RegFile/Reg_File_reg[3][5]
         U0_RegFile/Reg_File_reg[11][7]
         U0_RegFile/Reg_File_reg[1][1]
         U0_RegFile/Reg_File_reg[0][4]
         U0_RegFile/Reg_File_reg[0][3]
         U0_RegFile/Reg_File_reg[0][2]
         U0_RegFile/Reg_File_reg[0][1]
         U0_RegFile/Reg_File_reg[0][0]
         U0_RegFile/Reg_File_reg[0][6]
         U0_RegFile/Reg_File_reg[0][5]
         U0_RegFile/Reg_File_reg[2][5]
         U0_RegFile/Reg_File_reg[1][5]
         U0_RegFile/Reg_File_reg[1][4]
         U0_RegFile/Reg_File_reg[1][3]
         U0_RegFile/Reg_File_reg[1][6]
         U0_RegFile/Reg_File_reg[1][0]
         U0_RegFile/Reg_File_reg[0][7]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[1]
         C0_CTRL/current_state_reg[2]
         C0_CTRL/current_state_reg[0]
         C0_CTRL/current_state_reg[3]
         C0_CTRL/current_state_reg[1]
         PUL_GEN_1/meta_flop_reg
         PUL_GEN_1/sync_flop_reg
         F1_fifo/u_r2w_sync/sync_reg_reg[3][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
         F1_fifo/fifomem/MEM_reg[5][7]
         F1_fifo/fifomem/MEM_reg[5][6]
         F1_fifo/fifomem/MEM_reg[5][5]
         F1_fifo/fifomem/MEM_reg[5][4]
         F1_fifo/fifomem/MEM_reg[5][3]
         F1_fifo/fifomem/MEM_reg[5][2]
         F1_fifo/fifomem/MEM_reg[5][1]
         F1_fifo/fifomem/MEM_reg[5][0]
         F1_fifo/fifomem/MEM_reg[1][7]
         F1_fifo/fifomem/MEM_reg[1][6]
         F1_fifo/fifomem/MEM_reg[1][5]
         F1_fifo/fifomem/MEM_reg[1][4]
         F1_fifo/fifomem/MEM_reg[1][3]
         F1_fifo/fifomem/MEM_reg[1][2]
         F1_fifo/fifomem/MEM_reg[1][1]
         F1_fifo/fifomem/MEM_reg[1][0]
         F1_fifo/fifomem/MEM_reg[7][7]
         F1_fifo/fifomem/MEM_reg[7][6]
         F1_fifo/fifomem/MEM_reg[7][5]
         F1_fifo/fifomem/MEM_reg[7][4]
         F1_fifo/fifomem/MEM_reg[7][3]
         F1_fifo/fifomem/MEM_reg[7][2]
         F1_fifo/fifomem/MEM_reg[7][1]
         F1_fifo/fifomem/MEM_reg[7][0]
         F1_fifo/fifomem/MEM_reg[3][7]
         F1_fifo/fifomem/MEM_reg[3][6]
         F1_fifo/fifomem/MEM_reg[3][5]
         F1_fifo/fifomem/MEM_reg[3][4]
         F1_fifo/fifomem/MEM_reg[3][3]
         F1_fifo/fifomem/MEM_reg[3][2]
         F1_fifo/fifomem/MEM_reg[3][1]
         F1_fifo/fifomem/MEM_reg[3][0]
         F1_fifo/fifomem/MEM_reg[6][7]
         F1_fifo/fifomem/MEM_reg[6][6]
         F1_fifo/fifomem/MEM_reg[6][5]
         F1_fifo/fifomem/MEM_reg[6][4]
         F1_fifo/fifomem/MEM_reg[6][3]
         F1_fifo/fifomem/MEM_reg[6][2]
         F1_fifo/fifomem/MEM_reg[6][1]
         F1_fifo/fifomem/MEM_reg[6][0]
         F1_fifo/fifomem/MEM_reg[2][7]
         F1_fifo/fifomem/MEM_reg[2][6]
         F1_fifo/fifomem/MEM_reg[2][5]
         F1_fifo/fifomem/MEM_reg[2][4]
         F1_fifo/fifomem/MEM_reg[2][3]
         F1_fifo/fifomem/MEM_reg[2][2]
         F1_fifo/fifomem/MEM_reg[2][1]
         F1_fifo/fifomem/MEM_reg[2][0]
         F1_fifo/fifomem/MEM_reg[4][7]
         F1_fifo/fifomem/MEM_reg[4][6]
         F1_fifo/fifomem/MEM_reg[4][5]
         F1_fifo/fifomem/MEM_reg[4][4]
         F1_fifo/fifomem/MEM_reg[4][3]
         F1_fifo/fifomem/MEM_reg[4][2]
         F1_fifo/fifomem/MEM_reg[4][1]
         F1_fifo/fifomem/MEM_reg[4][0]
         F1_fifo/fifomem/MEM_reg[0][7]
         F1_fifo/fifomem/MEM_reg[0][6]
         F1_fifo/fifomem/MEM_reg[0][5]
         F1_fifo/fifomem/MEM_reg[0][4]
         F1_fifo/fifomem/MEM_reg[0][3]
         F1_fifo/fifomem/MEM_reg[0][2]
         F1_fifo/fifomem/MEM_reg[0][1]
         F1_fifo/fifomem/MEM_reg[0][0]
         F1_fifo/rptr_empty/g_rptr_reg[0]
         F1_fifo/rptr_empty/g_rptr_reg[3]
         F1_fifo/rptr_empty/g_rptr_reg[2]
         F1_fifo/rptr_empty/g_rptr_reg[1]
         F1_fifo/rptr_empty/bn_rptr_reg[3]
         F1_fifo/rptr_empty/bn_rptr_reg[0]
         F1_fifo/rptr_empty/bn_rptr_reg[2]
         F1_fifo/rptr_empty/bn_rptr_reg[1]
         F1_fifo/wptr_full/g_wptr_reg[3]
         F1_fifo/wptr_full/g_wptr_reg[0]
         F1_fifo/wptr_full/g_wptr_reg[1]
         F1_fifo/wptr_full/g_wptr_reg[2]
         F1_fifo/wptr_full/bn_wptr_reg[3]
         F1_fifo/wptr_full/bn_wptr_reg[2]
         F1_fifo/wptr_full/bn_wptr_reg[0]
         F1_fifo/wptr_full/bn_wptr_reg[1]
         U0_UART/U0_UART_TX/U1/current_state_reg[1]
         U0_UART/U0_UART_TX/U1/current_state_reg[2]
         U0_UART/U0_UART_TX/U1/current_state_reg[0]
         U0_UART/U0_UART_TX/P1/par_bit_reg
         U0_UART/U0_UART_TX/S1/temp_data_reg[6]
         U0_UART/U0_UART_TX/S1/temp_data_reg[5]
         U0_UART/U0_UART_TX/S1/temp_data_reg[4]
         U0_UART/U0_UART_TX/S1/temp_data_reg[3]
         U0_UART/U0_UART_TX/S1/temp_data_reg[2]
         U0_UART/U0_UART_TX/S1/temp_data_reg[1]
         U0_UART/U0_UART_TX/S1/temp_data_reg[0]
         U0_UART/U0_UART_TX/S1/ser_data_reg
         U0_UART/U0_UART_TX/S1/temp_data_reg[7]
         U0_UART/U0_UART_TX/S1/count_reg[2]
         U0_UART/U0_UART_TX/S1/count_reg[0]
         U0_UART/U0_UART_TX/S1/count_reg[1]
         U0_UART/U0_UART_TX/S1/count_reg[3]
         U0_UART/U0_UART_RX/D0/sample_test_reg[0]
         U0_UART/U0_UART_RX/D0/sample_test_reg[1]
         U0_UART/U0_UART_RX/D0/sample_test_reg[2]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]
         U0_UART/U0_UART_RX/RX0/current_state_reg[0]
         U0_UART/U0_UART_RX/RX0/current_state_reg[1]
         U0_UART/U0_UART_RX/RX0/current_state_reg[2]
         U0_UART/U0_UART_RX/STP0/stp_err_reg
         U0_UART/U0_UART_RX/STR0/strt_glitch_reg
         U0_UART/U0_UART_RX/Par0/par_bit_reg
         U0_UART/U0_UART_RX/Par0/par_err_reg
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[1]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[0]
         RST_SYNC_2/sync_reg_reg[0]
         RST_SYNC_2/sync_reg_reg[1]
         U1_ClkDiv/count_reg[5]
         U1_ClkDiv/count_reg[4]
         U1_ClkDiv/count_reg[3]
         U1_ClkDiv/count_reg[6]
         U1_ClkDiv/count_reg[0]
         U1_ClkDiv/count_reg[2]
         U1_ClkDiv/count_reg[1]
         U1_ClkDiv/odd_edge_tog_reg
         U1_ClkDiv/div_clk_reg
         F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[3][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[3][1]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYSTEM
Version: K-2015.06
Date   : Sat Sep 23 17:42:20 2023
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      84   C0_CTRL/current_state_reg[0]
                            (scan_clk, 50.0, rising) 
S 2        SI[2] -->  SO[2]                      84   F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
                            (scan_clk, 50.0, rising) 
S 3        SI[1] -->  SO[1]                      84   U0_RegFile/Reg_File_reg[3][3]
                            (scan_clk, 50.0, rising) 
S 4        SI[0] -->  SO[0]                      83   U0_RegFile/Reg_File_reg[13][7]
                            (scan_clk, 50.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Information: There are 319 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48   24690.7      0.00       0.0       7.5 U1_ClkDiv/odd_edge_tog   
    0:00:48   24690.7      0.00       0.0       7.5 U1_ClkDiv/odd_edge_tog   
    0:00:48   24690.7      0.00       0.0       7.5 U1_ClkDiv/odd_edge_tog   
    0:00:48   24690.7      0.00       0.0       7.5 U1_ClkDiv/odd_edge_tog   
    0:00:48   24708.3      0.00       0.0      14.5 SE                       
    0:00:48   24708.3      0.00       0.0      14.5 SE                       
    0:00:48   24708.3      0.00       0.0      14.5 SE                       
    0:00:48   24708.3      0.00       0.0      14.5 SE                       
    0:00:48   24715.4      0.00       0.0      14.5 net19795                 
    0:00:48   24724.8      0.00       0.0      12.3 net19805                 
    0:00:48   24735.4      0.00       0.0      11.4 net19796                 
    0:00:48   24735.4      0.00       0.0      11.4 net19796                 
    0:00:48   24735.4      0.00       0.0      11.4 net19796                 
    0:00:48   24735.4      0.00       0.0      11.4 net19796                 
    0:00:48   24744.8      0.00       0.0       9.9 net19811                 
    0:00:48   24755.4      0.00       0.0       8.8 net19797                 
    0:00:48   24755.4      0.00       0.0       8.8 net19797                 
    0:00:48   24755.4      0.00       0.0       8.8 net19797                 
    0:00:48   24751.9      0.00       0.0       7.6 net19819                 
    0:00:48   24751.9      0.00       0.0       7.6 net19798                 
    0:00:48   24742.5      0.00       0.0       7.4 U1_ClkDiv/net19790       
    0:00:48   24726.0      0.00       0.0       6.0 net19808                 
    0:00:48   24735.4      0.00       0.0       5.3 SE                       
    0:00:48   24735.4      0.00       0.0       5.3 SE                       
    0:00:48   24738.9      0.00       0.0       5.2 SE                       
    0:00:48   24726.0      0.00       0.0       5.0 net19816                 
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24766.0      0.00       0.0       5.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:49   24803.7      0.00       0.0       1.5 U0_RegFile/test_se       
    0:00:49   24803.7      0.00       0.0       1.5 U0_RegFile/test_se       
    0:00:49   24803.7      0.00       0.0       1.5 U0_RegFile/test_se       
    0:00:49   24821.3      0.00       0.0       0.5 F1_fifo/fifomem/test_se  
    0:00:49   24821.3      0.00       0.0       0.5 F1_fifo/fifomem/test_se  
    0:00:49   24821.3      0.00       0.0       0.5 F1_fifo/fifomem/test_se  
    0:00:49   24828.4      0.00       0.0       0.0 U0_UART/U0_UART_TX/S1/test_se
    0:00:49   24835.4      0.00       0.0       0.0 U1_ClkDiv/odd_edge_tog   
    0:00:49   24835.4      0.00       0.0       0.0 U0_RegFile/net19846      


  Beginning Phase 2 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49   24854.3      0.00       0.0       0.2 U1_ClkDiv/odd_edge_tog   
    0:00:49   24854.3      0.00       0.0       0.2 U1_ClkDiv/odd_edge_tog   
    0:00:49   24854.3      0.00       0.0       0.2 U1_ClkDiv/odd_edge_tog   
    0:00:49   24844.8      0.00       0.0       0.0 U1_ClkDiv/net19871       
    0:00:49   24835.4      0.00       0.0       0.0 U1_ClkDiv/odd_edge_tog   

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 69 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYSTEM has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 319 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Warning: Test logic has been inserted in ALU_DW_div_uns_1.
 	Skipping incremental implementation selection for that design. (SYNH-45)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
Warning: Test logic has been inserted in ALU_DW_div_uns_1.
 	Skipping incremental implementation selection for that design. (SYNH-45)
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   24828.4      0.00       0.0       0.0                          
    0:00:05   24828.4      0.00       0.0       0.0                          
    0:00:09   24823.7      0.00       0.0       0.0                          
    0:00:09   24823.7      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   24823.7      0.00       0.0       0.0                          
    0:00:10   24831.9      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 336 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 335 cells are valid scan cells
         RST_SYNC_1/sync_reg_reg[0]
         RST_SYNC_1/sync_reg_reg[1]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_ClkDiv/count_reg[6]
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/count_reg[5]
         U0_ClkDiv/count_reg[4]
         U0_ClkDiv/count_reg[3]
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/odd_edge_tog_reg
         U0_ClkDiv/div_clk_reg
         U1_ClkDiv/count_reg[5]
         U1_ClkDiv/count_reg[4]
         U1_ClkDiv/count_reg[3]
         U1_ClkDiv/count_reg[6]
         U1_ClkDiv/count_reg[0]
         U1_ClkDiv/count_reg[2]
         U1_ClkDiv/count_reg[1]
         U1_ClkDiv/div_clk_reg
         U1_ClkDiv/odd_edge_tog_reg
         U0_RegFile/Reg_File_reg[1][7]
         U0_RegFile/Reg_File_reg[2][2]
         U0_RegFile/Reg_File_reg[6][7]
         U0_RegFile/Reg_File_reg[6][6]
         U0_RegFile/Reg_File_reg[6][5]
         U0_RegFile/Reg_File_reg[6][4]
         U0_RegFile/Reg_File_reg[6][3]
         U0_RegFile/Reg_File_reg[6][2]
         U0_RegFile/Reg_File_reg[6][1]
         U0_RegFile/Reg_File_reg[6][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_File_reg[7][7]
         U0_RegFile/Reg_File_reg[7][6]
         U0_RegFile/Reg_File_reg[7][5]
         U0_RegFile/Reg_File_reg[7][4]
         U0_RegFile/Reg_File_reg[7][3]
         U0_RegFile/Reg_File_reg[7][2]
         U0_RegFile/Reg_File_reg[7][1]
         U0_RegFile/Reg_File_reg[7][0]
         U0_RegFile/Reg_File_reg[13][7]
         U0_RegFile/Reg_File_reg[13][6]
         U0_RegFile/Reg_File_reg[13][5]
         U0_RegFile/Reg_File_reg[13][4]
         U0_RegFile/Reg_File_reg[13][3]
         U0_RegFile/Reg_File_reg[13][2]
         U0_RegFile/Reg_File_reg[13][1]
         U0_RegFile/Reg_File_reg[13][0]
         U0_RegFile/Reg_File_reg[9][7]
         U0_RegFile/Reg_File_reg[9][6]
         U0_RegFile/Reg_File_reg[9][5]
         U0_RegFile/Reg_File_reg[9][4]
         U0_RegFile/Reg_File_reg[9][3]
         U0_RegFile/Reg_File_reg[9][2]
         U0_RegFile/Reg_File_reg[9][1]
         U0_RegFile/Reg_File_reg[9][0]
         U0_RegFile/Reg_File_reg[12][7]
         U0_RegFile/Reg_File_reg[12][6]
         U0_RegFile/Reg_File_reg[12][5]
         U0_RegFile/Reg_File_reg[12][4]
         U0_RegFile/Reg_File_reg[12][3]
         U0_RegFile/Reg_File_reg[12][2]
         U0_RegFile/Reg_File_reg[12][1]
         U0_RegFile/Reg_File_reg[12][0]
         U0_RegFile/Reg_File_reg[8][7]
         U0_RegFile/Reg_File_reg[8][6]
         U0_RegFile/Reg_File_reg[8][5]
         U0_RegFile/Reg_File_reg[8][4]
         U0_RegFile/Reg_File_reg[8][3]
         U0_RegFile/Reg_File_reg[8][2]
         U0_RegFile/Reg_File_reg[8][1]
         U0_RegFile/Reg_File_reg[8][0]
         U0_RegFile/Reg_File_reg[3][0]
         U0_RegFile/Reg_File_reg[2][1]
         U0_RegFile/Reg_File_reg[3][4]
         U0_RegFile/Reg_File_reg[3][2]
         U0_RegFile/Reg_File_reg[3][3]
         U0_RegFile/Reg_File_reg[14][7]
         U0_RegFile/Reg_File_reg[14][6]
         U0_RegFile/Reg_File_reg[14][5]
         U0_RegFile/Reg_File_reg[14][4]
         U0_RegFile/Reg_File_reg[14][3]
         U0_RegFile/Reg_File_reg[14][2]
         U0_RegFile/Reg_File_reg[14][1]
         U0_RegFile/Reg_File_reg[14][0]
         U0_RegFile/Reg_File_reg[10][7]
         U0_RegFile/Reg_File_reg[10][6]
         U0_RegFile/Reg_File_reg[10][5]
         U0_RegFile/Reg_File_reg[10][4]
         U0_RegFile/Reg_File_reg[10][3]
         U0_RegFile/Reg_File_reg[10][2]
         U0_RegFile/Reg_File_reg[10][1]
         U0_RegFile/Reg_File_reg[10][0]
         U0_RegFile/Reg_File_reg[15][7]
         U0_RegFile/Reg_File_reg[15][6]
         U0_RegFile/Reg_File_reg[15][5]
         U0_RegFile/Reg_File_reg[15][4]
         U0_RegFile/Reg_File_reg[15][3]
         U0_RegFile/Reg_File_reg[15][2]
         U0_RegFile/Reg_File_reg[15][1]
         U0_RegFile/Reg_File_reg[15][0]
         U0_RegFile/Reg_File_reg[11][6]
         U0_RegFile/Reg_File_reg[11][5]
         U0_RegFile/Reg_File_reg[11][4]
         U0_RegFile/Reg_File_reg[11][3]
         U0_RegFile/Reg_File_reg[11][2]
         U0_RegFile/Reg_File_reg[11][1]
         U0_RegFile/Reg_File_reg[11][0]
         U0_RegFile/Reg_File_reg[5][7]
         U0_RegFile/Reg_File_reg[5][6]
         U0_RegFile/Reg_File_reg[5][5]
         U0_RegFile/Reg_File_reg[5][4]
         U0_RegFile/Reg_File_reg[5][3]
         U0_RegFile/Reg_File_reg[5][2]
         U0_RegFile/Reg_File_reg[5][1]
         U0_RegFile/Reg_File_reg[5][0]
         U0_RegFile/Reg_File_reg[4][7]
         U0_RegFile/Reg_File_reg[4][6]
         U0_RegFile/Reg_File_reg[4][5]
         U0_RegFile/Reg_File_reg[4][4]
         U0_RegFile/Reg_File_reg[4][3]
         U0_RegFile/Reg_File_reg[4][2]
         U0_RegFile/Reg_File_reg[4][1]
         U0_RegFile/Reg_File_reg[4][0]
         U0_RegFile/Reg_File_reg[3][1]
         U0_RegFile/Reg_File_reg[2][3]
         U0_RegFile/Reg_File_reg[2][0]
         U0_RegFile/Reg_File_reg[2][4]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/Reg_File_reg[2][7]
         U0_RegFile/Reg_File_reg[2][6]
         U0_RegFile/Reg_File_reg[3][6]
         U0_RegFile/Reg_File_reg[3][7]
         U0_RegFile/Reg_File_reg[1][2]
         U0_RegFile/Reg_File_reg[3][5]
         U0_RegFile/Reg_File_reg[11][7]
         U0_RegFile/Reg_File_reg[1][1]
         U0_RegFile/Reg_File_reg[0][4]
         U0_RegFile/Reg_File_reg[0][3]
         U0_RegFile/Reg_File_reg[0][2]
         U0_RegFile/Reg_File_reg[0][1]
         U0_RegFile/Reg_File_reg[0][0]
         U0_RegFile/Reg_File_reg[0][6]
         U0_RegFile/Reg_File_reg[0][5]
         U0_RegFile/Reg_File_reg[2][5]
         U0_RegFile/Reg_File_reg[1][5]
         U0_RegFile/Reg_File_reg[1][4]
         U0_RegFile/Reg_File_reg[1][3]
         U0_RegFile/Reg_File_reg[1][6]
         U0_RegFile/Reg_File_reg[1][0]
         U0_RegFile/Reg_File_reg[0][7]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[1]
         C0_CTRL/current_state_reg[2]
         C0_CTRL/current_state_reg[0]
         C0_CTRL/current_state_reg[3]
         C0_CTRL/current_state_reg[1]
         PUL_GEN_1/meta_flop_reg
         PUL_GEN_1/sync_flop_reg
         F1_fifo/u_r2w_sync/sync_reg_reg[3][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[2][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[1][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[0][1]
         F1_fifo/u_r2w_sync/sync_reg_reg[3][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[2][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[1][0]
         F1_fifo/u_r2w_sync/sync_reg_reg[0][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[2][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[1][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[0][1]
         F1_fifo/u_w2r_sync/sync_reg_reg[3][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[2][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[1][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[0][0]
         F1_fifo/u_w2r_sync/sync_reg_reg[3][1]
         F1_fifo/fifomem/MEM_reg[5][7]
         F1_fifo/fifomem/MEM_reg[5][6]
         F1_fifo/fifomem/MEM_reg[5][5]
         F1_fifo/fifomem/MEM_reg[5][4]
         F1_fifo/fifomem/MEM_reg[5][3]
         F1_fifo/fifomem/MEM_reg[5][2]
         F1_fifo/fifomem/MEM_reg[5][1]
         F1_fifo/fifomem/MEM_reg[5][0]
         F1_fifo/fifomem/MEM_reg[1][7]
         F1_fifo/fifomem/MEM_reg[1][6]
         F1_fifo/fifomem/MEM_reg[1][5]
         F1_fifo/fifomem/MEM_reg[1][4]
         F1_fifo/fifomem/MEM_reg[1][3]
         F1_fifo/fifomem/MEM_reg[1][2]
         F1_fifo/fifomem/MEM_reg[1][1]
         F1_fifo/fifomem/MEM_reg[1][0]
         F1_fifo/fifomem/MEM_reg[7][7]
         F1_fifo/fifomem/MEM_reg[7][6]
         F1_fifo/fifomem/MEM_reg[7][5]
         F1_fifo/fifomem/MEM_reg[7][4]
         F1_fifo/fifomem/MEM_reg[7][3]
         F1_fifo/fifomem/MEM_reg[7][2]
         F1_fifo/fifomem/MEM_reg[7][1]
         F1_fifo/fifomem/MEM_reg[7][0]
         F1_fifo/fifomem/MEM_reg[3][7]
         F1_fifo/fifomem/MEM_reg[3][6]
         F1_fifo/fifomem/MEM_reg[3][5]
         F1_fifo/fifomem/MEM_reg[3][4]
         F1_fifo/fifomem/MEM_reg[3][3]
         F1_fifo/fifomem/MEM_reg[3][2]
         F1_fifo/fifomem/MEM_reg[3][1]
         F1_fifo/fifomem/MEM_reg[3][0]
         F1_fifo/fifomem/MEM_reg[6][7]
         F1_fifo/fifomem/MEM_reg[6][6]
         F1_fifo/fifomem/MEM_reg[6][5]
         F1_fifo/fifomem/MEM_reg[6][4]
         F1_fifo/fifomem/MEM_reg[6][3]
         F1_fifo/fifomem/MEM_reg[6][2]
         F1_fifo/fifomem/MEM_reg[6][1]
         F1_fifo/fifomem/MEM_reg[6][0]
         F1_fifo/fifomem/MEM_reg[2][7]
         F1_fifo/fifomem/MEM_reg[2][6]
         F1_fifo/fifomem/MEM_reg[2][5]
         F1_fifo/fifomem/MEM_reg[2][4]
         F1_fifo/fifomem/MEM_reg[2][3]
         F1_fifo/fifomem/MEM_reg[2][2]
         F1_fifo/fifomem/MEM_reg[2][1]
         F1_fifo/fifomem/MEM_reg[2][0]
         F1_fifo/fifomem/MEM_reg[4][7]
         F1_fifo/fifomem/MEM_reg[4][6]
         F1_fifo/fifomem/MEM_reg[4][5]
         F1_fifo/fifomem/MEM_reg[4][4]
         F1_fifo/fifomem/MEM_reg[4][3]
         F1_fifo/fifomem/MEM_reg[4][2]
         F1_fifo/fifomem/MEM_reg[4][1]
         F1_fifo/fifomem/MEM_reg[4][0]
         F1_fifo/fifomem/MEM_reg[0][7]
         F1_fifo/fifomem/MEM_reg[0][6]
         F1_fifo/fifomem/MEM_reg[0][5]
         F1_fifo/fifomem/MEM_reg[0][4]
         F1_fifo/fifomem/MEM_reg[0][3]
         F1_fifo/fifomem/MEM_reg[0][2]
         F1_fifo/fifomem/MEM_reg[0][1]
         F1_fifo/fifomem/MEM_reg[0][0]
         F1_fifo/rptr_empty/g_rptr_reg[0]
         F1_fifo/rptr_empty/g_rptr_reg[3]
         F1_fifo/rptr_empty/g_rptr_reg[2]
         F1_fifo/rptr_empty/g_rptr_reg[1]
         F1_fifo/rptr_empty/bn_rptr_reg[3]
         F1_fifo/rptr_empty/bn_rptr_reg[0]
         F1_fifo/rptr_empty/bn_rptr_reg[2]
         F1_fifo/rptr_empty/bn_rptr_reg[1]
         F1_fifo/wptr_full/g_wptr_reg[3]
         F1_fifo/wptr_full/g_wptr_reg[0]
         F1_fifo/wptr_full/g_wptr_reg[1]
         F1_fifo/wptr_full/g_wptr_reg[2]
         F1_fifo/wptr_full/bn_wptr_reg[3]
         F1_fifo/wptr_full/bn_wptr_reg[2]
         F1_fifo/wptr_full/bn_wptr_reg[0]
         F1_fifo/wptr_full/bn_wptr_reg[1]
         U0_UART/U0_UART_TX/U1/current_state_reg[1]
         U0_UART/U0_UART_TX/U1/current_state_reg[2]
         U0_UART/U0_UART_TX/U1/current_state_reg[0]
         U0_UART/U0_UART_TX/P1/par_bit_reg
         U0_UART/U0_UART_TX/S1/temp_data_reg[6]
         U0_UART/U0_UART_TX/S1/temp_data_reg[5]
         U0_UART/U0_UART_TX/S1/temp_data_reg[4]
         U0_UART/U0_UART_TX/S1/temp_data_reg[3]
         U0_UART/U0_UART_TX/S1/temp_data_reg[2]
         U0_UART/U0_UART_TX/S1/temp_data_reg[1]
         U0_UART/U0_UART_TX/S1/temp_data_reg[0]
         U0_UART/U0_UART_TX/S1/ser_data_reg
         U0_UART/U0_UART_TX/S1/temp_data_reg[7]
         U0_UART/U0_UART_TX/S1/count_reg[2]
         U0_UART/U0_UART_TX/S1/count_reg[0]
         U0_UART/U0_UART_TX/S1/count_reg[1]
         U0_UART/U0_UART_TX/S1/count_reg[3]
         U0_UART/U0_UART_RX/D0/sample_test_reg[0]
         U0_UART/U0_UART_RX/D0/sample_test_reg[1]
         U0_UART/U0_UART_RX/D0/sample_test_reg[2]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[0]
         U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]
         U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]
         U0_UART/U0_UART_RX/RX0/current_state_reg[0]
         U0_UART/U0_UART_RX/RX0/current_state_reg[2]
         U0_UART/U0_UART_RX/RX0/current_state_reg[1]
         U0_UART/U0_UART_RX/STP0/stp_err_reg
         U0_UART/U0_UART_RX/STR0/strt_glitch_reg
         U0_UART/U0_UART_RX/Par0/par_bit_reg
         U0_UART/U0_UART_RX/Par0/par_err_reg
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
         U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[1]
         U0_UART/U0_UART_RX/DSR0/cnt_reg[0]
         RST_SYNC_2/sync_reg_reg[0]
         RST_SYNC_2/sync_reg_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 15350 faults were added to fault list.
 0            7458   4198         1/0/0    70.92%      0.02
 0            1505   2693         1/0/0    81.24%      0.03
 0             740   1952         2/0/1    86.32%      0.03
 0             492   1459         3/0/1    89.70%      0.04
 0             336   1121         5/0/1    92.02%      0.04
 0             246    871         8/0/2    93.73%      0.05
 0             178    688        11/0/2    94.98%      0.05
 0             185    498        15/0/3    96.28%      0.06
 0             110    382        19/0/3    97.08%      0.06
 0              90    287        24/0/3    97.73%      0.06
 0             112    164        31/0/5    98.57%      0.07
 0              57     99        38/0/5    99.02%      0.07
 0              58     29        48/0/7    99.50%      0.08
 0              15     14        48/0/7    99.60%      0.08
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14470
 Possibly detected                PT          1
 Undetectable                     UD        822
 ATPG untestable                  AU         44
 Not detected                     ND         13
 -----------------------------------------------
 total faults                             15350
 test coverage                            99.60%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/dft/netlists/SYSTEM.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/dft/netlists/SYSTEM.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/dft/sdf/SYSTEM.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: There are 319 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
################# starting graphical user interface #######################
gui_start
Current design is 'SYSTEM'.
#exit
dc_shell> dc_shell> 