$date
  Sat May 13 15:23:09 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_sram $end
$var reg 2 ! data_in[1:0] $end
$var reg 2 " data_out[1:0] $end
$var reg 1 # cs $end
$var reg 1 $ re $end
$var reg 1 % we $end
$var integer 32 & address $end
$scope module sram1 $end
$var reg 2 ' data_in[1:0] $end
$var reg 2 ( data_out[1:0] $end
$var reg 1 ) cs $end
$var reg 1 * we $end
$var reg 1 + re $end
$var integer 32 , address $end
$comment internal_registers is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
bUU "
1#
0$
1%
b0 &
b00 '
bUU (
1)
1*
0+
b0 ,
#5000000
b01 !
b1 &
b01 '
b1 ,
#10000000
b10 !
b10 &
b10 '
b10 ,
#15000000
b11 !
b11 &
b11 '
b11 ,
#20000000
b00 "
1$
0%
b0 &
b00 (
0*
1+
b0 ,
#25000000
b01 "
b1 &
b01 (
b1 ,
#30000000
b10 "
b10 &
b10 (
b10 ,
#35000000
b11 "
b11 &
b11 (
b11 ,
#40000000
bZZ "
0#
bZZ (
0)
#45000000
