<stg><name>decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1 %p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2 %p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6

]]></Node>
<StgValue><ssdm name="p_read66"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:3 %p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5

]]></Node>
<StgValue><ssdm name="p_read55"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:4 %p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4

]]></Node>
<StgValue><ssdm name="p_read44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:5 %p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:6 %p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:7 %p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:8 %icmp_ln4 = icmp_slt  i18 %p_read22, i18 8832

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:9 %icmp_ln4_38 = icmp_slt  i18 %p_read66, i18 10624

]]></Node>
<StgValue><ssdm name="icmp_ln4_38"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:10 %icmp_ln4_39 = icmp_slt  i18 %p_read55, i18 646

]]></Node>
<StgValue><ssdm name="icmp_ln4_39"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:11 %icmp_ln4_40 = icmp_slt  i18 %p_read11, i18 2688

]]></Node>
<StgValue><ssdm name="icmp_ln4_40"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:12 %icmp_ln4_41 = icmp_slt  i18 %p_read55, i18 475

]]></Node>
<StgValue><ssdm name="icmp_ln4_41"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:13 %icmp_ln4_42 = icmp_slt  i18 %p_read11, i18 4736

]]></Node>
<StgValue><ssdm name="icmp_ln4_42"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:14 %icmp_ln4_43 = icmp_slt  i18 %p_read33, i18 54884

]]></Node>
<StgValue><ssdm name="icmp_ln4_43"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:15 %icmp_ln4_44 = icmp_slt  i18 %p_read66, i18 7552

]]></Node>
<StgValue><ssdm name="icmp_ln4_44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:16 %icmp_ln4_45 = icmp_slt  i18 %p_read22, i18 6528

]]></Node>
<StgValue><ssdm name="icmp_ln4_45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:17 %icmp_ln4_46 = icmp_slt  i18 %p_read11, i18 5504

]]></Node>
<StgValue><ssdm name="icmp_ln4_46"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:18 %icmp_ln4_47 = icmp_slt  i18 %p_read66, i18 11136

]]></Node>
<StgValue><ssdm name="icmp_ln4_47"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:19 %icmp_ln4_48 = icmp_slt  i18 %p_read44, i18 78222

]]></Node>
<StgValue><ssdm name="icmp_ln4_48"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %p_read, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:21 %icmp_ln4_66 = icmp_slt  i7 %tmp, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln4_66"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:22 %icmp_ln4_50 = icmp_slt  i18 %p_read66, i18 26752

]]></Node>
<StgValue><ssdm name="icmp_ln4_50"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:23 %icmp_ln4_51 = icmp_slt  i18 %p_read11, i18 8576

]]></Node>
<StgValue><ssdm name="icmp_ln4_51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %xor_ln107 = xor i1 %icmp_ln4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %and_ln105 = and i1 %icmp_ln4_38, i1 %icmp_ln4

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %xor_ln107_18 = xor i1 %icmp_ln4_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_18

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:28 %and_ln105_34 = and i1 %icmp_ln4_39, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln105_34"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:29 %xor_ln107_19 = xor i1 %icmp_ln4_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_19"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:30 %and_ln107_5 = and i1 %xor_ln107_19, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %and_ln105_35 = and i1 %icmp_ln4_40, i1 %and_ln105

]]></Node>
<StgValue><ssdm name="and_ln105_35"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:32 %xor_ln107_20 = xor i1 %icmp_ln4_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_20"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:33 %and_ln105_36 = and i1 %icmp_ln4_41, i1 %and_ln107

]]></Node>
<StgValue><ssdm name="and_ln105_36"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:40 %and_ln105_47 = and i1 %icmp_ln4_45, i1 %xor_ln107_20

]]></Node>
<StgValue><ssdm name="and_ln105_47"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:41 %and_ln105_40 = and i1 %and_ln105_47, i1 %and_ln105

]]></Node>
<StgValue><ssdm name="and_ln105_40"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:51 %or_ln120 = or i1 %and_ln105_35, i1 %and_ln105_40

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:34 %xor_ln107_21 = xor i1 %icmp_ln4_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_21"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:35 %and_ln105_37 = and i1 %icmp_ln4_42, i1 %and_ln105_34

]]></Node>
<StgValue><ssdm name="and_ln105_37"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105_35" val="1"/>
<literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:39 %and_ln105_39 = and i1 %icmp_ln4_44, i1 %and_ln105_35

]]></Node>
<StgValue><ssdm name="and_ln105_39"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %and_ln105_41 = and i1 %icmp_ln4_46, i1 %and_ln105_36

]]></Node>
<StgValue><ssdm name="and_ln105_41"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %and_ln105_48 = and i1 %icmp_ln4_47, i1 %xor_ln107_21

]]></Node>
<StgValue><ssdm name="and_ln105_48"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %and_ln105_42 = and i1 %and_ln105_48, i1 %and_ln107

]]></Node>
<StgValue><ssdm name="and_ln105_42"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52 %or_ln120_33 = or i1 %and_ln105, i1 %and_ln105_41

]]></Node>
<StgValue><ssdm name="or_ln120_33"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %or_ln120_34 = or i1 %and_ln105, i1 %and_ln105_36

]]></Node>
<StgValue><ssdm name="or_ln120_34"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:54 %or_ln120_35 = or i1 %or_ln120_34, i1 %and_ln105_42

]]></Node>
<StgValue><ssdm name="or_ln120_35"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:56 %or_ln120_37 = or i1 %icmp_ln4, i1 %and_ln105_37

]]></Node>
<StgValue><ssdm name="or_ln120_37"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105_35" val="1"/>
<literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %xor_ln120 = xor i1 %and_ln105_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105_35" val="1"/>
<literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1">
<![CDATA[
entry:63 %zext_ln120 = zext i1 %xor_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:64 %select_ln120 = select i1 %and_ln105_35, i2 %zext_ln120, i2 2

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:65 %select_ln120_36 = select i1 %or_ln120, i2 %select_ln120, i2 3

]]></Node>
<StgValue><ssdm name="select_ln120_36"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln105" val="1"/>
<literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="2">
<![CDATA[
entry:66 %zext_ln120_7 = zext i2 %select_ln120_36

]]></Node>
<StgValue><ssdm name="zext_ln120_7"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:67 %select_ln120_37 = select i1 %and_ln105, i3 %zext_ln120_7, i3 4

]]></Node>
<StgValue><ssdm name="select_ln120_37"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:68 %select_ln120_38 = select i1 %or_ln120_33, i3 %select_ln120_37, i3 5

]]></Node>
<StgValue><ssdm name="select_ln120_38"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:69 %select_ln120_39 = select i1 %or_ln120_34, i3 %select_ln120_38, i3 6

]]></Node>
<StgValue><ssdm name="select_ln120_39"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:70 %select_ln120_40 = select i1 %or_ln120_35, i3 %select_ln120_39, i3 7

]]></Node>
<StgValue><ssdm name="select_ln120_40"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="3">
<![CDATA[
entry:71 %zext_ln120_8 = zext i3 %select_ln120_40

]]></Node>
<StgValue><ssdm name="zext_ln120_8"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:72 %select_ln120_41 = select i1 %icmp_ln4, i4 %zext_ln120_8, i4 8

]]></Node>
<StgValue><ssdm name="select_ln120_41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:36 %xor_ln107_22 = xor i1 %icmp_ln4_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_22"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:37 %and_ln105_38 = and i1 %icmp_ln4_43, i1 %and_ln107_5

]]></Node>
<StgValue><ssdm name="and_ln105_38"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %and_ln105_43 = and i1 %icmp_ln4_48, i1 %and_ln105_37

]]></Node>
<StgValue><ssdm name="and_ln105_43"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:46 %and_ln105_49 = and i1 %icmp_ln4_66, i1 %xor_ln107_22

]]></Node>
<StgValue><ssdm name="and_ln105_49"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:47 %and_ln105_44 = and i1 %and_ln105_49, i1 %and_ln105_34

]]></Node>
<StgValue><ssdm name="and_ln105_44"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:48 %and_ln105_45 = and i1 %icmp_ln4_50, i1 %and_ln105_38

]]></Node>
<StgValue><ssdm name="and_ln105_45"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:55 %or_ln120_36 = or i1 %icmp_ln4, i1 %and_ln105_43

]]></Node>
<StgValue><ssdm name="or_ln120_36"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %or_ln120_38 = or i1 %or_ln120_37, i1 %and_ln105_44

]]></Node>
<StgValue><ssdm name="or_ln120_38"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %or_ln120_39 = or i1 %icmp_ln4, i1 %and_ln105_34

]]></Node>
<StgValue><ssdm name="or_ln120_39"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %or_ln120_40 = or i1 %or_ln120_39, i1 %and_ln105_45

]]></Node>
<StgValue><ssdm name="or_ln120_40"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %or_ln120_41 = or i1 %or_ln120_39, i1 %and_ln105_38

]]></Node>
<StgValue><ssdm name="or_ln120_41"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:73 %select_ln120_42 = select i1 %or_ln120_36, i4 %select_ln120_41, i4 9

]]></Node>
<StgValue><ssdm name="select_ln120_42"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:74 %select_ln120_43 = select i1 %or_ln120_37, i4 %select_ln120_42, i4 10

]]></Node>
<StgValue><ssdm name="select_ln120_43"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:75 %select_ln120_44 = select i1 %or_ln120_38, i4 %select_ln120_43, i4 11

]]></Node>
<StgValue><ssdm name="select_ln120_44"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:76 %select_ln120_45 = select i1 %or_ln120_39, i4 %select_ln120_44, i4 12

]]></Node>
<StgValue><ssdm name="select_ln120_45"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:77 %select_ln120_46 = select i1 %or_ln120_40, i4 %select_ln120_45, i4 13

]]></Node>
<StgValue><ssdm name="select_ln120_46"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:78 %select_ln120_47 = select i1 %or_ln120_41, i4 %select_ln120_46, i4 14

]]></Node>
<StgValue><ssdm name="select_ln120_47"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:38 %xor_ln107_23 = xor i1 %icmp_ln4_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_23"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:49 %and_ln105_50 = and i1 %icmp_ln4_51, i1 %xor_ln107_23

]]></Node>
<StgValue><ssdm name="and_ln105_50"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:50 %and_ln105_46 = and i1 %and_ln105_50, i1 %and_ln107_5

]]></Node>
<StgValue><ssdm name="and_ln105_46"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %or_ln120_42 = or i1 %or_ln120_41, i1 %and_ln105_46

]]></Node>
<StgValue><ssdm name="or_ln120_42"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:79 %select_ln120_48 = select i1 %or_ln120_42, i4 %select_ln120_47, i4 15

]]></Node>
<StgValue><ssdm name="select_ln120_48"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="11" op_3_bw="4" op_4_bw="11" op_5_bw="4" op_6_bw="11" op_7_bw="4" op_8_bw="11" op_9_bw="4" op_10_bw="11" op_11_bw="4" op_12_bw="11" op_13_bw="4" op_14_bw="11" op_15_bw="4" op_16_bw="11" op_17_bw="4" op_18_bw="11" op_19_bw="4" op_20_bw="11" op_21_bw="4" op_22_bw="11" op_23_bw="4" op_24_bw="11" op_25_bw="4" op_26_bw="11" op_27_bw="4" op_28_bw="11" op_29_bw="4" op_30_bw="11" op_31_bw="4" op_32_bw="11" op_33_bw="11" op_34_bw="4">
<![CDATA[
entry:80 %agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.16i11.i11.i4, i4 0, i11 1745, i4 1, i11 516, i4 2, i11 1485, i4 3, i11 1598, i4 4, i11 1750, i4 5, i11 403, i4 6, i11 1855, i4 7, i11 1506, i4 8, i11 1785, i4 9, i11 88, i4 10, i11 306, i4 11, i11 1111, i4 12, i11 1678, i4 13, i11 1446, i4 14, i11 1816, i4 15, i11 164, i11 0, i4 %select_ln120_48

]]></Node>
<StgValue><ssdm name="agg_result"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="11">
<![CDATA[
entry:81 %ret_ln125 = ret i11 %agg_result

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
