module device#(
parameter SECOND = 50_000_000
)
(	
	input clk,
	input rst,
	input button2,
	input [4:0] out
);

/********** Phase 1 **********/
reg [4:0] out_reg, out_next;

integer timer_reg, timer_next;

integer pok1_reg, pok1_next, pok2_reg, pok2_next;


always @(posedge clk, negedge rst) begin
	if(!rst) begin
		out_reg <= 5'b00000;
		timer_reg <= 0;
		pok1_reg <= 0;
		pok2_reg <= -1;
	end
	else begin
		out_reg <= out_next;
		timer_reg <= timer_next;
		pok1_reg <= pok1_next;
		pok2_reg <= pok2_next;
	end
end

always @(*) begin

	out_next = out_reg;
	timer_next = timer_reg;
	pok1_next = pok1_reg;
	pok2_next = pok2_reg;
	
	timer_next = timer_reg + 1;
	if(timer_reg == SECOND) begin
		
		if(pok1_reg < 9) begin
			out[pok1_reg] = 1'b1;
			pok1_next = pok1_reg + 1;
		end
		else begin
			pok1_next = 0;
		end
		
		if(pok2_reg < 8) begin
			out[pok2_reg] = 1'b0;
			pok2_next = pok2_reg + 1;
		end
		else begin
			pok2_next = 0;
		end
	end



end

endmodule

