#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 18 19:06:49 2022
# Process ID: 18476
# Current directory: D:/intelight/intelight_backup3/intelight.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper.vdi
# Journal file: D:/intelight/intelight_backup3/intelight.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_v2/intelight_mem_v2_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/uart_mem/uart_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1329.387 ; gain = 0.000
Command: link_design -top system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_CU_0_3/system_CU_0_3.dcp' for cell 'system_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_adapt_mem_0_0/system_adapt_mem_0_0.dcp' for cell 'system_i/adapt_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_bram_input_interface_0_2/system_bram_input_interface_0_2.dcp' for cell 'system_i/bram_input_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_bram_output_interface_0_2/system_bram_output_interface_0_2.dcp' for cell 'system_i/bram_output_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_intelight_mem_v2_0_1/system_intelight_mem_v2_0_1.dcp' for cell 'system_i/intelight_mem_v2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_PG_0_3/system_PG_0_3.dcp' for cell 'system_i/AGENT/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_QA_0_3/system_QA_0_3.dcp' for cell 'system_i/AGENT/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_EG_0_0/system_EG_0_0.dcp' for cell 'system_i/EV/EG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_RD_0_3/system_RD_0_3.dcp' for cell 'system_i/EV/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_SD_0_3/system_SD_0_3.dcp' for cell 'system_i/EV/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.dcp' for cell 'system_i/PS/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.dcp' for cell 'system_i/PS/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/PS/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_0_3/system_Action_RAM_0_3.dcp' for cell 'system_i/RAM_Block/RAM_0/Action_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_0_2/system_PL_RAM_0_2.dcp' for cell 'system_i/RAM_Block/RAM_0/PL_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/RAM_Block/RAM_0/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_1_3/system_Action_RAM_1_3.dcp' for cell 'system_i/RAM_Block/RAM_1/Action_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_1_3/system_PL_RAM_1_3.dcp' for cell 'system_i/RAM_Block/RAM_1/PL_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1.dcp' for cell 'system_i/RAM_Block/RAM_1/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_2_3/system_Action_RAM_2_3.dcp' for cell 'system_i/RAM_Block/RAM_2/Action_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_2_3/system_PL_RAM_2_3.dcp' for cell 'system_i/RAM_Block/RAM_2/PL_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_4/system_axi_bram_ctrl_0_4.dcp' for cell 'system_i/RAM_Block/RAM_2/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_Action_RAM_3_3/system_Action_RAM_3_3.dcp' for cell 'system_i/RAM_Block/RAM_3/Action_RAM_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_PL_RAM_3_3/system_PL_RAM_3_3.dcp' for cell 'system_i/RAM_Block/RAM_3/PL_RAM_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_3.dcp' for cell 'system_i/RAM_Block/RAM_3/axi_bram_ctrl_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS/processing_system7_0/inst'
Finished Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS/processing_system7_0/inst'
Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/PS/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/PS/axi_intc_0/U0'
Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/PS/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/PS/rst_ps7_0_50M/U0'
Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/PS/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/PS/rst_ps7_0_50M/U0'
Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_Tx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Rx_Serial'. [D:/intelight/PYNQ-Z1_C.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/PS/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelight/intelight_backup3/intelight.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/PS/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

40 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1329.387 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.387 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e3380637

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.172 ; gain = 449.785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a28e5d45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-389] Phase Retarget created 188 cells and removed 213 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f89ce2e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-389] Phase Constant propagation created 88 cells and removed 228 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d1f0cb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 1061 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/CU_0/inst/BRAM_wr_BUFG_inst to drive 40 load(s) on clock net system_i/CU_0/inst/BRAM_wr_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/CU_0/inst/RD_BUFG_inst to drive 32 load(s) on clock net system_i/CU_0/inst/RD_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/bram_output_interface_0/inst/q0_reg[31]_i_1_n_0_BUFG_inst to drive 32 load(s) on clock net system_i/bram_output_interface_0/inst/q0_reg[31]_i_1_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/bram_output_interface_0/inst/q1_reg[31]_i_1_n_0_BUFG_inst to drive 32 load(s) on clock net system_i/bram_output_interface_0/inst/q1_reg[31]_i_1_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/bram_output_interface_0/inst/q2_reg[31]_i_1_n_0_BUFG_inst to drive 32 load(s) on clock net system_i/bram_output_interface_0/inst/q2_reg[31]_i_1_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/bram_output_interface_0/inst/q3_reg[31]_i_1_n_0_BUFG_inst to drive 32 load(s) on clock net system_i/bram_output_interface_0/inst/q3_reg[31]_i_1_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/CU_0/inst/SD_BUFG_inst to drive 1575 load(s) on clock net system_i/CU_0/inst/SD_BUFG
INFO: [Opt 31-193] Inserted 7 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 17b68a659

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-662] Phase BUFG optimization created 7 cells of which 7 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17b68a659

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11a456ab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.043 ; gain = 0.039
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             188  |             213  |                                              0  |
|  Constant propagation         |              88  |             228  |                                              0  |
|  Sweep                        |               2  |            1061  |                                              0  |
|  BUFG optimization            |               7  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2005.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26a97b137

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.043 ; gain = 0.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 72 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 72 newly gated: 0 Total Ports: 144
Ending PowerOpt Patch Enables Task | Checksum: 19aed2daf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.760 . Memory (MB): peak = 2104.570 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19aed2daf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2104.570 ; gain = 99.527

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 278e23e7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.570 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 278e23e7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.570 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2104.570 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 278e23e7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2104.570 ; gain = 775.184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.570 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1988839b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2104.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15abc8b22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 278ea2e4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 278ea2e4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 278ea2e4f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23e7c8cbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c612ede6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c612ede6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 302 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 132 nets or LUTs. Breaked 0 LUT, combined 132 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2104.570 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            132  |                   132  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            132  |                   132  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15b0b6947

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14907af50

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14907af50

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e5a116db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d2b975d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12823b169

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d491362c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14efc31b7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12ff1d76f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10404c94c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10404c94c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 80b6ddee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.446 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 160ac4c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c051646

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 80b6ddee

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.446. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 7efd54a9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 7efd54a9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7efd54a9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 7efd54a9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 7efd54a9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2104.570 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.570 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9e40636

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2104.570 ; gain = 0.000
Ending Placer Task | Checksum: d691c309

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2104.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2104.570 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2106.246 ; gain = 1.676
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.246 ; gain = 1.676
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 649668 ConstDB: 0 ShapeSum: d62d2ca1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: addf0c6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2189.051 ; gain = 82.805
Post Restoration Checksum: NetGraph: 84cd8175 NumContArr: 29118af9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: addf0c6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2189.051 ; gain = 82.805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: addf0c6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2196.098 ; gain = 89.852

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: addf0c6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2196.098 ; gain = 89.852

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17032be28

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2215.102 ; gain = 108.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.792  | TNS=0.000  | WHS=-0.340 | THS=-93.968|

Phase 2 Router Initialization | Checksum: 1b88492ff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2231.723 ; gain = 125.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00771461 %
  Global Horizontal Routing Utilization  = 0.0543442 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7561
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7534
  Number of Partially Routed Nets     = 27
  Number of Node Overlaps             = 353


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b88492ff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2234.410 ; gain = 128.164
Phase 3 Initial Routing | Checksum: 2582f1a04

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 900
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f06a31ba

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17770d489

Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 2244.301 ; gain = 138.055
Phase 4 Rip-up And Reroute | Checksum: 17770d489

Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 173e3fb1b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2244.301 ; gain = 138.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 173e3fb1b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 173e3fb1b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2244.301 ; gain = 138.055
Phase 5 Delay and Skew Optimization | Checksum: 173e3fb1b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d2f0c522

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.301 ; gain = 138.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.747  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11335aed7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.301 ; gain = 138.055
Phase 6 Post Hold Fix | Checksum: 11335aed7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.55602 %
  Global Horizontal Routing Utilization  = 3.13607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cb8b7b5a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cb8b7b5a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121f5674f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 2244.301 ; gain = 138.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.747  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 121f5674f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 2244.301 ; gain = 138.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:01:04 . Memory (MB): peak = 2244.301 ; gain = 138.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2244.301 ; gain = 138.055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2248.773 ; gain = 4.473
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2248.773 ; gain = 4.473
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.461 ; gain = 6.688
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/intelight/intelight_backup3/intelight.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2255.598 ; gain = 0.137
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/CU_0/inst/PG is a gated clock net sourced by a combinational pin system_i/CU_0/inst/PG_INST_0/O, cell system_i/CU_0/inst/PG_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net system_i/CU_0/inst/epsilon is a gated clock net sourced by a combinational pin system_i/CU_0/inst/epsilon_reg[15]_i_1/O, cell system_i/CU_0/inst/epsilon_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/intelight/intelight_backup3/intelight.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 18 19:11:51 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2730.277 ; gain = 474.680
INFO: [Common 17-206] Exiting Vivado at Wed May 18 19:11:51 2022...
