
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `yosys.synth.f' --

1. Executing Verilog-2005 frontend: /app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v
Parsing SystemVerilog input from `/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v' to AST representation.
Generating RTLIL representation for module `\idle_predictor'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `idle_predictor'. Setting top module to idle_predictor.

2.1.1. Analyzing design hierarchy..
Top module:  \idle_predictor

2.1.2. Analyzing design hierarchy..
Top module:  \idle_predictor
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:115$14 in module idle_predictor.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\idle_predictor.$proc$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:115$14'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\idle_predictor.$proc$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:115$14'.
     1/1: $0\sleep_eligible[3:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\idle_predictor.\sleep_eligible' using process `\idle_predictor.$proc$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:115$14'.
  created $adff cell `$procdff$28' with positive edge clock and positive level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `idle_predictor.$proc$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:115$14'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.
<suppressed ~2 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..
Removed 3 unused cells and 43 unused wires.
<suppressed ~4 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module idle_predictor...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

2.7.8. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from port A of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:102$2 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:102$2 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:105$5 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:105$5 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:108$8 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:108$8 ($add).
Removed top 1 bits (of 17) from port A of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:111$11 ($add).
Removed top 1 bits (of 17) from port B of cell idle_predictor.$add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:111$11 ($add).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== idle_predictor ===

   Number of wires:                 41
   Number of wire bits:            610
   Number of public wires:          41
   Number of public wire bits:     610
   Number of ports:                  7
   Number of port bits:            142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add                            4
     $adff                           1
     $ge                             4
     $mux                            8
     $shr                            4

2.13. Executing CHECK pass (checking for obvious problems).
Checking module idle_predictor...
Found and reported 0 problems.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `idle_predictor'. Setting top module to idle_predictor.

4.1.1. Analyzing design hierarchy..
Top module:  \idle_predictor

4.1.2. Analyzing design hierarchy..
Top module:  \idle_predictor
Removed 0 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.5. Executing CHECK pass (checking for obvious problems).
Checking module idle_predictor...
Found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.6.9. Finished OPT passes. (There is nothing left to do.)

4.7. Executing FSM pass (extract and optimize FSM).

4.7.1. Executing FSM_DETECT pass (finding FSMs in design).

4.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.8. Executing OPT pass (performing simple optimizations).

4.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

4.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.8.6. Executing OPT_DFF pass (perform DFF optimizations).

4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.8.9. Finished OPT passes. (There is nothing left to do.)

4.9. Executing WREDUCE pass (reducing word size of cells).

4.10. Executing PEEPOPT pass (run peephole optimizers).

4.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module idle_predictor:
  creating $macc model for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:102$2 ($add).
  creating $macc model for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:105$5 ($add).
  creating $macc model for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:108$8 ($add).
  creating $macc model for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:111$11 ($add).
  creating $alu model for $macc $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:111$11.
  creating $alu model for $macc $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:108$8.
  creating $alu model for $macc $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:105$5.
  creating $alu model for $macc $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:102$2.
  creating $alu model for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:103$3 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:106$6 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:109$9 ($ge): new $alu
  creating $alu model for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:112$12 ($ge): new $alu
  creating $alu cell for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:112$12: $auto$alumacc.cc:495:replace_alu$33
  creating $alu cell for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:109$9: $auto$alumacc.cc:495:replace_alu$46
  creating $alu cell for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:106$6: $auto$alumacc.cc:495:replace_alu$59
  creating $alu cell for $ge$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:103$3: $auto$alumacc.cc:495:replace_alu$72
  creating $alu cell for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:102$2: $auto$alumacc.cc:495:replace_alu$85
  creating $alu cell for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:105$5: $auto$alumacc.cc:495:replace_alu$88
  creating $alu cell for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:108$8: $auto$alumacc.cc:495:replace_alu$91
  creating $alu cell for $add$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:111$11: $auto$alumacc.cc:495:replace_alu$94
  created 8 $alu and 0 $macc cells.

4.13. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module idle_predictor that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:113$13 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [1].
    Found 3 candidates: $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7 $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4 $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [3].
      Forbidden control signals for this pair of cells: { \_07_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:113$13: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7: \recent_activity [3] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [3] \recent_activity [1] } = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [2].
      Forbidden control signals for this pair of cells: { \_03_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:113$13: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4: \recent_activity [2] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [2:1] = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_00_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:113$13: \recent_activity [1] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [1:0] = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [3].
    Found 2 candidates: $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4 $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [2].
      Forbidden control signals for this pair of cells: { \_07_ [16] \_03_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7: \recent_activity [3] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4: \recent_activity [2] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \recent_activity [3:2] = 2'11
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_07_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:107$7: \recent_activity [3] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [3] \recent_activity [0] } = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [2].
    Found 1 candidates: $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1
    Analyzing resource sharing with $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1 ($shr):
      Found 1 activation_patterns using ctrl signal \recent_activity [0].
      Forbidden control signals for this pair of cells: { \_11_ [16] \_03_ [16] }
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:104$4: \recent_activity [2] = 1'1
      Activation pattern for cell $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1: \recent_activity [0] = 1'1
      Size of SAT problem: 0 cells, 12 variables, 27 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \recent_activity [2] \recent_activity [0] } = 2'11
  Analyzing resource sharing options for $shr$/app/eda.work/230c8fa9-f2ee-4672-964a-2a3441228ad0.edacmd/eda.work/idle_predictor.synth/slang/idle_predictor.v:101$1 ($shr):
    Found 1 activation_patterns using ctrl signal \recent_activity [0].
    No candidates found.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.14.16. Finished OPT passes. (There is nothing left to do.)

4.15. Executing MEMORY pass.

4.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.17. Executing OPT pass (performing simple optimizations).

4.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.17.3. Executing OPT_DFF pass (perform DFF optimizations).

4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.17.5. Finished fast OPT passes.

4.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \idle_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \idle_predictor.
Performed a total of 0 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.19.6. Executing OPT_SHARE pass.

4.19.7. Executing OPT_DFF pass (perform DFF optimizations).

4.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

4.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.19.10. Finished OPT passes. (There is nothing left to do.)

4.20. Executing TECHMAP pass (map to technology primitives).

4.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:00a5b8c078faac2d9dcf7d1311e85cfd31359fcf$paramod$e31da3c1e7d1078ed1477dabeabe646dcd7d3c9b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~1251 debug messages>

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.
<suppressed ~184 debug messages>

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

4.21.3. Executing OPT_DFF pass (perform DFF optimizations).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..
Removed 216 unused cells and 324 unused wires.
<suppressed ~217 debug messages>

4.21.5. Finished fast OPT passes.

4.22. Executing ABC pass (technology mapping using ABC).

4.22.1. Extracting gate netlist of module `\idle_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 1216 gates and 1354 wires to a netlist network with 136 inputs and 4 outputs.

4.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:      408
ABC RESULTS:               MUX cells:      196
ABC RESULTS:              NAND cells:      124
ABC RESULTS:               NOR cells:       55
ABC RESULTS:               NOT cells:       17
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:       94
ABC RESULTS:              XNOR cells:       46
ABC RESULTS:               XOR cells:      142
ABC RESULTS:        internal signals:     1214
ABC RESULTS:           input signals:      136
ABC RESULTS:          output signals:        4
Removing temp directory.

4.23. Executing OPT pass (performing simple optimizations).

4.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.

4.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\idle_predictor'.
Removed a total of 0 cells.

4.23.3. Executing OPT_DFF pass (perform DFF optimizations).

4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..
Removed 0 unused cells and 537 unused wires.
<suppressed ~14 debug messages>

4.23.5. Finished fast OPT passes.

4.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `idle_predictor'. Setting top module to idle_predictor.

4.24.1. Analyzing design hierarchy..
Top module:  \idle_predictor

4.24.2. Analyzing design hierarchy..
Top module:  \idle_predictor
Removed 0 unused modules.

4.25. Printing statistics.

=== idle_predictor ===

   Number of wires:               1165
   Number of wire bits:           1303
   Number of public wires:          12
   Number of public wire bits:     150
   Number of ports:                  7
   Number of port bits:            142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1161
     $_ANDNOT_                     408
     $_AND_                         19
     $_DFF_PN0_                      4
     $_MUX_                        196
     $_NAND_                       124
     $_NOR_                         55
     $_NOT_                         17
     $_ORNOT_                       94
     $_OR_                          56
     $_XNOR_                        46
     $_XOR_                        142

4.26. Executing CHECK pass (checking for obvious problems).
Checking module idle_predictor...
Found and reported 0 problems.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \idle_predictor..

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\idle_predictor'.

7. Executing JSON backend.

End of script. Logfile hash: 7361ffb47b, CPU: user 0.20s system 0.01s, MEM: 28.32 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 28% 1x abc (0 sec), 16% 21x opt_clean (0 sec), ...
INFO: [UNKNOWN] subprocess_run_background: returncode=0
