// Seed: 1092279067
module module_0 (
    input id_2,
    output reg id_3,
    output reg id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output id_8
);
  logic id_9;
  assign id_3[1] = id_8 + 1;
  type_13(
      id_4, id_5, 1
  );
  initial begin
    id_4 = 1;
    id_2 <= #1 id_4;
    id_5 = 1;
    id_3 <= 1;
    SystemTFIdentifier(1, 1, 1, 1, 1, id_9);
    id_2 = id_8;
    SystemTFIdentifier(1);
    if (1)
      if (1)
        if (id_1 - id_1) begin
          id_3 <= 1 ? (id_3 && 1 == id_1[1'b0]) << 1 : id_1;
        end
  end
endmodule
