$date
	Sun Oct 23 09:41:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#173206
b11001 &
b11001 %
1$
b11001 !
1"
#173207
0"
#173210
b1001100 &
b1001100 %
#173214
b100110 &
b100110 %
#173218
b10011 &
b10011 %
#173222
b111010 &
b111010 %
#173226
b11101 &
b11101 %
#173230
b1011000 &
b1011000 %
#173234
b101100 &
b101100 %
#173238
b10110 &
b10110 %
#173242
b1011 &
b1011 %
#173246
b100010 &
b100010 %
#173250
b10001 &
b10001 %
#173254
b110100 &
b110100 %
#173258
b11010 &
b11010 %
#173262
b1101 &
b1101 %
#173266
b101000 &
b101000 %
#173270
b10100 &
b10100 %
#173274
b1010 &
b1010 %
#173278
b101 &
b101 %
#173282
b10000 &
b10000 %
#173286
b1000 &
b1000 %
#173290
b100 &
b100 %
#173294
b10 &
b10 %
#173298
b1 &
b1 %
1#
#173302
b0 &
0#
b0 %
0$
#1172588
b10001 !
1"
#1172590
b10001 &
b10001 %
1$
#1172591
0"
#1172594
b110100 &
b110100 %
#1172598
b11010 &
b11010 %
#1172602
b1101 &
b1101 %
#1172606
b101000 &
b101000 %
#1172610
b10100 &
b10100 %
#1172614
b1010 &
b1010 %
#1172618
b101 &
b101 %
#1172622
b10000 &
b10000 %
#1172626
b1000 &
b1000 %
#1172630
b100 &
b100 %
#1172634
b10 &
b10 %
#1172638
b1 &
1#
b1 %
#1172642
b0 &
b0 %
0#
0$
#2177574
b11001 &
b11001 %
1$
b11001 !
1"
#2177575
0"
#2177578
b1001100 &
b1001100 %
#2177582
b100110 &
b100110 %
#2177586
b10011 &
b10011 %
#2177590
b111010 &
b111010 %
#2177594
b11101 &
b11101 %
#2177598
b1011000 &
b1011000 %
#2177602
b101100 &
b101100 %
#2177606
b10110 &
b10110 %
#2177610
b1011 &
b1011 %
#2177614
b100010 &
b100010 %
#2177618
b10001 &
b10001 %
#2177622
b110100 &
b110100 %
#2177626
b11010 &
b11010 %
#2177630
b1101 &
b1101 %
#2177634
b101000 &
b101000 %
#2177638
b10100 &
b10100 %
#2177642
b1010 &
b1010 %
#2177646
b101 &
b101 %
#2177650
b10000 &
b10000 %
#2177654
b1000 &
b1000 %
#2177658
b100 &
b100 %
#2177662
b10 &
b10 %
#2177666
b1 &
b1 %
1#
#2177670
b0 &
0#
b0 %
0$
#4500012
