// Seed: 3875060312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    id_3 = 1;
  end
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  always @(*) force id_5 = id_1 == id_1;
endmodule
