Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:41:30 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (186)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (186)
--------------------------------
 There are 186 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.822        0.000                      0                 2757        0.096        0.000                      0                 2757        4.020        0.000                       0                  1785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.822        0.000                      0                 2757        0.096        0.000                      0                 2757        4.020        0.000                       0                  1785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 3.423ns (48.044%)  route 3.702ns (51.956%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.513     7.799    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.299     8.098 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.098    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 3.423ns (48.744%)  route 3.599ns (51.256%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.411     7.696    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.995 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.995    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 3.423ns (48.753%)  route 3.598ns (51.247%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.410     7.695    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.994 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.994    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.423ns (48.955%)  route 3.569ns (51.045%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.381     7.666    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.965 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.965    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 3.423ns (48.986%)  route 3.565ns (51.014%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.376     7.662    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.961 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.961    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 3.423ns (49.134%)  route 3.544ns (50.866%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.355     7.641    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.940 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     7.940    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.423ns (49.165%)  route 3.539ns (50.835%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.351     7.636    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.935 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.935    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 3.423ns (49.824%)  route 3.447ns (50.176%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.259     7.544    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.299     7.843 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.843    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.423ns (49.856%)  route 3.443ns (50.144%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.254     7.540    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.299     7.839 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000     7.839    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.423ns (49.910%)  route 3.435ns (50.090%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y59         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=101, routed)         2.179     3.670    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.794 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     3.794    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7__4_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.344 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.344    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.572 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.572    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.800    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.009     5.151    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.265 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.265    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.379 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.379    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.493 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.493    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.607    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.835    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.949    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.063    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.285 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.247     7.532    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.831 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.831    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  3.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[48]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[63]_0[48]
    SLICE_X36Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/ap_clk
    SLICE_X36Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[48]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_7_load_reg_529_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/dividend0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y72         FDRE                                         r  bd_0_i/hls_inst/inst/p_7_load_reg_529_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/p_7_load_reg_529_reg[39]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/dividend0_reg[63]_0[39]
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/dividend0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/ap_clk
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/dividend0_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/dividend0_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[10]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[10]__1_n_0
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[11]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[11]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[11]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg[11]__1_n_0
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/D[0]
    SLICE_X34Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/ap_clk
    SLICE_X34Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/dividend0_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/D[12]
    SLICE_X34Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/ap_clk
    SLICE_X34Y74         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/dividend0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y54         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln22_1_reg_514_reg[7]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[63]_0[7]
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/ap_clk
    SLICE_X34Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[43]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg_n_0_[43]
    SLICE_X32Y61         LUT3 (Prop_lut3_I0_O)        0.049     0.689 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[44]_i_1/O
                         net (fo=1, routed)           0.000     0.689    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[44]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg_n_0_[0]
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[1]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg[38]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend0_reg_n_0_[38]
    SLICE_X32Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[39]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp[39]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1784, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/dividend_tmp_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y27   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y23   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y20   bd_0_i/hls_inst/inst/mul_mul_16s_16s_16_4_1_U10/fn1_mul_mul_16s_16s_16_4_1_DSP48_2_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y28   bd_0_i/hls_inst/inst/mul_mul_17s_14ns_31_4_1_U9/fn1_mul_mul_17s_14ns_31_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y29   bd_0_i/hls_inst/inst/mul_mul_14s_14s_14_4_1_U8/fn1_mul_mul_14s_14s_14_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y26   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y30   bd_0_i/hls_inst/inst/mul_31s_64s_64_5_1_U4/fn1_mul_31s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/fn1_sdiv_17s_17ns_14_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y57  bd_0_i/hls_inst/inst/sdiv_18s_64ns_16_22_seq_1_U7/fn1_sdiv_18s_64ns_16_22_seq_1_div_U/fn1_sdiv_18s_64ns_16_22_seq_1_div_u_0/r_stage_reg[16]_srl16___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y60  bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/fn1_sdiv_64ns_18s_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y60  bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/fn1_sdiv_64ns_18s_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y64  bd_0_i/hls_inst/inst/urem_16ns_17ns_15_20_seq_1_U3/fn1_urem_16ns_17ns_15_20_seq_1_div_U/fn1_urem_16ns_17ns_15_20_seq_1_div_u_0/r_stage_reg[14]_srl14___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/fn1_sdiv_17s_17ns_14_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/fn1_sdiv_17s_17ns_14_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y70  bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/fn1_sdiv_17s_17ns_14_21_seq_1_div_u_0/r_stage_reg[15]_srl15___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y57  bd_0_i/hls_inst/inst/sdiv_18s_64ns_16_22_seq_1_U7/fn1_sdiv_18s_64ns_16_22_seq_1_div_U/fn1_sdiv_18s_64ns_16_22_seq_1_div_u_0/r_stage_reg[16]_srl16___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y57  bd_0_i/hls_inst/inst/sdiv_18s_64ns_16_22_seq_1_U7/fn1_sdiv_18s_64ns_16_22_seq_1_div_U/fn1_sdiv_18s_64ns_16_22_seq_1_div_u_0/r_stage_reg[16]_srl16___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y49  bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_10ns_16_68_seq_1_U5_fn1_sdiv_64ns_10ns_16_68_seq_1_div_U_fn1_sdiv_64ns_10ns_16_68_seq_1_div_u_0_r_stage_reg_r_60/CLK



