#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xfeb680 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x101b690_0 .var "clock", 0 0;
v0x101b860_0 .net "decode_in_alu_out", 31 0, v0x1019220_0;  1 drivers
o0x7f4247fda2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x101b900_0 .net "decode_in_clr", 0 0, o0x7f4247fda2a8;  0 drivers
o0x7f4247fda308 .functor BUFZ 1, C4<z>; HiZ drive
v0x101b9a0_0 .net "decode_in_enable", 0 0, o0x7f4247fda308;  0 drivers
v0x101ba40_0 .net "decode_in_forwardAD", 0 0, v0x10103d0_0;  1 drivers
v0x101bb30_0 .net "decode_in_forwardBD", 0 0, v0x10105d0_0;  1 drivers
v0x101bbd0_0 .net "decode_in_instrD", 31 0, v0x1015040_0;  1 drivers
v0x101bcc0_0 .net "decode_in_pc_plus_4", 31 0, v0x1015110_0;  1 drivers
v0x101bdf0_0 .net "decode_in_regWriteW", 0 0, v0x101a110_0;  1 drivers
v0x101bf20_0 .net "decode_in_write_from_wb", 31 0, v0x101af20_0;  1 drivers
v0x101c050_0 .net "decode_reg_in_clr", 0 0, v0x1010ef0_0;  1 drivers
o0x7f4247fdcf48 .functor BUFZ 1, C4<z>; HiZ drive
v0x101c0f0_0 .net "decode_reg_in_enable", 0 0, o0x7f4247fdcf48;  0 drivers
v0x101c190_0 .net "decode_reg_in_instr", 31 0, v0x100f280_0;  1 drivers
v0x101c230_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x100fa60_0;  1 drivers
v0x101c2f0_0 .net "execute_in_ALUControlE", 2 0, v0x10173d0_0;  1 drivers
v0x101c3b0_0 .net "execute_in_ALUSrcE", 0 0, v0x10174e0_0;  1 drivers
v0x101c450_0 .net "execute_in_ForwardAE", 1 0, v0x10104e0_0;  1 drivers
v0x101c600_0 .net "execute_in_ForwardBE", 1 0, v0x10106c0_0;  1 drivers
o0x7f4247fdad88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x101c6a0_0 .net "execute_in_ForwardExecVal", 31 0, o0x7f4247fdad88;  0 drivers
o0x7f4247fdad58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x101c740_0 .net "execute_in_ForwardMemVal", 31 0, o0x7f4247fdad58;  0 drivers
v0x101c7e0_0 .net "execute_in_RdE", 4 0, v0x1016bf0_0;  1 drivers
v0x101c8a0_0 .net "execute_in_RegDstE", 0 0, v0x10175d0_0;  1 drivers
v0x101c940_0 .net "execute_in_RsE", 4 0, v0x10179e0_0;  1 drivers
v0x101ca50_0 .net "execute_in_RtE", 4 0, v0x1016b00_0;  1 drivers
v0x101cb10_0 .net "execute_in_SignImmE", 31 0, v0x1016ce0_0;  1 drivers
v0x101cbd0_0 .net "execute_in_reg1", 31 0, v0x1016900_0;  1 drivers
v0x101cc90_0 .net "execute_in_reg2", 31 0, v0x10178d0_0;  1 drivers
v0x101cd50_0 .net "execute_reg_in_a0", 31 0, v0x1003640_0;  1 drivers
v0x101ce10_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x1001510_0;  1 drivers
v0x101ced0_0 .net "execute_reg_in_alu_src", 0 0, v0x1001610_0;  1 drivers
v0x101cf70_0 .net "execute_reg_in_clr", 0 0, v0x10102f0_0;  1 drivers
v0x101d060_0 .net "execute_reg_in_instruction", 31 0, L_0x1031250;  1 drivers
v0x101d170_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x1001b90_0;  1 drivers
v0x101c4f0_0 .net "execute_reg_in_mem_write", 0 0, v0x1001ce0_0;  1 drivers
v0x101d420_0 .net "execute_reg_in_rd1", 31 0, v0x1003990_0;  1 drivers
v0x101d550_0 .net "execute_reg_in_rd2", 31 0, v0x1003a80_0;  1 drivers
v0x101d680_0 .net "execute_reg_in_rdE", 4 0, L_0x10312c0;  1 drivers
v0x101d720_0 .net "execute_reg_in_reg_dst", 0 0, v0x1001e80_0;  1 drivers
v0x101d7c0_0 .net "execute_reg_in_reg_write", 0 0, v0x1001f40_0;  1 drivers
v0x101d860_0 .net "execute_reg_in_rsD", 4 0, L_0x1031010;  1 drivers
v0x101d920_0 .net "execute_reg_in_rtD", 4 0, L_0x10311b0;  1 drivers
v0x101da30_0 .net "execute_reg_in_sign_immediate", 31 0, v0x1004750_0;  1 drivers
v0x101daf0_0 .net "execute_reg_in_syscall", 0 0, v0x1002000_0;  1 drivers
v0x101db90_0 .net "execute_reg_in_v0", 31 0, v0x1003f00_0;  1 drivers
v0x101dc50_0 .net "fetch_in_branch", 0 0, L_0x1030f00;  1 drivers
v0x101dd80_0 .net "fetch_in_branch_addr", 31 0, v0xfbf1c0_0;  1 drivers
v0x101ded0_0 .net "fetch_in_enable", 0 0, v0x1010f90_0;  1 drivers
v0x101df70_0 .net "fetch_in_jump", 0 0, v0x1001950_0;  1 drivers
v0x101e0a0_0 .net "fetch_in_jump_addr", 31 0, L_0x1031880;  1 drivers
v0x101e160_0 .net "fetch_in_jump_reg", 0 0, v0x1001a10_0;  1 drivers
o0x7f4247fda3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x101e290_0 .net "fetch_in_jump_reg_adddr", 31 0, o0x7f4247fda3c8;  0 drivers
v0x101e350_0 .net "hazard_in_MemtoRegE", 0 0, v0x1017150_0;  1 drivers
v0x101e3f0_0 .net "hazard_in_MemtoRegM", 0 0, v0x1018df0_0;  1 drivers
v0x101e490_0 .net "hazard_in_RegWriteE", 0 0, v0x10171f0_0;  1 drivers
v0x101e530_0 .net "hazard_in_RegWriteM", 0 0, v0x1018e90_0;  1 drivers
v0x101e5d0_0 .net "hazard_in_RegWriteW", 0 0, v0x101a590_0;  1 drivers
v0x101e6c0_0 .net "hazard_in_RsD", 4 0, L_0x1030f70;  1 drivers
v0x101e7d0_0 .net "hazard_in_RsE", 4 0, v0x100b540_0;  1 drivers
v0x101e8e0_0 .net "hazard_in_RtD", 4 0, L_0x1031110;  1 drivers
v0x101e9f0_0 .net "hazard_in_RtE", 4 0, v0x100b6e0_0;  1 drivers
o0x7f4247fdc018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x101eb00_0 .net "hazard_in_WriteRegE", 4 0, o0x7f4247fdc018;  0 drivers
v0x101ebc0_0 .net "hazard_in_WriteRegM", 4 0, L_0x1031a50;  1 drivers
v0x101ecb0_0 .net "hazard_in_WriteRegW", 4 0, L_0x1031d30;  1 drivers
v0x101edc0_0 .net "hazard_in_branchD", 0 0, v0x10016d0_0;  1 drivers
v0x101eef0_0 .net "memory_in_MemToRegM", 0 0, v0x1018fd0_0;  1 drivers
v0x101d210_0 .net "memory_in_MemWriteM", 0 0, v0x1019180_0;  1 drivers
v0x101d2b0_0 .net "memory_in_RegWriteM", 0 0, v0x1018f30_0;  1 drivers
v0x101f3a0_0 .net "memory_in_WriteRegM", 4 0, v0x10193b0_0;  1 drivers
v0x101f440_0 .net "memory_in_WritedataM", 31 0, v0x10192c0_0;  1 drivers
v0x101f4e0_0 .net "memory_in_a0", 31 0, v0x1019450_0;  1 drivers
v0x101f580_0 .net "memory_in_instruction", 31 0, v0x1018d00_0;  1 drivers
v0x101f620_0 .net "memory_in_syscall", 0 0, v0x1018c10_0;  1 drivers
v0x101f6c0_0 .net "memory_in_v0", 31 0, v0x1019540_0;  1 drivers
v0x101f760_0 .net "memory_reg_in_ALUOutput", 31 0, v0x1008880_0;  1 drivers
v0x101f800_0 .net "memory_reg_in_WriteDataE", 31 0, v0x100bae0_0;  1 drivers
v0x101f8a0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x100a9e0_0;  1 drivers
v0x101f940_0 .net "memory_reg_in_a0", 31 0, v0x1016eb0_0;  1 drivers
v0x101fa30_0 .net "memory_reg_in_instruction", 31 0, v0x1017070_0;  1 drivers
v0x101fb20_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x1017330_0;  1 drivers
v0x101fc10_0 .net "memory_reg_in_mem_write", 0 0, v0x1016df0_0;  1 drivers
v0x101fd00_0 .net "memory_reg_in_reg_write", 0 0, v0x1017290_0;  1 drivers
v0x101fdf0_0 .net "memory_reg_in_syscall", 0 0, v0x1016a60_0;  1 drivers
v0x101fee0_0 .net "memory_reg_in_v0", 31 0, v0x1016f90_0;  1 drivers
v0x101ffd0_0 .net "wb_in_ALUOutW", 31 0, v0x101a3d0_0;  1 drivers
v0x1020070_0 .net "wb_in_MemToRegW", 0 0, v0x101a200_0;  1 drivers
v0x1020110_0 .net "wb_in_ReadDataW", 31 0, v0x101a2a0_0;  1 drivers
v0x10201b0_0 .net "wb_in_WriteRegW", 4 0, v0x101a4b0_0;  1 drivers
v0x10202a0_0 .net "wb_reg_in_ALUOut", 31 0, L_0x1031b50;  1 drivers
v0x1020390_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x1031bc0;  1 drivers
v0x1020480_0 .net "wb_reg_in_RD", 31 0, v0x1012d00_0;  1 drivers
o0x7f4247fdcb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1020520_0 .net "wb_reg_in_RegWriteW", 0 0, o0x7f4247fdcb88;  0 drivers
v0x1020610_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x1031660;  1 drivers
S_0xfea5e0 .scope module, "decode_module" "decode" 2 138, 3 54 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 32 "pc_plus_4_decoded"
    .port_info 4 /INPUT 32 "instrD"
    .port_info 5 /INPUT 32 "write_from_wb"
    .port_info 6 /INPUT 32 "alu_out"
    .port_info 7 /INPUT 1 "forwardAD"
    .port_info 8 /INPUT 1 "forwardBD"
    .port_info 9 /INPUT 1 "regWriteW"
    .port_info 10 /OUTPUT 1 "out1"
    .port_info 11 /OUTPUT 32 "out1a"
    .port_info 12 /OUTPUT 32 "out1b"
    .port_info 13 /OUTPUT 32 "out1c"
    .port_info 14 /OUTPUT 1 "out2"
    .port_info 15 /OUTPUT 1 "out3"
    .port_info 16 /OUTPUT 3 "out4"
    .port_info 17 /OUTPUT 1 "out5"
    .port_info 18 /OUTPUT 1 "out6"
    .port_info 19 /OUTPUT 32 "out7"
    .port_info 20 /OUTPUT 32 "out8"
    .port_info 21 /OUTPUT 5 "out9"
    .port_info 22 /OUTPUT 5 "out10"
    .port_info 23 /OUTPUT 5 "out11"
    .port_info 24 /OUTPUT 32 "out12"
    .port_info 25 /OUTPUT 1 "out13"
    .port_info 26 /OUTPUT 32 "out14"
    .port_info 27 /OUTPUT 1 "out15"
    .port_info 28 /OUTPUT 1 "out16"
    .port_info 29 /OUTPUT 1 "out17"
    .port_info 30 /OUTPUT 1 "out18"
    .port_info 31 /OUTPUT 32 "out19"
    .port_info 32 /OUTPUT 32 "out20"
    .port_info 33 /OUTPUT 5 "out21"
    .port_info 34 /OUTPUT 5 "out22"
L_0x1030930 .functor NOT 1, v0x101b690_0, C4<0>, C4<0>, C4<0>;
L_0x1031250 .functor BUFZ 32, v0x1015040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1005000_0 .net *"_s16", 29 0, L_0x1030d30;  1 drivers
L_0x7f4247f90060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1005100_0 .net *"_s18", 1 0, L_0x7f4247f90060;  1 drivers
v0x10051e0_0 .net *"_s33", 25 0, L_0x1031360;  1 drivers
v0x10052a0_0 .net *"_s34", 31 0, L_0x1031480;  1 drivers
L_0x7f4247f900f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1005380_0 .net *"_s37", 5 0, L_0x7f4247f900f0;  1 drivers
v0x10054b0_0 .net *"_s38", 31 0, L_0x1031740;  1 drivers
v0x1005590_0 .net *"_s40", 29 0, L_0x1031570;  1 drivers
L_0x7f4247f90138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1005670_0 .net *"_s42", 1 0, L_0x7f4247f90138;  1 drivers
v0x1005750_0 .net "alu_out", 31 0, v0x1019220_0;  alias, 1 drivers
v0x10058a0_0 .net "clear", 0 0, o0x7f4247fda2a8;  alias, 0 drivers
v0x1005960_0 .net "clk", 0 0, v0x101b690_0;  1 drivers
v0x1005a20_0 .net "enable", 0 0, o0x7f4247fda308;  alias, 0 drivers
v0x1005ae0_0 .net "equalD_rs_input", 31 0, v0x10028f0_0;  1 drivers
v0x1005bf0_0 .net "equalD_rt_input", 31 0, v0x10030a0_0;  1 drivers
v0x1005d00_0 .net "equals_output", 0 0, v0x1000d90_0;  1 drivers
v0x1005df0_0 .net "forwardAD", 0 0, v0x10103d0_0;  alias, 1 drivers
v0x1005e90_0 .net "forwardBD", 0 0, v0x10105d0_0;  alias, 1 drivers
v0x1006040_0 .net "instrD", 31 0, v0x1015040_0;  alias, 1 drivers
v0x10060e0_0 .net "jal", 0 0, v0x1001840_0;  1 drivers
v0x1006180_0 .net "jal_address", 31 0, v0x10001c0_0;  1 drivers
v0x1006220_0 .net "memRead", 0 0, v0x1001ad0_0;  1 drivers
v0x10062c0_0 .net "out1", 0 0, v0x1002000_0;  alias, 1 drivers
v0x1006360_0 .net "out10", 20 16, L_0x10311b0;  alias, 1 drivers
v0x1006400_0 .net "out11", 15 11, L_0x10312c0;  alias, 1 drivers
v0x10064c0_0 .net "out12", 31 0, v0x1004750_0;  alias, 1 drivers
v0x1006580_0 .net "out13", 0 0, v0x1001ce0_0;  alias, 1 drivers
v0x1006620_0 .net "out14", 31 0, v0xfbf1c0_0;  alias, 1 drivers
v0x10066f0_0 .net "out15", 0 0, L_0x1030f00;  alias, 1 drivers
v0x10067c0_0 .net "out16", 0 0, v0x1001950_0;  alias, 1 drivers
v0x1006890_0 .net "out17", 0 0, v0x1001a10_0;  alias, 1 drivers
v0x1006960_0 .net "out18", 0 0, v0x10016d0_0;  alias, 1 drivers
v0x1006a50_0 .net "out19", 31 0, o0x7f4247fda3c8;  alias, 0 drivers
v0x1006af0_0 .net "out1a", 31 0, L_0x1031250;  alias, 1 drivers
v0x1005f30_0 .net "out1b", 31 0, v0x1003640_0;  alias, 1 drivers
v0x1006da0_0 .net "out1c", 31 0, v0x1003f00_0;  alias, 1 drivers
v0x1006e40_0 .net "out2", 0 0, v0x1001f40_0;  alias, 1 drivers
v0x1006ee0_0 .net "out20", 31 0, L_0x1031880;  alias, 1 drivers
v0x1006f80_0 .net "out21", 25 21, L_0x1030f70;  alias, 1 drivers
v0x1007060_0 .net "out22", 20 16, L_0x1031110;  alias, 1 drivers
v0x1007140_0 .net "out3", 0 0, v0x1001b90_0;  alias, 1 drivers
v0x1007210_0 .net "out4", 2 0, v0x1001510_0;  alias, 1 drivers
v0x10072e0_0 .net "out5", 0 0, v0x1001610_0;  alias, 1 drivers
v0x10073b0_0 .net "out6", 0 0, v0x1001e80_0;  alias, 1 drivers
v0x1007480_0 .net "out7", 31 0, v0x1003990_0;  alias, 1 drivers
v0x1007570_0 .net "out8", 31 0, v0x1003a80_0;  alias, 1 drivers
v0x1007660_0 .net "out9", 25 21, L_0x1031010;  alias, 1 drivers
v0x1007720_0 .net "pc_plus_4_decoded", 31 0, v0x1015110_0;  alias, 1 drivers
v0x1007830_0 .net "regWriteW", 0 0, v0x101a110_0;  alias, 1 drivers
v0x10078d0_0 .net "write_data", 31 0, v0x1004e80_0;  1 drivers
v0x10079c0_0 .net "write_from_wb", 31 0, v0x101af20_0;  alias, 1 drivers
L_0x1030760 .part v0x1015040_0, 26, 6;
L_0x1030800 .part v0x1015040_0, 0, 6;
L_0x10309a0 .part v0x1015040_0, 21, 5;
L_0x1030a40 .part v0x1015040_0, 16, 5;
L_0x1030ae0 .part v0x1015040_0, 0, 5;
L_0x1030b80 .part v0x1015040_0, 0, 16;
L_0x1030d30 .part v0x1004750_0, 0, 30;
L_0x1030e60 .concat [ 2 30 0 0], L_0x7f4247f90060, L_0x1030d30;
L_0x1030f70 .part v0x1015040_0, 21, 5;
L_0x1031010 .part v0x1015040_0, 21, 5;
L_0x1031110 .part v0x1015040_0, 16, 5;
L_0x10311b0 .part v0x1015040_0, 16, 5;
L_0x10312c0 .part v0x1015040_0, 11, 5;
L_0x1031360 .part v0x1015040_0, 0, 26;
L_0x1031480 .concat [ 26 6 0 0], L_0x1031360, L_0x7f4247f900f0;
L_0x1031570 .part L_0x1031480, 0, 30;
L_0x1031740 .concat [ 2 30 0 0], L_0x7f4247f90138, L_0x1031570;
L_0x1031880 .arith/sum 32, L_0x1031740, v0x1015110_0;
S_0xfd5110 .scope module, "add_for_branch" "adder" 3 109, 4 11 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0xfbf1c0_0 .var "adder_out", 31 0;
v0xfffcd0_0 .net "in1", 31 0, L_0x1030e60;  1 drivers
v0xfffdb0_0 .net "in2", 31 0, v0x1015110_0;  alias, 1 drivers
E_0xfcc9f0 .event edge, v0xfffcd0_0;
S_0xffff20 .scope module, "add_for_jal" "adder" 3 110, 4 11 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x10001c0_0 .var "adder_out", 31 0;
v0x10002c0_0 .net "in1", 31 0, v0x1015110_0;  alias, 1 drivers
L_0x7f4247f900a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x10003b0_0 .net "in2", 31 0, L_0x7f4247f900a8;  1 drivers
E_0x1000140 .event edge, v0xfffdb0_0;
S_0x1000500 .scope module, "branch_and" "and_gate" 3 115, 5 11 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x1030f00 .functor AND 1, v0x1000d90_0, v0x10016d0_0, C4<1>, C4<1>;
v0x1000750_0 .net "a", 0 0, v0x1000d90_0;  alias, 1 drivers
v0x1000810_0 .net "b", 0 0, v0x10016d0_0;  alias, 1 drivers
v0x10008d0_0 .net "c", 0 0, L_0x1030f00;  alias, 1 drivers
S_0x1000a20 .scope module, "branch_logic" "equals" 3 114, 6 10 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0x1000bf0 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0x1000d90_0 .var "equal_inputs", 0 0;
v0x1000e80_0 .net "input_0", 31 0, v0x10028f0_0;  alias, 1 drivers
v0x1000f40_0 .net "input_1", 31 0, v0x10030a0_0;  alias, 1 drivers
E_0x1000ce0 .event edge, v0x1000e80_0, v0x1000f40_0;
S_0x10010b0 .scope module, "controller" "control" 3 106, 7 23 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0x1001510_0 .var "aluOp", 2 0;
v0x1001610_0 .var "aluSrc", 0 0;
v0x10016d0_0 .var "branch", 0 0;
v0x10017a0_0 .net "funcCode", 5 0, L_0x1030800;  1 drivers
v0x1001840_0 .var "jal", 0 0;
v0x1001950_0 .var "jump", 0 0;
v0x1001a10_0 .var "jumpRegister", 0 0;
v0x1001ad0_0 .var "memRead", 0 0;
v0x1001b90_0 .var "memToReg", 0 0;
v0x1001ce0_0 .var "memWrite", 0 0;
v0x1001da0_0 .net "opcode", 31 26, L_0x1030760;  1 drivers
v0x1001e80_0 .var "regDst", 0 0;
v0x1001f40_0 .var "regWrite", 0 0;
v0x1002000_0 .var "syscall", 0 0;
E_0x10014b0 .event edge, v0x1001da0_0, v0x10017a0_0;
S_0x1002300 .scope module, "rd1_mux" "mux" 3 112, 8 12 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1002480 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1002640_0 .net "ctrl", 0 0, v0x10103d0_0;  alias, 1 drivers
v0x1002720_0 .net "input_one", 31 0, v0x1019220_0;  alias, 1 drivers
v0x1002800_0 .net "input_zero", 31 0, v0x1003990_0;  alias, 1 drivers
v0x10028f0_0 .var "out", 31 0;
E_0x10025c0 .event edge, v0x1002640_0, v0x1002800_0, v0x1002720_0;
S_0x1002a70 .scope module, "rd2_mux" "mux" 3 113, 8 12 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1002c40 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1002e00_0 .net "ctrl", 0 0, v0x10105d0_0;  alias, 1 drivers
v0x1002ee0_0 .net "input_one", 31 0, v0x1019220_0;  alias, 1 drivers
v0x1002fd0_0 .net "input_zero", 31 0, v0x1003a80_0;  alias, 1 drivers
v0x10030a0_0 .var "out", 31 0;
E_0x1002d80 .event edge, v0x1002e00_0, v0x1002fd0_0, v0x1002720_0;
S_0x1003220 .scope module, "regs" "registers" 3 107, 9 22 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0x1003640_0 .var "a0", 31 0;
v0x1003740_0 .net "clk", 0 0, L_0x1030930;  1 drivers
v0x1003800_0 .var/i "i", 31 0;
v0x10038c0_0 .net "jal", 0 0, v0x1001840_0;  alias, 1 drivers
v0x1003990_0 .var "read1", 31 0;
v0x1003a80_0 .var "read2", 31 0;
v0x1003b50_0 .net "reg1", 25 21, L_0x10309a0;  1 drivers
v0x1003c10_0 .net "reg2", 20 16, L_0x1030a40;  1 drivers
v0x1003cf0 .array "reg_mem", 0 31, 31 0;
v0x1003e40_0 .net "reg_write", 0 0, v0x101a110_0;  alias, 1 drivers
v0x1003f00_0 .var "v0", 31 0;
v0x1003fe0_0 .net "write_data", 31 0, v0x1004e80_0;  alias, 1 drivers
v0x10040c0_0 .net "write_reg", 4 0, L_0x1030ae0;  1 drivers
E_0x1003560 .event negedge, v0x1003740_0;
E_0x10035e0 .event posedge, v0x1003740_0;
S_0x1004360 .scope module, "signs" "sign_extend" 3 108, 10 11 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x1004650_0 .net "in", 15 0, L_0x1030b80;  1 drivers
v0x1004750_0 .var "out", 31 0;
E_0x10045d0 .event edge, v0x1004650_0;
S_0x1004890 .scope module, "write_mux" "mux" 3 111, 8 12 0, S_0xfea5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1004a10 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1004be0_0 .net "ctrl", 0 0, v0x1001840_0;  alias, 1 drivers
v0x1004cf0_0 .net "input_one", 31 0, v0x10001c0_0;  alias, 1 drivers
v0x1004db0_0 .net "input_zero", 31 0, v0x101af20_0;  alias, 1 drivers
v0x1004e80_0 .var "out", 31 0;
E_0x1004ae0 .event edge, v0x1001840_0, v0x1004db0_0, v0x10001c0_0;
S_0x1007fe0 .scope module, "execute_module" "execute" 2 160, 11 3 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
v0x100ab70_0 .net "ALUControlE", 2 0, v0x10173d0_0;  alias, 1 drivers
v0x100ac50_0 .net "ALUOutput", 31 0, v0x1008880_0;  alias, 1 drivers
v0x100ad20_0 .net "ALUSrcE", 0 0, v0x10174e0_0;  alias, 1 drivers
v0x100ae20_0 .net "ForwardAE", 1 0, v0x10104e0_0;  alias, 1 drivers
v0x100aef0_0 .net "ForwardBE", 1 0, v0x10106c0_0;  alias, 1 drivers
v0x100afe0_0 .net "ForwardExecVal", 31 0, o0x7f4247fdad88;  alias, 0 drivers
v0x100b0d0_0 .net "ForwardHandlingReg2ALU", 31 0, v0x1009a20_0;  1 drivers
v0x100b1c0_0 .net "ForwardMemVal", 31 0, o0x7f4247fdad58;  alias, 0 drivers
v0x100b2b0_0 .net "RdE", 4 0, v0x1016bf0_0;  alias, 1 drivers
v0x100b400_0 .net "RegDstE", 0 0, v0x10175d0_0;  alias, 1 drivers
v0x100b4a0_0 .net "RsE", 4 0, v0x10179e0_0;  alias, 1 drivers
v0x100b540_0 .var "RsEHazard", 4 0;
v0x100b620_0 .net "RtE", 4 0, v0x1016b00_0;  alias, 1 drivers
v0x100b6e0_0 .var "RtEHazard", 4 0;
v0x100b7a0_0 .net "SignImmE", 31 0, v0x1016ce0_0;  alias, 1 drivers
v0x100b890_0 .net "SrcAE", 31 0, v0x10090f0_0;  1 drivers
v0x100b930_0 .net "SrcBE", 31 0, v0x100a220_0;  1 drivers
v0x100bae0_0 .var "WriteDataE", 31 0;
v0x100bba0_0 .net "WriteRegE", 4 0, v0x100a9e0_0;  alias, 1 drivers
v0x100bc60_0 .net "reg1", 31 0, v0x1016900_0;  alias, 1 drivers
v0x100bd00_0 .net "reg2", 31 0, v0x10178d0_0;  alias, 1 drivers
S_0x1008320 .scope module, "ALUE" "alu" 11 42, 12 13 0, S_0x1007fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0x10085e0_0 .net "aluop", 2 0, v0x10173d0_0;  alias, 1 drivers
v0x10086e0_0 .net "read_data1", 31 0, v0x10090f0_0;  alias, 1 drivers
v0x10087c0_0 .net "read_data2", 31 0, v0x100a220_0;  alias, 1 drivers
v0x1008880_0 .var "result", 31 0;
E_0x1008560 .event edge, v0x10085e0_0, v0x10086e0_0, v0x10087c0_0;
S_0x1008a10 .scope module, "Mux3SrcAE" "mux3" 11 39, 13 13 0, S_0x1007fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x1008c00 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1008d40_0 .net "ctrl", 1 0, v0x10104e0_0;  alias, 1 drivers
v0x1008e40_0 .net "input_00", 31 0, v0x1016900_0;  alias, 1 drivers
v0x1008f20_0 .net "input_01", 31 0, o0x7f4247fdad58;  alias, 0 drivers
v0x1009010_0 .net "input_10", 31 0, o0x7f4247fdad88;  alias, 0 drivers
v0x10090f0_0 .var "out", 31 0;
E_0x1008cd0 .event edge, v0x1008d40_0, v0x1008e40_0, v0x1008f20_0, v0x1009010_0;
S_0x10092b0 .scope module, "Mux3SrcBe" "mux3" 11 40, 13 13 0, S_0x1007fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x1009480 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x1009690_0 .net "ctrl", 1 0, v0x10106c0_0;  alias, 1 drivers
v0x1009770_0 .net "input_00", 31 0, v0x10178d0_0;  alias, 1 drivers
v0x1009850_0 .net "input_01", 31 0, o0x7f4247fdad58;  alias, 0 drivers
v0x1009950_0 .net "input_10", 31 0, o0x7f4247fdad88;  alias, 0 drivers
v0x1009a20_0 .var "out", 31 0;
E_0x1009550 .event edge, v0x1009690_0, v0x1009770_0, v0x1008f20_0, v0x1009010_0;
S_0x1009bd0 .scope module, "MuxSrcBE" "mux" 11 41, 8 12 0, S_0x1007fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x1009da0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x1009f60_0 .net "ctrl", 0 0, v0x10174e0_0;  alias, 1 drivers
v0x100a040_0 .net "input_one", 31 0, v0x1016ce0_0;  alias, 1 drivers
v0x100a120_0 .net "input_zero", 31 0, v0x1009a20_0;  alias, 1 drivers
v0x100a220_0 .var "out", 31 0;
E_0x1009ee0 .event edge, v0x1009f60_0, v0x1009a20_0, v0x100a040_0;
S_0x100a380 .scope module, "MuxWriteRegE" "mux" 11 38, 8 12 0, S_0x1007fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0x100a5a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0x100a730_0 .net "ctrl", 0 0, v0x10175d0_0;  alias, 1 drivers
v0x100a810_0 .net "input_one", 4 0, v0x1016bf0_0;  alias, 1 drivers
v0x100a8f0_0 .net "input_zero", 4 0, v0x1016b00_0;  alias, 1 drivers
v0x100a9e0_0 .var "out", 4 0;
E_0x100a6b0 .event edge, v0x100a730_0, v0x100a8f0_0, v0x100a810_0;
S_0x100c030 .scope module, "fetch_module" "fetch" 2 126, 14 20 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0x100ed90_0 .net "branch", 0 0, L_0x1030f00;  alias, 1 drivers
v0x100ee50_0 .net "branch_addr", 31 0, v0xfbf1c0_0;  alias, 1 drivers
v0x100ef10_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
L_0x7f4247f90018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x100f000_0 .net "constant_four", 31 0, L_0x7f4247f90018;  1 drivers
v0x100f0a0_0 .net "enable", 0 0, v0x1010f90_0;  alias, 1 drivers
v0x100f190_0 .net "if_jump", 31 0, v0x100d860_0;  1 drivers
v0x100f280_0 .var "instr", 31 0;
v0x100f340_0 .net "instr_internal", 31 0, v0x100c720_0;  1 drivers
v0x100f400_0 .net "jump", 0 0, v0x1001950_0;  alias, 1 drivers
v0x100f530_0 .net "jump_addr", 31 0, L_0x1031880;  alias, 1 drivers
v0x100f5d0_0 .net "jump_or_not", 31 0, v0x100d060_0;  1 drivers
v0x100f6e0_0 .net "jump_reg", 0 0, v0x1001a10_0;  alias, 1 drivers
v0x100f780_0 .net "jump_reg_addr", 31 0, o0x7f4247fda3c8;  alias, 0 drivers
v0x100f890_0 .net "pc", 31 0, v0x100dff0_0;  1 drivers
v0x100f9a0_0 .net "pc_f", 31 0, v0x100ec20_0;  1 drivers
v0x100fa60_0 .var "pc_plus_4", 31 0;
v0x100fb40_0 .net "pc_plus_4_internal", 31 0, v0x100e3f0_0;  1 drivers
E_0x100c310 .event edge, v0x100cfa0_0, v0x100c720_0;
S_0x100c350 .scope module, "instr_mem" "instruction_memory" 14 59, 15 11 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x100c620_0 .net "addr", 31 0, v0x100ec20_0;  alias, 1 drivers
v0x100c720_0 .var "instruction", 31 0;
v0x100c800 .array "memory", 1052672 1048576, 31 0;
v0x100c8d0_0 .var "real_addr", 31 0;
E_0x100c5a0 .event edge, v0x100c620_0;
S_0x100ca10 .scope module, "jump_mux" "mux" 14 55, 8 12 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x100cbe0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x100cdb0_0 .net "ctrl", 0 0, v0x1001950_0;  alias, 1 drivers
v0x100cec0_0 .net "input_one", 31 0, v0x100d860_0;  alias, 1 drivers
v0x100cfa0_0 .net "input_zero", 31 0, v0x100e3f0_0;  alias, 1 drivers
v0x100d060_0 .var "out", 31 0;
E_0x100ccb0 .event edge, v0x1001950_0, v0x100cfa0_0, v0x100cec0_0;
S_0x100d1f0 .scope module, "jump_reg_mux" "mux" 14 54, 8 12 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x100d3c0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x100d590_0 .net "ctrl", 0 0, v0x1001a10_0;  alias, 1 drivers
v0x100d6a0_0 .net "input_one", 31 0, o0x7f4247fda3c8;  alias, 0 drivers
v0x100d760_0 .net "input_zero", 31 0, L_0x1031880;  alias, 1 drivers
v0x100d860_0 .var "out", 31 0;
E_0x100d490 .event edge, v0x1001a10_0, v0x1006ee0_0, v0x1006a50_0;
S_0x100d9a0 .scope module, "next_pc" "mux" 14 56, 8 12 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x100db70 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x100dd30_0 .net "ctrl", 0 0, L_0x1030f00;  alias, 1 drivers
v0x100de40_0 .net "input_one", 31 0, v0xfbf1c0_0;  alias, 1 drivers
v0x100df50_0 .net "input_zero", 31 0, v0x100d060_0;  alias, 1 drivers
v0x100dff0_0 .var "out", 31 0;
E_0x100dcb0 .event edge, v0x10008d0_0, v0x100d060_0, v0xfbf1c0_0;
S_0x100e160 .scope module, "plus_4" "adder" 14 53, 4 11 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x100e3f0_0 .var "adder_out", 31 0;
v0x100e4d0_0 .net "in1", 31 0, v0x100ec20_0;  alias, 1 drivers
v0x100e570_0 .net "in2", 31 0, L_0x7f4247f90018;  alias, 1 drivers
S_0x100e6c0 .scope module, "so_fetch" "reg_f" 14 57, 16 12 0, S_0x100c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0x100e990_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x100ea80_0 .net "enable", 0 0, v0x1010f90_0;  alias, 1 drivers
v0x100eb20_0 .net "in1", 31 0, v0x100dff0_0;  alias, 1 drivers
v0x100ec20_0 .var "out1", 31 0;
E_0x100e930 .event posedge, v0x1005960_0;
S_0x100fe70 .scope module, "hazard_module" "hazard" 2 190, 17 31 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0x1031da0 .functor AND 1, v0x10016d0_0, v0x10171f0_0, C4<1>, C4<1>;
L_0x1032070 .functor OR 1, L_0x1031e10, L_0x1031f40, C4<0>, C4<0>;
L_0x10320e0 .functor AND 1, L_0x1031da0, L_0x1032070, C4<1>, C4<1>;
L_0x10321a0 .functor AND 1, v0x10016d0_0, v0x1018df0_0, C4<1>, C4<1>;
L_0x10323e0 .functor OR 1, L_0x1032210, L_0x1032340, C4<0>, C4<0>;
L_0x10324a0 .functor AND 1, L_0x10321a0, L_0x10323e0, C4<1>, C4<1>;
L_0x10325b0 .functor OR 1, L_0x10320e0, L_0x10324a0, C4<0>, C4<0>;
L_0x10328d0 .functor AND 1, L_0x1032760, v0x1017150_0, C4<1>, C4<1>;
L_0x1032990 .functor OR 1, L_0x10326c0, L_0x10328d0, C4<0>, C4<0>;
v0x10102f0_0 .var "FlushE", 0 0;
v0x10103d0_0 .var "ForwardAD", 0 0;
v0x10104e0_0 .var "ForwardAE", 1 0;
v0x10105d0_0 .var "ForwardBD", 0 0;
v0x10106c0_0 .var "ForwardBE", 1 0;
v0x1010800_0 .net "MemToRegE", 0 0, v0x1017150_0;  alias, 1 drivers
v0x10108c0_0 .net "MemToRegM", 0 0, v0x1018df0_0;  alias, 1 drivers
v0x1010980_0 .net "RegWriteE", 0 0, v0x10171f0_0;  alias, 1 drivers
v0x1010a40_0 .net "RegWriteM", 0 0, v0x1018e90_0;  alias, 1 drivers
v0x1010b90_0 .net "RegWriteW", 0 0, v0x101a590_0;  alias, 1 drivers
v0x1010c50_0 .net "RsD", 4 0, L_0x1030f70;  alias, 1 drivers
v0x1010d10_0 .net "RsE", 4 0, v0x100b540_0;  alias, 1 drivers
v0x1010db0_0 .net "RtD", 4 0, L_0x1031110;  alias, 1 drivers
v0x1010e50_0 .net "RtE", 4 0, v0x100b6e0_0;  alias, 1 drivers
v0x1010ef0_0 .var "StallD", 0 0;
v0x1010f90_0 .var "StallF", 0 0;
v0x1011030_0 .net "WriteRegE", 4 0, o0x7f4247fdc018;  alias, 0 drivers
v0x10111e0_0 .net "WriteRegM", 4 0, L_0x1031a50;  alias, 1 drivers
v0x1011280_0 .net "WriteRegW", 4 0, L_0x1031d30;  alias, 1 drivers
v0x1011360_0 .net *"_s0", 0 0, L_0x1031da0;  1 drivers
v0x1011420_0 .net *"_s10", 0 0, L_0x10321a0;  1 drivers
v0x10114e0_0 .net *"_s12", 0 0, L_0x1032210;  1 drivers
v0x10115a0_0 .net *"_s14", 0 0, L_0x1032340;  1 drivers
v0x1011660_0 .net *"_s16", 0 0, L_0x10323e0;  1 drivers
v0x1011720_0 .net *"_s18", 0 0, L_0x10324a0;  1 drivers
v0x10117e0_0 .net *"_s2", 0 0, L_0x1031e10;  1 drivers
v0x10118a0_0 .net *"_s22", 0 0, L_0x10326c0;  1 drivers
v0x1011960_0 .net *"_s24", 0 0, L_0x1032760;  1 drivers
v0x1011a20_0 .net *"_s26", 0 0, L_0x10328d0;  1 drivers
v0x1011ae0_0 .net *"_s4", 0 0, L_0x1031f40;  1 drivers
v0x1011ba0_0 .net *"_s6", 0 0, L_0x1032070;  1 drivers
v0x1011c60_0 .net *"_s8", 0 0, L_0x10320e0;  1 drivers
v0x1011d20_0 .net "branchD", 0 0, v0x10016d0_0;  alias, 1 drivers
v0x10110d0_0 .net "branchStall", 0 0, L_0x10325b0;  1 drivers
v0x1011fd0_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x1012070_0 .net "lwStall", 0 0, L_0x1032990;  1 drivers
L_0x1031e10 .cmp/eq 5, o0x7f4247fdc018, L_0x1030f70;
L_0x1031f40 .cmp/eq 5, o0x7f4247fdc018, L_0x1031110;
L_0x1032210 .cmp/eq 5, L_0x1031a50, L_0x1030f70;
L_0x1032340 .cmp/eq 5, L_0x1031a50, L_0x1031110;
L_0x10326c0 .cmp/eq 5, L_0x1030f70, v0x100b6e0_0;
L_0x1032760 .cmp/eq 5, L_0x1031110, v0x100b6e0_0;
S_0x1012440 .scope module, "memory_module" "memory" 2 175, 18 29 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
L_0x1031660 .functor BUFZ 5, v0x10193b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1031a50 .functor BUFZ 5, v0x10193b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1031b50 .functor BUFZ 32, v0x1019220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1031bc0 .functor BUFZ 1, v0x1018fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1031c30 .functor BUFZ 1, v0x1018c10_0, C4<0>, C4<0>, C4<0>;
v0x1013940_0 .net "ALUOutM", 31 0, v0x1019220_0;  alias, 1 drivers
v0x1013ab0_0 .net "ALUOutW", 31 0, L_0x1031b50;  alias, 1 drivers
v0x1013b90_0 .net "MemToRegM", 0 0, v0x1018fd0_0;  alias, 1 drivers
v0x1013c30_0 .net "MemWriteM", 0 0, v0x1019180_0;  alias, 1 drivers
v0x1013cd0_0 .net "MemtoRegM_out", 0 0, L_0x1031bc0;  alias, 1 drivers
v0x1013d70_0 .net "RD", 31 0, v0x1012d00_0;  alias, 1 drivers
v0x1013e30_0 .net "RegWriteM", 0 0, v0x1018f30_0;  alias, 1 drivers
v0x1013ed0_0 .net "RegWriteW", 0 0, o0x7f4247fdcb88;  alias, 0 drivers
v0x1013f90_0 .net "WriteDataM", 31 0, v0x10192c0_0;  alias, 1 drivers
v0x10140e0_0 .net "WriteRegM", 4 0, v0x10193b0_0;  alias, 1 drivers
v0x10141a0_0 .net "WriteRegM_out", 4 0, L_0x1031660;  alias, 1 drivers
v0x1014280_0 .net "WriteRegM_out_hazard", 4 0, L_0x1031a50;  alias, 1 drivers
v0x1014340_0 .net "a0", 31 0, v0x1019450_0;  alias, 1 drivers
v0x1014400_0 .net "instruction", 31 0, v0x1018d00_0;  alias, 1 drivers
v0x10144d0_0 .net "syscall", 0 0, v0x1018c10_0;  alias, 1 drivers
v0x10145a0_0 .net "syscall_out", 0 0, L_0x1031c30;  1 drivers
v0x1014640_0 .net "v0", 31 0, v0x1019540_0;  alias, 1 drivers
S_0x10127e0 .scope module, "my_data_memory" "data_memory" 18 48, 19 13 0, S_0x1012440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0x1012ac0_0 .net "address", 31 0, v0x1019220_0;  alias, 1 drivers
v0x1012ba0 .array "data_mem", 2147483644 2147418112, 31 0;
v0x1012c60_0 .net "mem_write", 0 0, v0x1019180_0;  alias, 1 drivers
v0x1012d00_0 .var "read_data", 31 0;
v0x1012de0_0 .net "write_data", 31 0, v0x10192c0_0;  alias, 1 drivers
E_0x1012a40 .event edge, v0x1002720_0, v0x1012c60_0;
S_0x1012f90 .scope module, "my_sys_call" "system_call" 18 49, 20 11 0, S_0x1012440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0x1013290_0 .net "a0", 31 0, v0x1019450_0;  alias, 1 drivers
v0x1013390_0 .var/i "clk_counter", 31 0;
v0x1013470_0 .net "instruction", 31 0, v0x1018d00_0;  alias, 1 drivers
v0x1013530_0 .var/i "num_instructions", 31 0;
v0x1013610_0 .net "syscall_control", 0 0, v0x1018c10_0;  alias, 1 drivers
v0x1013720_0 .var/real "time_var", 0 0;
v0x10137e0_0 .net "v0", 31 0, v0x1019540_0;  alias, 1 drivers
E_0x10131f0 .event edge, v0x1013470_0;
E_0x1013250/0 .event edge, v0x1013390_0, v0x1013470_0, v0x1013610_0, v0x10137e0_0;
E_0x1013250/1 .event edge, v0x1013290_0;
E_0x1013250 .event/or E_0x1013250/0, E_0x1013250/1;
S_0x1014a00 .scope module, "reg_d_module" "reg_d" 2 134, 21 15 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x1014c30_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x1014d60_0 .net "clr", 0 0, v0x1010ef0_0;  alias, 1 drivers
v0x1014e30_0 .net "enable", 0 0, o0x7f4247fdcf48;  alias, 0 drivers
v0x1014f00_0 .net "in1", 31 0, v0x100f280_0;  alias, 1 drivers
v0x1014fa0_0 .net "in2", 31 0, v0x100fa60_0;  alias, 1 drivers
v0x1015040_0 .var "out1", 31 0;
v0x1015110_0 .var "out2", 31 0;
S_0x10152d0 .scope module, "reg_e_module" "reg_e" 2 150, 22 47 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in14"
    .port_info 16 /INPUT 32 "in15"
    .port_info 17 /INPUT 32 "in16"
    .port_info 18 /OUTPUT 1 "out1"
    .port_info 19 /OUTPUT 1 "out2"
    .port_info 20 /OUTPUT 1 "out3"
    .port_info 21 /OUTPUT 3 "out4"
    .port_info 22 /OUTPUT 1 "out5"
    .port_info 23 /OUTPUT 1 "out6"
    .port_info 24 /OUTPUT 32 "out7"
    .port_info 25 /OUTPUT 32 "out8"
    .port_info 26 /OUTPUT 5 "out9"
    .port_info 27 /OUTPUT 5 "out10"
    .port_info 28 /OUTPUT 5 "out11"
    .port_info 29 /OUTPUT 32 "out12"
    .port_info 30 /OUTPUT 1 "out13"
    .port_info 31 /OUTPUT 32 "out14"
    .port_info 32 /OUTPUT 32 "out15"
    .port_info 33 /OUTPUT 32 "out16"
    .port_info 34 /OUTPUT 1 "out17"
    .port_info 35 /OUTPUT 1 "out18"
v0x1015980_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x1015a40_0 .net "clr", 0 0, v0x10102f0_0;  alias, 1 drivers
v0x1015b30_0 .net "in1", 0 0, v0x1002000_0;  alias, 1 drivers
v0x1015c50_0 .net "in10", 20 16, L_0x10311b0;  alias, 1 drivers
v0x1015cf0_0 .net "in11", 15 11, L_0x10312c0;  alias, 1 drivers
v0x1015de0_0 .net "in12", 31 0, v0x1004750_0;  alias, 1 drivers
v0x1015ed0_0 .net "in13", 0 0, v0x1001ce0_0;  alias, 1 drivers
v0x1015fc0_0 .net "in14", 31 0, v0x1003640_0;  alias, 1 drivers
v0x10160b0_0 .net "in15", 31 0, v0x1003f00_0;  alias, 1 drivers
v0x10161e0_0 .net "in16", 31 0, L_0x1031250;  alias, 1 drivers
v0x10162a0_0 .net "in2", 0 0, v0x1001f40_0;  alias, 1 drivers
v0x1016390_0 .net "in3", 0 0, v0x1001b90_0;  alias, 1 drivers
v0x1016480_0 .net "in4", 2 0, v0x1001510_0;  alias, 1 drivers
v0x1016570_0 .net "in5", 0 0, v0x1001610_0;  alias, 1 drivers
v0x1016660_0 .net "in6", 0 0, v0x1001e80_0;  alias, 1 drivers
v0x1016750_0 .net "in7", 31 0, v0x1003990_0;  alias, 1 drivers
v0x1016810_0 .net "in8", 31 0, v0x1003a80_0;  alias, 1 drivers
v0x10169c0_0 .net "in9", 25 21, L_0x1031010;  alias, 1 drivers
v0x1016a60_0 .var "out1", 0 0;
v0x1016b00_0 .var "out10", 20 16;
v0x1016bf0_0 .var "out11", 15 11;
v0x1016ce0_0 .var "out12", 31 0;
v0x1016df0_0 .var "out13", 0 0;
v0x1016eb0_0 .var "out14", 31 0;
v0x1016f90_0 .var "out15", 31 0;
v0x1017070_0 .var "out16", 31 0;
v0x1017150_0 .var "out17", 0 0;
v0x10171f0_0 .var "out18", 0 0;
v0x1017290_0 .var "out2", 0 0;
v0x1017330_0 .var "out3", 0 0;
v0x10173d0_0 .var "out4", 2 0;
v0x10174e0_0 .var "out5", 0 0;
v0x10175d0_0 .var "out6", 0 0;
v0x1016900_0 .var "out7", 31 0;
v0x10178d0_0 .var "out8", 31 0;
v0x10179e0_0 .var "out9", 25 21;
E_0x10125c0 .event negedge, v0x1005960_0;
S_0x1018030 .scope module, "reg_m_module" "reg_m" 2 167, 23 32 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in8"
    .port_info 9 /INPUT 32 "in9"
    .port_info 10 /INPUT 32 "in10"
    .port_info 11 /OUTPUT 1 "out1"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 1 "out4"
    .port_info 15 /OUTPUT 32 "out5"
    .port_info 16 /OUTPUT 32 "out6"
    .port_info 17 /OUTPUT 5 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 32 "out9"
    .port_info 20 /OUTPUT 32 "out10"
    .port_info 21 /OUTPUT 1 "out11"
    .port_info 22 /OUTPUT 1 "out12"
v0x10183e0_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x1018480_0 .net "in1", 0 0, v0x1016a60_0;  alias, 1 drivers
v0x1018540_0 .net "in10", 31 0, v0x1017070_0;  alias, 1 drivers
v0x10185e0_0 .net "in2", 0 0, v0x1017290_0;  alias, 1 drivers
v0x1018680_0 .net "in3", 0 0, v0x1017330_0;  alias, 1 drivers
v0x1018770_0 .net "in4", 0 0, v0x1016df0_0;  alias, 1 drivers
v0x1018810_0 .net "in5", 31 0, v0x1008880_0;  alias, 1 drivers
v0x1018900_0 .net "in6", 31 0, v0x100bae0_0;  alias, 1 drivers
v0x10189a0_0 .net "in7", 4 0, v0x100a9e0_0;  alias, 1 drivers
v0x1018ad0_0 .net "in8", 31 0, v0x1016eb0_0;  alias, 1 drivers
v0x1018b70_0 .net "in9", 31 0, v0x1016f90_0;  alias, 1 drivers
v0x1018c10_0 .var "out1", 0 0;
v0x1018d00_0 .var "out10", 31 0;
v0x1018df0_0 .var "out11", 0 0;
v0x1018e90_0 .var "out12", 0 0;
v0x1018f30_0 .var "out2", 0 0;
v0x1018fd0_0 .var "out3", 0 0;
v0x1019180_0 .var "out4", 0 0;
v0x1019220_0 .var "out5", 31 0;
v0x10192c0_0 .var "out6", 31 0;
v0x10193b0_0 .var "out7", 4 0;
v0x1019450_0 .var "out8", 31 0;
v0x1019540_0 .var "out9", 31 0;
S_0x1019930 .scope module, "reg_w_module" "reg_w" 2 181, 24 23 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0x1019c70_0 .net "clk", 0 0, v0x101b690_0;  alias, 1 drivers
v0x1019d30_0 .net "in2", 0 0, o0x7f4247fdcb88;  alias, 0 drivers
v0x1019df0_0 .net "in3", 0 0, L_0x1031bc0;  alias, 1 drivers
v0x1019e90_0 .net "in4", 31 0, v0x1012d00_0;  alias, 1 drivers
v0x1019f80_0 .net "in5", 31 0, L_0x1031b50;  alias, 1 drivers
v0x101a070_0 .net "in6", 4 0, L_0x1031660;  alias, 1 drivers
v0x101a110_0 .var "out2", 0 0;
v0x101a200_0 .var "out3", 0 0;
v0x101a2a0_0 .var "out4", 31 0;
v0x101a3d0_0 .var "out5", 31 0;
v0x101a4b0_0 .var "out6", 4 0;
v0x101a590_0 .var "out7", 0 0;
S_0x101a800 .scope module, "wb_module" "writeback" 2 186, 25 18 0, S_0xfeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
L_0x1031d30 .functor BUFZ 5, v0x101a4b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x101b070_0 .net "ALUOutW", 31 0, v0x101a3d0_0;  alias, 1 drivers
v0x101b1a0_0 .net "MemToRegW", 0 0, v0x101a200_0;  alias, 1 drivers
v0x101b2b0_0 .net "ReadDataW", 31 0, v0x101a2a0_0;  alias, 1 drivers
v0x101b3a0_0 .net "ResultW", 31 0, v0x101af20_0;  alias, 1 drivers
v0x101b440_0 .net "WriteRegW", 4 0, v0x101a4b0_0;  alias, 1 drivers
v0x101b550_0 .net "WriteRegW_out", 4 0, L_0x1031d30;  alias, 1 drivers
S_0x101aa20 .scope module, "my_mux" "mux" 25 27, 8 12 0, S_0x101a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x101ac10 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x101acb0_0 .net "ctrl", 0 0, v0x101a200_0;  alias, 1 drivers
v0x101ad50_0 .net "input_one", 31 0, v0x101a2a0_0;  alias, 1 drivers
v0x101ae20_0 .net "input_zero", 31 0, v0x101a3d0_0;  alias, 1 drivers
v0x101af20_0 .var "out", 31 0;
E_0x1010090 .event edge, v0x101a200_0, v0x101a3d0_0, v0x101a2a0_0;
    .scope S_0x100e160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100e3f0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x100e160;
T_1 ;
    %wait E_0x100c5a0;
    %load/vec4 v0x100e4d0_0;
    %load/vec4 v0x100e570_0;
    %add;
    %store/vec4 v0x100e3f0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x100d1f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100d860_0, 0;
    %end;
    .thread T_2;
    .scope S_0x100d1f0;
T_3 ;
    %wait E_0x100d490;
    %load/vec4 v0x100d590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x100d760_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x100d6a0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x100d860_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x100ca10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100d060_0, 0;
    %end;
    .thread T_4;
    .scope S_0x100ca10;
T_5 ;
    %wait E_0x100ccb0;
    %load/vec4 v0x100cdb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x100cfa0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x100cec0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x100d060_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x100d9a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100dff0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x100d9a0;
T_7 ;
    %wait E_0x100dcb0;
    %load/vec4 v0x100dd30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x100df50_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x100de40_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x100dff0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x100e6c0;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x100ec20_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x100e6c0;
T_9 ;
    %wait E_0x100e930;
    %load/vec4 v0x100ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x100eb20_0;
    %assign/vec4 v0x100ec20_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x100c350;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100c720_0, 0;
    %end;
    .thread T_10;
    .scope S_0x100c350;
T_11 ;
    %wait E_0x100c5a0;
    %load/vec4 v0x100c620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x100c8d0_0, 0, 32;
    %load/vec4 v0x100c8d0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x100c800, 4;
    %store/vec4 v0x100c720_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x100c350;
T_12 ;
    %vpi_call 15 34 "$readmemh", "add_test.v", v0x100c800 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x100c030;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100f280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100fa60_0, 0;
    %end;
    .thread T_13;
    .scope S_0x100c030;
T_14 ;
    %wait E_0x100c310;
    %load/vec4 v0x100fb40_0;
    %assign/vec4 v0x100fa60_0, 0;
    %load/vec4 v0x100f340_0;
    %assign/vec4 v0x100f280_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1014a00;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1015040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1015110_0, 0;
    %end;
    .thread T_15;
    .scope S_0x1014a00;
T_16 ;
    %wait E_0x100e930;
    %load/vec4 v0x1014d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1015040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1015110_0, 0;
T_16.0 ;
    %load/vec4 v0x1014e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1014f00_0;
    %assign/vec4 v0x1015040_0, 0;
    %load/vec4 v0x1014fa0_0;
    %assign/vec4 v0x1015110_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x10010b0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10016d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1001510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1001f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1002000_0, 0;
    %end;
    .thread T_17;
    .scope S_0x10010b0;
T_18 ;
    %wait E_0x10014b0;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1001e80_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v0x1001950_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %pad/s 1;
    %store/vec4 v0x1001840_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1001a10_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %pad/s 1;
    %store/vec4 v0x10016d0_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1001ad0_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1001b90_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1001ce0_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x1001610_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x1001f40_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10017a0_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %store/vec4 v0x1002000_0, 0, 1;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10017a0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1001510_0, 0, 3;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10017a0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1001510_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10017a0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1001510_0, 0, 3;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x1001da0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10017a0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1001da0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1001510_0, 0, 3;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1001510_0, 0, 3;
T_18.15 ;
T_18.13 ;
T_18.11 ;
T_18.9 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1003220;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003800_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x1003800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1003800_0;
    %store/vec4a v0x1003cf0, 4, 0;
    %load/vec4 v0x1003800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1003800_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x1003220;
T_20 ;
    %wait E_0x10035e0;
    %load/vec4 v0x1003b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1003cf0, 4;
    %store/vec4 v0x1003990_0, 0, 32;
    %load/vec4 v0x1003c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1003cf0, 4;
    %store/vec4 v0x1003a80_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1003cf0, 4;
    %store/vec4 v0x1003f00_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1003cf0, 4;
    %store/vec4 v0x1003640_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1003220;
T_21 ;
    %wait E_0x1003560;
    %load/vec4 v0x10038c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x1003fe0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1003cf0, 4, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1003e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x1003fe0_0;
    %load/vec4 v0x10040c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1003cf0, 4, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1004360;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1004750_0, 0;
    %end;
    .thread T_22;
    .scope S_0x1004360;
T_23 ;
    %wait E_0x10045d0;
    %load/vec4 v0x1004650_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1004650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1004750_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xfd5110;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xfbf1c0_0, 0;
    %end;
    .thread T_24;
    .scope S_0xfd5110;
T_25 ;
    %wait E_0xfcc9f0;
    %load/vec4 v0xfffcd0_0;
    %load/vec4 v0xfffdb0_0;
    %add;
    %store/vec4 v0xfbf1c0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xffff20;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10001c0_0, 0;
    %end;
    .thread T_26;
    .scope S_0xffff20;
T_27 ;
    %wait E_0x1000140;
    %load/vec4 v0x10002c0_0;
    %load/vec4 v0x10003b0_0;
    %add;
    %store/vec4 v0x10001c0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1004890;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1004e80_0, 0;
    %end;
    .thread T_28;
    .scope S_0x1004890;
T_29 ;
    %wait E_0x1004ae0;
    %load/vec4 v0x1004be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1004db0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x1004cf0_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1004e80_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1002300;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10028f0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x1002300;
T_31 ;
    %wait E_0x10025c0;
    %load/vec4 v0x1002640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x1002800_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x1002720_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x10028f0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1002a70;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10030a0_0, 0;
    %end;
    .thread T_32;
    .scope S_0x1002a70;
T_33 ;
    %wait E_0x1002d80;
    %load/vec4 v0x1002e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x1002fd0_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x1002ee0_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x10030a0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1000a20;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1000d90_0, 0;
    %end;
    .thread T_34;
    .scope S_0x1000a20;
T_35 ;
    %wait E_0x1000ce0;
    %load/vec4 v0x1000e80_0;
    %load/vec4 v0x1000f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1000d90_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x10152d0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1016a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10173d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10174e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10175d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10178d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x10179e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1016b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1016bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1016df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1017070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10171f0_0, 0;
    %end;
    .thread T_36;
    .scope S_0x10152d0;
T_37 ;
    %wait E_0x10125c0;
    %load/vec4 v0x1015a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1016a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10173d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10174e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10175d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10178d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x10179e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1016b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1016bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1016df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1016f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1017070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1017150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10171f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1015b30_0;
    %assign/vec4 v0x1016a60_0, 0;
    %load/vec4 v0x10162a0_0;
    %assign/vec4 v0x1017290_0, 0;
    %load/vec4 v0x1016390_0;
    %assign/vec4 v0x1017330_0, 0;
    %load/vec4 v0x1016480_0;
    %assign/vec4 v0x10173d0_0, 0;
    %load/vec4 v0x1016570_0;
    %assign/vec4 v0x10174e0_0, 0;
    %load/vec4 v0x1016660_0;
    %assign/vec4 v0x10175d0_0, 0;
    %load/vec4 v0x1016750_0;
    %assign/vec4 v0x1016900_0, 0;
    %load/vec4 v0x1016810_0;
    %assign/vec4 v0x10178d0_0, 0;
    %load/vec4 v0x10169c0_0;
    %assign/vec4 v0x10179e0_0, 0;
    %load/vec4 v0x1015c50_0;
    %assign/vec4 v0x1016b00_0, 0;
    %load/vec4 v0x1015cf0_0;
    %assign/vec4 v0x1016bf0_0, 0;
    %load/vec4 v0x1015de0_0;
    %assign/vec4 v0x1016ce0_0, 0;
    %load/vec4 v0x1015ed0_0;
    %assign/vec4 v0x1016df0_0, 0;
    %load/vec4 v0x1016390_0;
    %assign/vec4 v0x1017150_0, 0;
    %load/vec4 v0x10162a0_0;
    %assign/vec4 v0x10171f0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x100a380;
T_38 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x100a9e0_0, 0;
    %end;
    .thread T_38;
    .scope S_0x100a380;
T_39 ;
    %wait E_0x100a6b0;
    %load/vec4 v0x100a730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0x100a8f0_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x100a810_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x100a9e0_0, 0, 5;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1008a10;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10090f0_0, 0;
    %end;
    .thread T_40;
    .scope S_0x1008a10;
T_41 ;
    %wait E_0x1008cd0;
    %load/vec4 v0x1008d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x1008e40_0;
    %store/vec4 v0x10090f0_0, 0, 32;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x1008f20_0;
    %store/vec4 v0x10090f0_0, 0, 32;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1009010_0;
    %store/vec4 v0x10090f0_0, 0, 32;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x10092b0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1009a20_0, 0;
    %end;
    .thread T_42;
    .scope S_0x10092b0;
T_43 ;
    %wait E_0x1009550;
    %load/vec4 v0x1009690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x1009770_0;
    %store/vec4 v0x1009a20_0, 0, 32;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x1009850_0;
    %store/vec4 v0x1009a20_0, 0, 32;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x1009950_0;
    %store/vec4 v0x1009a20_0, 0, 32;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1009bd0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100a220_0, 0;
    %end;
    .thread T_44;
    .scope S_0x1009bd0;
T_45 ;
    %wait E_0x1009ee0;
    %load/vec4 v0x1009f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x100a120_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x100a040_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x100a220_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1008320;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1008880_0, 0;
    %end;
    .thread T_46;
    .scope S_0x1008320;
T_47 ;
    %wait E_0x1008560;
    %load/vec4 v0x10085e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.0 ;
    %load/vec4 v0x10086e0_0;
    %load/vec4 v0x10087c0_0;
    %and;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.1 ;
    %load/vec4 v0x10086e0_0;
    %load/vec4 v0x10087c0_0;
    %or;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0x10086e0_0;
    %load/vec4 v0x10087c0_0;
    %add;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0x10086e0_0;
    %load/vec4 v0x10087c0_0;
    %sub;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0x10086e0_0;
    %load/vec4 v0x10087c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_47.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_47.8, 8;
T_47.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_47.8, 8;
 ; End of false expr.
    %blend;
T_47.8;
    %assign/vec4 v0x1008880_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1018030;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1019180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1019220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10192c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x10193b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1019450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1019540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1018d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1018e90_0, 0;
    %end;
    .thread T_48;
    .scope S_0x1018030;
T_49 ;
    %wait E_0x100e930;
    %load/vec4 v0x1018480_0;
    %assign/vec4 v0x1018c10_0, 0;
    %load/vec4 v0x10185e0_0;
    %assign/vec4 v0x1018f30_0, 0;
    %load/vec4 v0x1018680_0;
    %assign/vec4 v0x1018fd0_0, 0;
    %load/vec4 v0x1018770_0;
    %assign/vec4 v0x1019180_0, 0;
    %load/vec4 v0x1018810_0;
    %assign/vec4 v0x1019220_0, 0;
    %load/vec4 v0x1018900_0;
    %assign/vec4 v0x10192c0_0, 0;
    %load/vec4 v0x10189a0_0;
    %assign/vec4 v0x10193b0_0, 0;
    %load/vec4 v0x1018ad0_0;
    %assign/vec4 v0x1019450_0, 0;
    %load/vec4 v0x1019540_0;
    %assign/vec4 v0x1019540_0, 0;
    %load/vec4 v0x1018d00_0;
    %assign/vec4 v0x1018d00_0, 0;
    %load/vec4 v0x1018680_0;
    %assign/vec4 v0x1018df0_0, 0;
    %load/vec4 v0x10185e0_0;
    %assign/vec4 v0x1018e90_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x10127e0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1012d00_0, 0;
    %end;
    .thread T_50;
    .scope S_0x10127e0;
T_51 ;
    %wait E_0x1012a40;
    %load/vec4 v0x1012c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x1012de0_0;
    %load/vec4 v0x1012ac0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1012ba0, 4, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1012ac0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1012ba0, 4;
    %store/vec4 v0x1012d00_0, 0, 32;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1012f90;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1013390_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0x1012f90;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1013530_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x1012f90;
T_54 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x1013720_0;
    %end;
    .thread T_54;
    .scope S_0x1012f90;
T_55 ;
    %vpi_call 20 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 20 23 "$realtime" {0 0 0};
    %store/real v0x1013720_0;
    %end;
    .thread T_55;
    .scope S_0x1012f90;
T_56 ;
    %wait E_0x1013250;
    %load/vec4 v0x1013390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1013390_0, 0, 32;
    %load/vec4 v0x1013470_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1013610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x10137e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %vpi_call 20 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_56.5;
T_56.2 ;
    %vpi_call 20 32 "$display", "a0 is: %d", v0x1013290_0 {0 0 0};
    %jmp T_56.5;
T_56.3 ;
    %vpi_call 20 42 "$finish" {0 0 0};
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
T_56.0 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1012f90;
T_57 ;
    %wait E_0x10131f0;
    %load/vec4 v0x1013530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1013530_0, 0, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1019930;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x101a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x101a200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x101a2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x101a3d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x101a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x101a590_0, 0;
    %end;
    .thread T_58;
    .scope S_0x1019930;
T_59 ;
    %wait E_0x100e930;
    %load/vec4 v0x1019d30_0;
    %assign/vec4 v0x101a110_0, 0;
    %load/vec4 v0x1019df0_0;
    %assign/vec4 v0x101a200_0, 0;
    %load/vec4 v0x1019e90_0;
    %assign/vec4 v0x101a2a0_0, 0;
    %load/vec4 v0x1019f80_0;
    %assign/vec4 v0x101a3d0_0, 0;
    %load/vec4 v0x101a070_0;
    %assign/vec4 v0x101a4b0_0, 0;
    %load/vec4 v0x1019d30_0;
    %assign/vec4 v0x101a590_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x101aa20;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x101af20_0, 0;
    %end;
    .thread T_60;
    .scope S_0x101aa20;
T_61 ;
    %wait E_0x1010090;
    %load/vec4 v0x101acb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.0, 8;
    %load/vec4 v0x101ae20_0;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x101ad50_0;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x101af20_0, 0, 32;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x100fe70;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1010f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1010ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10103d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10105d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10106c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10104e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10106c0_0, 0, 2;
    %end;
    .thread T_62;
    .scope S_0x100fe70;
T_63 ;
    %wait E_0x100e930;
    %load/vec4 v0x1010d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010d10_0;
    %load/vec4 v0x10111e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x10104e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1010d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010d10_0;
    %load/vec4 v0x1011280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10104e0_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10104e0_0, 0;
T_63.3 ;
T_63.1 ;
    %load/vec4 v0x1010e50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010e50_0;
    %load/vec4 v0x10111e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x10106c0_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0x1010e50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010e50_0;
    %load/vec4 v0x1011280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10106c0_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10106c0_0, 0;
T_63.7 ;
T_63.5 ;
    %load/vec4 v0x1010c50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010c50_0;
    %load/vec4 v0x10111e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010a40_0;
    %and;
    %assign/vec4 v0x10103d0_0, 0;
    %load/vec4 v0x1010db0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1010db0_0;
    %load/vec4 v0x10111e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1010a40_0;
    %and;
    %assign/vec4 v0x10105d0_0, 0;
    %load/vec4 v0x10110d0_0;
    %load/vec4 v0x1012070_0;
    %or;
    %inv;
    %assign/vec4 v0x1010f90_0, 0;
    %load/vec4 v0x10110d0_0;
    %load/vec4 v0x1012070_0;
    %or;
    %inv;
    %assign/vec4 v0x1010ef0_0, 0;
    %load/vec4 v0x10110d0_0;
    %load/vec4 v0x1012070_0;
    %or;
    %assign/vec4 v0x10102f0_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0xfeb680;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101b690_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0xfeb680;
T_65 ;
    %delay 10, 0;
    %load/vec4 v0x101b690_0;
    %inv;
    %store/vec4 v0x101b690_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0xfeb680;
T_66 ;
    %vpi_call 2 214 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 215 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xfeb680 {0 0 0};
    %end;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
