#-----------------------------------------------------------
# xsim v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Wed Oct 23 15:32:51 2024
# Process ID: 51080
# Current directory: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim
# Command line: xsim -mode tcl -source {xsim.dir/shift_reg_time_impl/xsim_script.tcl}
# Log file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim/xsim.log
# Journal file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/sim/xsim.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 428.383 MHz, CPU Physical cores: 4, Host memory: 16397 MB
#-----------------------------------------------------------
source xsim.dir/shift_reg_time_impl/xsim_script.tcl
# xsim {shift_reg_time_impl} -autoloadwcfg -tclbatch {xsim_cfg.tcl}
Time resolution is 1 ps
source xsim_cfg.tcl
## log_wave -recursive *
## run all
$finish called at time : 90 ns : File "/home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/verif/tb_shift_reg.sv" Line 38
## exit
INFO: [Common 17-206] Exiting xsim at Wed Oct 23 15:32:53 2024...
