// Seed: 630876851
module module_0;
  always
    while (1 == id_1 & 1)
      #0 begin
        id_1 = 1;
      end
endmodule
module module_1 (
    output logic id_0
    , id_7,
    input  wor   id_1,
    input  tri0  id_2,
    input  logic id_3,
    input  logic id_4,
    output wand  id_5
);
  assign id_7 = id_2 ? 1 : 1 * 1 + 1 & id_7 ? 1'b0 + 1 : 1 ^ "" !=? 1;
  reg id_8;
  module_0();
  always @(!id_3) begin
    id_8 <= id_3;
    id_0 <= id_4;
    if (1) begin
      $display(id_1, 1);
      id_7 = #1 1;
    end
  end
endmodule
