INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/a993a775/Desktop/final_project/design sources/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/a993a775/Desktop/final_project/simulation sources/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
