Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 19:46:45 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.8 (stretch)
| Command      : report_timing_summary -max_paths 10 -file system_fpga_timing_summary_routed.rpt -pb system_fpga_timing_summary_routed.pb -rpx system_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : system_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 315 register/latch pins with no clock driven by root clock pin: bd_clk/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1502 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.840        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.840        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.475ns (47.900%)  route 2.692ns (52.100%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.911    clk_gen/count20_carry__5_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.245 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.245    clk_gen/p_0_in[30]
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk_gen/CLK
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 2.380ns (46.924%)  route 2.692ns (53.076%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.911    clk_gen/count20_carry__5_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.150 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.150    clk_gen/p_0_in[31]
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk_gen/CLK
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.364ns (46.756%)  route 2.692ns (53.244%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.911    clk_gen/count20_carry__5_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.134 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.134    clk_gen/p_0_in[29]
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk_gen/CLK
    SLICE_X29Y37         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062    15.085    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 2.361ns (46.724%)  route 2.692ns (53.275%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.131 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.131    clk_gen/p_0_in[26]
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 2.340ns (46.502%)  route 2.692ns (53.498%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.110 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.110    clk_gen/p_0_in[28]
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 2.266ns (45.704%)  route 2.692ns (54.296%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.036 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.036    clk_gen/p_0_in[27]
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 2.250ns (45.528%)  route 2.692ns (54.472%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.797    clk_gen/count20_carry__4_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.020 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.020    clk_gen/p_0_in[25]
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 2.247ns (45.495%)  route 2.692ns (54.505%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.017 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.017    clk_gen/p_0_in[22]
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.226ns (45.262%)  route 2.692ns (54.738%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.996 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.996    clk_gen/p_0_in[24]
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.152ns (44.426%)  route 2.692ns (55.574%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk_gen/CLK
    SLICE_X28Y32         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.116     6.651    clk_gen/count2[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.308     7.109    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.435 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.267     8.702    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.826    clk_gen/count2_0[4]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.227 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    clk_gen/count20_carry_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__0_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.455    clk_gen/count20_carry__1_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.683    clk_gen/count20_carry__3_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.922 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.922    clk_gen/p_0_in[23]
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk_gen/CLK
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.700    clk_gen/count2[20]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.808    clk_gen/p_0_in[20]
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    clk_gen/CLK
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.701    clk_gen/count2[24]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_gen/p_0_in[24]
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    clk_gen/CLK
    SLICE_X29Y35         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    clk_gen/CLK
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.701    clk_gen/count2[12]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_gen/p_0_in[12]
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    clk_gen/CLK
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    clk_gen/CLK
    SLICE_X29Y33         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.702    clk_gen/count2[16]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_gen/p_0_in[16]
    SLICE_X29Y33         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    clk_gen/CLK
    SLICE_X29Y33         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.703    clk_gen/count2[28]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[28]
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    clk_gen/CLK
    SLICE_X29Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    clk_gen/CLK
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.115     1.695    clk_gen/count2[5]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.810    clk_gen/p_0_in[5]
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    clk_gen/CLK
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.699    clk_gen/count2[17]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.814    clk_gen/p_0_in[17]
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.704    clk_gen/count2[19]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.815    clk_gen/p_0_in[19]
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    clk_gen/CLK
    SLICE_X29Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    clk_gen/CLK
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.121     1.701    clk_gen/count2[7]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.812    clk_gen/p_0_in[7]
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    clk_gen/CLK
    SLICE_X29Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    clk_gen/CLK
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.121     1.702    clk_gen/count2[11]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.813    clk_gen/p_0_in[11]
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    clk_gen/CLK
    SLICE_X29Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hs_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  hs_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y32   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y32   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y32   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y32   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33   clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   clk_gen/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   clk_gen/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   clk_gen/count2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   clk_gen/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   clk_gen/count2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   clk_gen/count2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35   clk_gen/count2_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   clk_gen/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   clk_gen/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   clk_gen/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   clk_gen/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34   clk_gen/count2_reg[18]/C



