// Seed: 1324752189
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2
);
  logic id_4;
  assign id_4[1] = id_0;
  logic id_5;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    output uwire id_7
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd39
) (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 _id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6
    , id_10,
    input tri id_7,
    output wire id_8
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.type_8 = 0;
  logic [-1 : id_3] id_11;
  ;
endmodule
