// Seed: 944234178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_16 = 1;
  wire id_17;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3,
    output wor   id_4,
    output logic id_5
    , id_12,
    input  tri0  id_6,
    input  wand  id_7,
    output wire  id_8,
    input  uwire id_9,
    input  uwire id_10
);
  always @(posedge 1) id_12 <= id_12;
  wire id_13;
  id_14 :
  assert property (@(*) 1'b0) #1 if (id_9) id_5 <= 1;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13
  );
  assign id_8 = id_9 - id_6;
endmodule
