0 1 1 the
1 2 2 other
2 3 3 input
3 4 4 of
4 5 5 the
5 6 6 and
6 7 7 gate
7 8 8 130
8 9 9 is
9 10 10 supplied
10 11 11 with
11 12 12 a
12 13 13 signal
13 14 14 obtained
14 15 15 by
15 16 16 inverting
16 17 17 the
17 18 18 idreq
18 19 19 signal
19 20 20 from
20 21 21 the
21 22 22 dmac
22 23 23 200
23 24 24 .
24
