
UFC23_Sample_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a350  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  0800a588  0800a588  0000b588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ada4  0800ada4  0000c1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ada4  0800ada4  0000bda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adac  0800adac  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800adac  0800adac  0000bdac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800adb4  0800adb4  0000bdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800adbc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b40  200001e4  0800afa0  0000c1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d24  0800afa0  0000cd24  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002001f  00000000  00000000  0000c21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ab  00000000  00000000  0002c239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  0002f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d53  00000000  00000000  00030560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003258c  00000000  00000000  000312b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015904  00000000  00000000  0006383f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012f300  00000000  00000000  00079143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a8443  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b78  00000000  00000000  001a8488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001ae000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e4 	.word	0x200001e4
 8000254:	00000000 	.word	0x00000000
 8000258:	0800a570 	.word	0x0800a570

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e8 	.word	0x200001e8
 8000274:	0800a570 	.word	0x0800a570

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_frsub>:
 8000c50:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c54:	e002      	b.n	8000c5c <__addsf3>
 8000c56:	bf00      	nop

08000c58 <__aeabi_fsub>:
 8000c58:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c5c <__addsf3>:
 8000c5c:	0042      	lsls	r2, r0, #1
 8000c5e:	bf1f      	itttt	ne
 8000c60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c64:	ea92 0f03 	teqne	r2, r3
 8000c68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c70:	d06a      	beq.n	8000d48 <__addsf3+0xec>
 8000c72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c7a:	bfc1      	itttt	gt
 8000c7c:	18d2      	addgt	r2, r2, r3
 8000c7e:	4041      	eorgt	r1, r0
 8000c80:	4048      	eorgt	r0, r1
 8000c82:	4041      	eorgt	r1, r0
 8000c84:	bfb8      	it	lt
 8000c86:	425b      	neglt	r3, r3
 8000c88:	2b19      	cmp	r3, #25
 8000c8a:	bf88      	it	hi
 8000c8c:	4770      	bxhi	lr
 8000c8e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c96:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4240      	negne	r0, r0
 8000c9e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ca2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ca6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000caa:	bf18      	it	ne
 8000cac:	4249      	negne	r1, r1
 8000cae:	ea92 0f03 	teq	r2, r3
 8000cb2:	d03f      	beq.n	8000d34 <__addsf3+0xd8>
 8000cb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cbc:	eb10 000c 	adds.w	r0, r0, ip
 8000cc0:	f1c3 0320 	rsb	r3, r3, #32
 8000cc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__addsf3+0x78>
 8000cce:	4249      	negs	r1, r1
 8000cd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cd4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd8:	d313      	bcc.n	8000d02 <__addsf3+0xa6>
 8000cda:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cde:	d306      	bcc.n	8000cee <__addsf3+0x92>
 8000ce0:	0840      	lsrs	r0, r0, #1
 8000ce2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ce6:	f102 0201 	add.w	r2, r2, #1
 8000cea:	2afe      	cmp	r2, #254	@ 0xfe
 8000cec:	d251      	bcs.n	8000d92 <__addsf3+0x136>
 8000cee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cf6:	bf08      	it	eq
 8000cf8:	f020 0001 	biceq.w	r0, r0, #1
 8000cfc:	ea40 0003 	orr.w	r0, r0, r3
 8000d00:	4770      	bx	lr
 8000d02:	0049      	lsls	r1, r1, #1
 8000d04:	eb40 0000 	adc.w	r0, r0, r0
 8000d08:	3a01      	subs	r2, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d10:	d2ed      	bcs.n	8000cee <__addsf3+0x92>
 8000d12:	fab0 fc80 	clz	ip, r0
 8000d16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d22:	bfaa      	itet	ge
 8000d24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d28:	4252      	neglt	r2, r2
 8000d2a:	4318      	orrge	r0, r3
 8000d2c:	bfbc      	itt	lt
 8000d2e:	40d0      	lsrlt	r0, r2
 8000d30:	4318      	orrlt	r0, r3
 8000d32:	4770      	bx	lr
 8000d34:	f092 0f00 	teq	r2, #0
 8000d38:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d3c:	bf06      	itte	eq
 8000d3e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d42:	3201      	addeq	r2, #1
 8000d44:	3b01      	subne	r3, #1
 8000d46:	e7b5      	b.n	8000cb4 <__addsf3+0x58>
 8000d48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d50:	bf18      	it	ne
 8000d52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d56:	d021      	beq.n	8000d9c <__addsf3+0x140>
 8000d58:	ea92 0f03 	teq	r2, r3
 8000d5c:	d004      	beq.n	8000d68 <__addsf3+0x10c>
 8000d5e:	f092 0f00 	teq	r2, #0
 8000d62:	bf08      	it	eq
 8000d64:	4608      	moveq	r0, r1
 8000d66:	4770      	bx	lr
 8000d68:	ea90 0f01 	teq	r0, r1
 8000d6c:	bf1c      	itt	ne
 8000d6e:	2000      	movne	r0, #0
 8000d70:	4770      	bxne	lr
 8000d72:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d76:	d104      	bne.n	8000d82 <__addsf3+0x126>
 8000d78:	0040      	lsls	r0, r0, #1
 8000d7a:	bf28      	it	cs
 8000d7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d80:	4770      	bx	lr
 8000d82:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d86:	bf3c      	itt	cc
 8000d88:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d8c:	4770      	bxcc	lr
 8000d8e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d92:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d96:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d9a:	4770      	bx	lr
 8000d9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000da0:	bf16      	itet	ne
 8000da2:	4608      	movne	r0, r1
 8000da4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da8:	4601      	movne	r1, r0
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	bf06      	itte	eq
 8000dae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000db2:	ea90 0f01 	teqeq	r0, r1
 8000db6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_ui2f>:
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	e004      	b.n	8000dcc <__aeabi_i2f+0x8>
 8000dc2:	bf00      	nop

08000dc4 <__aeabi_i2f>:
 8000dc4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc8:	bf48      	it	mi
 8000dca:	4240      	negmi	r0, r0
 8000dcc:	ea5f 0c00 	movs.w	ip, r0
 8000dd0:	bf08      	it	eq
 8000dd2:	4770      	bxeq	lr
 8000dd4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd8:	4601      	mov	r1, r0
 8000dda:	f04f 0000 	mov.w	r0, #0
 8000dde:	e01c      	b.n	8000e1a <__aeabi_l2f+0x2a>

08000de0 <__aeabi_ul2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f04f 0300 	mov.w	r3, #0
 8000dec:	e00a      	b.n	8000e04 <__aeabi_l2f+0x14>
 8000dee:	bf00      	nop

08000df0 <__aeabi_l2f>:
 8000df0:	ea50 0201 	orrs.w	r2, r0, r1
 8000df4:	bf08      	it	eq
 8000df6:	4770      	bxeq	lr
 8000df8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dfc:	d502      	bpl.n	8000e04 <__aeabi_l2f+0x14>
 8000dfe:	4240      	negs	r0, r0
 8000e00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e04:	ea5f 0c01 	movs.w	ip, r1
 8000e08:	bf02      	ittt	eq
 8000e0a:	4684      	moveq	ip, r0
 8000e0c:	4601      	moveq	r1, r0
 8000e0e:	2000      	moveq	r0, #0
 8000e10:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e14:	bf08      	it	eq
 8000e16:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e1a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e1e:	fabc f28c 	clz	r2, ip
 8000e22:	3a08      	subs	r2, #8
 8000e24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e28:	db10      	blt.n	8000e4c <__aeabi_l2f+0x5c>
 8000e2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e2e:	4463      	add	r3, ip
 8000e30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e34:	f1c2 0220 	rsb	r2, r2, #32
 8000e38:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e40:	eb43 0002 	adc.w	r0, r3, r2
 8000e44:	bf08      	it	eq
 8000e46:	f020 0001 	biceq.w	r0, r0, #1
 8000e4a:	4770      	bx	lr
 8000e4c:	f102 0220 	add.w	r2, r2, #32
 8000e50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e54:	f1c2 0220 	rsb	r2, r2, #32
 8000e58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e60:	eb43 0002 	adc.w	r0, r3, r2
 8000e64:	bf08      	it	eq
 8000e66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e6a:	4770      	bx	lr

08000e6c <__aeabi_uldivmod>:
 8000e6c:	b953      	cbnz	r3, 8000e84 <__aeabi_uldivmod+0x18>
 8000e6e:	b94a      	cbnz	r2, 8000e84 <__aeabi_uldivmod+0x18>
 8000e70:	2900      	cmp	r1, #0
 8000e72:	bf08      	it	eq
 8000e74:	2800      	cmpeq	r0, #0
 8000e76:	bf1c      	itt	ne
 8000e78:	f04f 31ff 	movne.w	r1, #4294967295
 8000e7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000e80:	f000 b9b0 	b.w	80011e4 <__aeabi_idiv0>
 8000e84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e8c:	f000 f806 	bl	8000e9c <__udivmoddi4>
 8000e90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e98:	b004      	add	sp, #16
 8000e9a:	4770      	bx	lr

08000e9c <__udivmoddi4>:
 8000e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ea0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ea2:	4688      	mov	r8, r1
 8000ea4:	4604      	mov	r4, r0
 8000ea6:	468e      	mov	lr, r1
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d14a      	bne.n	8000f42 <__udivmoddi4+0xa6>
 8000eac:	428a      	cmp	r2, r1
 8000eae:	4617      	mov	r7, r2
 8000eb0:	d95f      	bls.n	8000f72 <__udivmoddi4+0xd6>
 8000eb2:	fab2 f682 	clz	r6, r2
 8000eb6:	b14e      	cbz	r6, 8000ecc <__udivmoddi4+0x30>
 8000eb8:	f1c6 0320 	rsb	r3, r6, #32
 8000ebc:	fa01 fe06 	lsl.w	lr, r1, r6
 8000ec0:	40b7      	lsls	r7, r6
 8000ec2:	40b4      	lsls	r4, r6
 8000ec4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ec8:	ea43 0e0e 	orr.w	lr, r3, lr
 8000ecc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ed0:	fa1f fc87 	uxth.w	ip, r7
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	fbbe f1f8 	udiv	r1, lr, r8
 8000eda:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ede:	fb01 f20c 	mul.w	r2, r1, ip
 8000ee2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x5e>
 8000eea:	18fb      	adds	r3, r7, r3
 8000eec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ef0:	d202      	bcs.n	8000ef8 <__udivmoddi4+0x5c>
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	f200 8154 	bhi.w	80011a0 <__udivmoddi4+0x304>
 8000ef8:	4601      	mov	r1, r0
 8000efa:	1a9b      	subs	r3, r3, r2
 8000efc:	b2a2      	uxth	r2, r4
 8000efe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f02:	fb08 3310 	mls	r3, r8, r0, r3
 8000f06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000f0e:	4594      	cmp	ip, r2
 8000f10:	d90b      	bls.n	8000f2a <__udivmoddi4+0x8e>
 8000f12:	18ba      	adds	r2, r7, r2
 8000f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f18:	bf2c      	ite	cs
 8000f1a:	2401      	movcs	r4, #1
 8000f1c:	2400      	movcc	r4, #0
 8000f1e:	4594      	cmp	ip, r2
 8000f20:	d902      	bls.n	8000f28 <__udivmoddi4+0x8c>
 8000f22:	2c00      	cmp	r4, #0
 8000f24:	f000 813f 	beq.w	80011a6 <__udivmoddi4+0x30a>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f2e:	eba2 020c 	sub.w	r2, r2, ip
 8000f32:	2100      	movs	r1, #0
 8000f34:	b11d      	cbz	r5, 8000f3e <__udivmoddi4+0xa2>
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	2300      	movs	r3, #0
 8000f3a:	e9c5 2300 	strd	r2, r3, [r5]
 8000f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d905      	bls.n	8000f52 <__udivmoddi4+0xb6>
 8000f46:	b10d      	cbz	r5, 8000f4c <__udivmoddi4+0xb0>
 8000f48:	e9c5 0100 	strd	r0, r1, [r5]
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e7f5      	b.n	8000f3e <__udivmoddi4+0xa2>
 8000f52:	fab3 f183 	clz	r1, r3
 8000f56:	2900      	cmp	r1, #0
 8000f58:	d14e      	bne.n	8000ff8 <__udivmoddi4+0x15c>
 8000f5a:	4543      	cmp	r3, r8
 8000f5c:	f0c0 8112 	bcc.w	8001184 <__udivmoddi4+0x2e8>
 8000f60:	4282      	cmp	r2, r0
 8000f62:	f240 810f 	bls.w	8001184 <__udivmoddi4+0x2e8>
 8000f66:	4608      	mov	r0, r1
 8000f68:	2d00      	cmp	r5, #0
 8000f6a:	d0e8      	beq.n	8000f3e <__udivmoddi4+0xa2>
 8000f6c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000f70:	e7e5      	b.n	8000f3e <__udivmoddi4+0xa2>
 8000f72:	2a00      	cmp	r2, #0
 8000f74:	f000 80ac 	beq.w	80010d0 <__udivmoddi4+0x234>
 8000f78:	fab2 f682 	clz	r6, r2
 8000f7c:	2e00      	cmp	r6, #0
 8000f7e:	f040 80bb 	bne.w	80010f8 <__udivmoddi4+0x25c>
 8000f82:	1a8b      	subs	r3, r1, r2
 8000f84:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000f88:	b2bc      	uxth	r4, r7
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	0c02      	lsrs	r2, r0, #16
 8000f8e:	b280      	uxth	r0, r0
 8000f90:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f94:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f98:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000f9c:	fb04 f20c 	mul.w	r2, r4, ip
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d90e      	bls.n	8000fc2 <__udivmoddi4+0x126>
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000faa:	bf2c      	ite	cs
 8000fac:	f04f 0901 	movcs.w	r9, #1
 8000fb0:	f04f 0900 	movcc.w	r9, #0
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d903      	bls.n	8000fc0 <__udivmoddi4+0x124>
 8000fb8:	f1b9 0f00 	cmp.w	r9, #0
 8000fbc:	f000 80ec 	beq.w	8001198 <__udivmoddi4+0x2fc>
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	1a9b      	subs	r3, r3, r2
 8000fc4:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fcc:	fb04 f408 	mul.w	r4, r4, r8
 8000fd0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000fd4:	4294      	cmp	r4, r2
 8000fd6:	d90b      	bls.n	8000ff0 <__udivmoddi4+0x154>
 8000fd8:	18ba      	adds	r2, r7, r2
 8000fda:	f108 33ff 	add.w	r3, r8, #4294967295
 8000fde:	bf2c      	ite	cs
 8000fe0:	2001      	movcs	r0, #1
 8000fe2:	2000      	movcc	r0, #0
 8000fe4:	4294      	cmp	r4, r2
 8000fe6:	d902      	bls.n	8000fee <__udivmoddi4+0x152>
 8000fe8:	2800      	cmp	r0, #0
 8000fea:	f000 80d1 	beq.w	8001190 <__udivmoddi4+0x2f4>
 8000fee:	4698      	mov	r8, r3
 8000ff0:	1b12      	subs	r2, r2, r4
 8000ff2:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000ff6:	e79d      	b.n	8000f34 <__udivmoddi4+0x98>
 8000ff8:	f1c1 0620 	rsb	r6, r1, #32
 8000ffc:	408b      	lsls	r3, r1
 8000ffe:	fa08 f401 	lsl.w	r4, r8, r1
 8001002:	fa00 f901 	lsl.w	r9, r0, r1
 8001006:	fa22 f706 	lsr.w	r7, r2, r6
 800100a:	fa28 f806 	lsr.w	r8, r8, r6
 800100e:	408a      	lsls	r2, r1
 8001010:	431f      	orrs	r7, r3
 8001012:	fa20 f306 	lsr.w	r3, r0, r6
 8001016:	0c38      	lsrs	r0, r7, #16
 8001018:	4323      	orrs	r3, r4
 800101a:	fa1f fc87 	uxth.w	ip, r7
 800101e:	0c1c      	lsrs	r4, r3, #16
 8001020:	fbb8 fef0 	udiv	lr, r8, r0
 8001024:	fb00 881e 	mls	r8, r0, lr, r8
 8001028:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800102c:	fb0e f80c 	mul.w	r8, lr, ip
 8001030:	45a0      	cmp	r8, r4
 8001032:	d90e      	bls.n	8001052 <__udivmoddi4+0x1b6>
 8001034:	193c      	adds	r4, r7, r4
 8001036:	f10e 3aff 	add.w	sl, lr, #4294967295
 800103a:	bf2c      	ite	cs
 800103c:	f04f 0b01 	movcs.w	fp, #1
 8001040:	f04f 0b00 	movcc.w	fp, #0
 8001044:	45a0      	cmp	r8, r4
 8001046:	d903      	bls.n	8001050 <__udivmoddi4+0x1b4>
 8001048:	f1bb 0f00 	cmp.w	fp, #0
 800104c:	f000 80b8 	beq.w	80011c0 <__udivmoddi4+0x324>
 8001050:	46d6      	mov	lr, sl
 8001052:	eba4 0408 	sub.w	r4, r4, r8
 8001056:	fa1f f883 	uxth.w	r8, r3
 800105a:	fbb4 f3f0 	udiv	r3, r4, r0
 800105e:	fb00 4413 	mls	r4, r0, r3, r4
 8001062:	fb03 fc0c 	mul.w	ip, r3, ip
 8001066:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800106a:	45a4      	cmp	ip, r4
 800106c:	d90e      	bls.n	800108c <__udivmoddi4+0x1f0>
 800106e:	193c      	adds	r4, r7, r4
 8001070:	f103 30ff 	add.w	r0, r3, #4294967295
 8001074:	bf2c      	ite	cs
 8001076:	f04f 0801 	movcs.w	r8, #1
 800107a:	f04f 0800 	movcc.w	r8, #0
 800107e:	45a4      	cmp	ip, r4
 8001080:	d903      	bls.n	800108a <__udivmoddi4+0x1ee>
 8001082:	f1b8 0f00 	cmp.w	r8, #0
 8001086:	f000 809f 	beq.w	80011c8 <__udivmoddi4+0x32c>
 800108a:	4603      	mov	r3, r0
 800108c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001090:	eba4 040c 	sub.w	r4, r4, ip
 8001094:	fba0 ec02 	umull	lr, ip, r0, r2
 8001098:	4564      	cmp	r4, ip
 800109a:	4673      	mov	r3, lr
 800109c:	46e0      	mov	r8, ip
 800109e:	d302      	bcc.n	80010a6 <__udivmoddi4+0x20a>
 80010a0:	d107      	bne.n	80010b2 <__udivmoddi4+0x216>
 80010a2:	45f1      	cmp	r9, lr
 80010a4:	d205      	bcs.n	80010b2 <__udivmoddi4+0x216>
 80010a6:	ebbe 0302 	subs.w	r3, lr, r2
 80010aa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010ae:	3801      	subs	r0, #1
 80010b0:	46e0      	mov	r8, ip
 80010b2:	b15d      	cbz	r5, 80010cc <__udivmoddi4+0x230>
 80010b4:	ebb9 0203 	subs.w	r2, r9, r3
 80010b8:	eb64 0408 	sbc.w	r4, r4, r8
 80010bc:	fa04 f606 	lsl.w	r6, r4, r6
 80010c0:	fa22 f301 	lsr.w	r3, r2, r1
 80010c4:	40cc      	lsrs	r4, r1
 80010c6:	431e      	orrs	r6, r3
 80010c8:	e9c5 6400 	strd	r6, r4, [r5]
 80010cc:	2100      	movs	r1, #0
 80010ce:	e736      	b.n	8000f3e <__udivmoddi4+0xa2>
 80010d0:	fbb1 fcf2 	udiv	ip, r1, r2
 80010d4:	0c01      	lsrs	r1, r0, #16
 80010d6:	4614      	mov	r4, r2
 80010d8:	b280      	uxth	r0, r0
 80010da:	4696      	mov	lr, r2
 80010dc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80010e0:	2620      	movs	r6, #32
 80010e2:	4690      	mov	r8, r2
 80010e4:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80010e8:	4610      	mov	r0, r2
 80010ea:	fbb1 f1f2 	udiv	r1, r1, r2
 80010ee:	eba3 0308 	sub.w	r3, r3, r8
 80010f2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010f6:	e74b      	b.n	8000f90 <__udivmoddi4+0xf4>
 80010f8:	40b7      	lsls	r7, r6
 80010fa:	f1c6 0320 	rsb	r3, r6, #32
 80010fe:	fa01 f206 	lsl.w	r2, r1, r6
 8001102:	fa21 f803 	lsr.w	r8, r1, r3
 8001106:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800110a:	fa20 f303 	lsr.w	r3, r0, r3
 800110e:	b2bc      	uxth	r4, r7
 8001110:	40b0      	lsls	r0, r6
 8001112:	4313      	orrs	r3, r2
 8001114:	0c02      	lsrs	r2, r0, #16
 8001116:	0c19      	lsrs	r1, r3, #16
 8001118:	b280      	uxth	r0, r0
 800111a:	fbb8 f9fe 	udiv	r9, r8, lr
 800111e:	fb0e 8819 	mls	r8, lr, r9, r8
 8001122:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8001126:	fb09 f804 	mul.w	r8, r9, r4
 800112a:	4588      	cmp	r8, r1
 800112c:	d951      	bls.n	80011d2 <__udivmoddi4+0x336>
 800112e:	1879      	adds	r1, r7, r1
 8001130:	f109 3cff 	add.w	ip, r9, #4294967295
 8001134:	bf2c      	ite	cs
 8001136:	f04f 0a01 	movcs.w	sl, #1
 800113a:	f04f 0a00 	movcc.w	sl, #0
 800113e:	4588      	cmp	r8, r1
 8001140:	d902      	bls.n	8001148 <__udivmoddi4+0x2ac>
 8001142:	f1ba 0f00 	cmp.w	sl, #0
 8001146:	d031      	beq.n	80011ac <__udivmoddi4+0x310>
 8001148:	eba1 0108 	sub.w	r1, r1, r8
 800114c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001150:	fb09 f804 	mul.w	r8, r9, r4
 8001154:	fb0e 1119 	mls	r1, lr, r9, r1
 8001158:	b29b      	uxth	r3, r3
 800115a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800115e:	4543      	cmp	r3, r8
 8001160:	d235      	bcs.n	80011ce <__udivmoddi4+0x332>
 8001162:	18fb      	adds	r3, r7, r3
 8001164:	f109 31ff 	add.w	r1, r9, #4294967295
 8001168:	bf2c      	ite	cs
 800116a:	f04f 0a01 	movcs.w	sl, #1
 800116e:	f04f 0a00 	movcc.w	sl, #0
 8001172:	4543      	cmp	r3, r8
 8001174:	d2bb      	bcs.n	80010ee <__udivmoddi4+0x252>
 8001176:	f1ba 0f00 	cmp.w	sl, #0
 800117a:	d1b8      	bne.n	80010ee <__udivmoddi4+0x252>
 800117c:	f1a9 0102 	sub.w	r1, r9, #2
 8001180:	443b      	add	r3, r7
 8001182:	e7b4      	b.n	80010ee <__udivmoddi4+0x252>
 8001184:	1a84      	subs	r4, r0, r2
 8001186:	eb68 0203 	sbc.w	r2, r8, r3
 800118a:	2001      	movs	r0, #1
 800118c:	4696      	mov	lr, r2
 800118e:	e6eb      	b.n	8000f68 <__udivmoddi4+0xcc>
 8001190:	443a      	add	r2, r7
 8001192:	f1a8 0802 	sub.w	r8, r8, #2
 8001196:	e72b      	b.n	8000ff0 <__udivmoddi4+0x154>
 8001198:	f1ac 0c02 	sub.w	ip, ip, #2
 800119c:	443b      	add	r3, r7
 800119e:	e710      	b.n	8000fc2 <__udivmoddi4+0x126>
 80011a0:	3902      	subs	r1, #2
 80011a2:	443b      	add	r3, r7
 80011a4:	e6a9      	b.n	8000efa <__udivmoddi4+0x5e>
 80011a6:	443a      	add	r2, r7
 80011a8:	3802      	subs	r0, #2
 80011aa:	e6be      	b.n	8000f2a <__udivmoddi4+0x8e>
 80011ac:	eba7 0808 	sub.w	r8, r7, r8
 80011b0:	f1a9 0c02 	sub.w	ip, r9, #2
 80011b4:	4441      	add	r1, r8
 80011b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80011ba:	fb09 f804 	mul.w	r8, r9, r4
 80011be:	e7c9      	b.n	8001154 <__udivmoddi4+0x2b8>
 80011c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80011c4:	443c      	add	r4, r7
 80011c6:	e744      	b.n	8001052 <__udivmoddi4+0x1b6>
 80011c8:	3b02      	subs	r3, #2
 80011ca:	443c      	add	r4, r7
 80011cc:	e75e      	b.n	800108c <__udivmoddi4+0x1f0>
 80011ce:	4649      	mov	r1, r9
 80011d0:	e78d      	b.n	80010ee <__udivmoddi4+0x252>
 80011d2:	eba1 0108 	sub.w	r1, r1, r8
 80011d6:	46cc      	mov	ip, r9
 80011d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80011dc:	fb09 f804 	mul.w	r8, r9, r4
 80011e0:	e7b8      	b.n	8001154 <__udivmoddi4+0x2b8>
 80011e2:	bf00      	nop

080011e4 <__aeabi_idiv0>:
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop

080011e8 <UFC23_Example_Setup>:
UFC23 ufc23;

float tofAvgUp[UFC23_AMOUNT_BUNDLES_MAX], tofAvgDn[UFC23_AMOUNT_BUNDLES_MAX];

extern "C" void UFC23_Example_Setup(UART_HandleTypeDef *uart, SPI_HandleTypeDef *spi)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b0a0      	sub	sp, #128	@ 0x80
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
    SetUartHandle(uart);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 f91a 	bl	800142c <_Z13SetUartHandleP20__UART_HandleTypeDef>

    /* Wait to allow terminal software to capture the output */
    HAL_Delay(2000);
 80011f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011fc:	f002 fe90 	bl	8003f20 <HAL_Delay>

    SerialPrint("\nStarting UFC23 01_Basic demo on STM32...\n");
 8001200:	483a      	ldr	r0, [pc, #232]	@ (80012ec <UFC23_Example_Setup+0x104>)
 8001202:	f000 f925 	bl	8001450 <_Z11SerialPrintPKc>

    HAL_Delay(UFC23_T_RC_RLS_MS);
 8001206:	20e8      	movs	r0, #232	@ 0xe8
 8001208:	f002 fe8a 	bl	8003f20 <HAL_Delay>

    ufc23.begin(spi, SSN_Pin, SSN_GPIO_Port);
 800120c:	4b38      	ldr	r3, [pc, #224]	@ (80012f0 <UFC23_Example_Setup+0x108>)
 800120e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001212:	6839      	ldr	r1, [r7, #0]
 8001214:	4837      	ldr	r0, [pc, #220]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 8001216:	f001 fffb 	bl	8003210 <_ZN5UFC235beginEP19__SPI_HandleTypeDeftP12GPIO_TypeDef>

    while( !ufc23.init())
 800121a:	e006      	b.n	800122a <UFC23_Example_Setup+0x42>
    {
        SerialPrint("UFC23 initialization failed\n");
 800121c:	4836      	ldr	r0, [pc, #216]	@ (80012f8 <UFC23_Example_Setup+0x110>)
 800121e:	f000 f917 	bl	8001450 <_Z11SerialPrintPKc>
        HAL_Delay(1000);        
 8001222:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001226:	f002 fe7b 	bl	8003f20 <HAL_Delay>
    while( !ufc23.init())
 800122a:	4832      	ldr	r0, [pc, #200]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 800122c:	f002 f826 	bl	800327c <_ZN5UFC234initEv>
 8001230:	4603      	mov	r3, r0
 8001232:	f083 0301 	eor.w	r3, r3, #1
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1ef      	bne.n	800121c <UFC23_Example_Setup+0x34>
    }

    SerialPrint(ufc23.partIdToString(ufc23.partId));
 800123c:	4b2d      	ldr	r3, [pc, #180]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 800123e:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8001242:	4619      	mov	r1, r3
 8001244:	482b      	ldr	r0, [pc, #172]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 8001246:	f002 f905 	bl	8003454 <_ZN5UFC2314partIdToStringE12Ufc23_PartID>
 800124a:	4603      	mov	r3, r0
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f8ff 	bl	8001450 <_Z11SerialPrintPKc>
    SerialPrint(" initialized properly\n");
 8001252:	482a      	ldr	r0, [pc, #168]	@ (80012fc <UFC23_Example_Setup+0x114>)
 8001254:	f000 f8fc 	bl	8001450 <_Z11SerialPrintPKc>

    // Single ended configuration
    uint32_t configRegisters[UFC23_AMOUNT_CONFIGURATION_REGISTERS] =
 8001258:	4a29      	ldr	r2, [pc, #164]	@ (8001300 <UFC23_Example_Setup+0x118>)
 800125a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800125e:	4611      	mov	r1, r2
 8001260:	2248      	movs	r2, #72	@ 0x48
 8001262:	4618      	mov	r0, r3
 8001264:	f007 f929 	bl	80084ba <memcpy>
        0x0001424E,     // B0
        0x20412424,     // B1
        0x00000000      // B2
    };

    ufc23.setConfigurationRegisters(configRegisters);
 8001268:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800126c:	4619      	mov	r1, r3
 800126e:	4821      	ldr	r0, [pc, #132]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 8001270:	f002 f90a 	bl	8003488 <_ZN5UFC2325setConfigurationRegistersEPm>

    // Measure the High Speed Oscillator frequency. It calibrates the conversion from ToF counts to nanoseconds
    float hsoFreqMHz[UFC23_AMOUNT_BUNDLES_MAX];
    ufc23.getHighSpeedOscillatorFrequencyMhz(hsoFreqMHz);
 8001274:	f107 0308 	add.w	r3, r7, #8
 8001278:	4619      	mov	r1, r3
 800127a:	481e      	ldr	r0, [pc, #120]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 800127c:	f002 f847 	bl	800330e <_ZN5UFC2334getHighSpeedOscillatorFrequencyMhzEPf>
    sprintf(messageBuffer, "High Speed Clock Frequency: %0.3f MHz\n", hsoFreqMHz[0]);
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f964 	bl	8000550 <__aeabi_f2d>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	491d      	ldr	r1, [pc, #116]	@ (8001304 <UFC23_Example_Setup+0x11c>)
 800128e:	481e      	ldr	r0, [pc, #120]	@ (8001308 <UFC23_Example_Setup+0x120>)
 8001290:	f007 f820 	bl	80082d4 <siprintf>
    SerialPrint(messageBuffer);
 8001294:	481c      	ldr	r0, [pc, #112]	@ (8001308 <UFC23_Example_Setup+0x120>)
 8001296:	f000 f8db 	bl	8001450 <_Z11SerialPrintPKc>

    if( ufc23.writeConfig() == RESULT_OK )
 800129a:	4816      	ldr	r0, [pc, #88]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 800129c:	f002 f810 	bl	80032c0 <_ZN5UFC2311writeConfigEv>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	bf0c      	ite	eq
 80012a6:	2301      	moveq	r3, #1
 80012a8:	2300      	movne	r3, #0
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <UFC23_Example_Setup+0xd0>
    {
        SerialPrint("Configuration properly written\n");
 80012b0:	4816      	ldr	r0, [pc, #88]	@ (800130c <UFC23_Example_Setup+0x124>)
 80012b2:	f000 f8cd 	bl	8001450 <_Z11SerialPrintPKc>
 80012b6:	e002      	b.n	80012be <UFC23_Example_Setup+0xd6>
    }
    else
    {
        SerialPrint("Error! Configuration read doesn't match the values written\n");
 80012b8:	4815      	ldr	r0, [pc, #84]	@ (8001310 <UFC23_Example_Setup+0x128>)
 80012ba:	f000 f8c9 	bl	8001450 <_Z11SerialPrintPKc>
    }
    
    if( ufc23.startMeasurement() == RESULT_OK )
 80012be:	480d      	ldr	r0, [pc, #52]	@ (80012f4 <UFC23_Example_Setup+0x10c>)
 80012c0:	f002 f80b 	bl	80032da <_ZN5UFC2316startMeasurementEv>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	bf0c      	ite	eq
 80012ca:	2301      	moveq	r3, #1
 80012cc:	2300      	movne	r3, #0
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <UFC23_Example_Setup+0xf4>
    {
        SerialPrint("Measurements started\n");
 80012d4:	480f      	ldr	r0, [pc, #60]	@ (8001314 <UFC23_Example_Setup+0x12c>)
 80012d6:	f000 f8bb 	bl	8001450 <_Z11SerialPrintPKc>
    }
    else
    {
        SerialPrint("Error! Measurements didn't start properly\n");
    }
}
 80012da:	e002      	b.n	80012e2 <UFC23_Example_Setup+0xfa>
        SerialPrint("Error! Measurements didn't start properly\n");
 80012dc:	480e      	ldr	r0, [pc, #56]	@ (8001318 <UFC23_Example_Setup+0x130>)
 80012de:	f000 f8b7 	bl	8001450 <_Z11SerialPrintPKc>
}
 80012e2:	bf00      	nop
 80012e4:	3780      	adds	r7, #128	@ 0x80
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	0800a588 	.word	0x0800a588
 80012f0:	42020800 	.word	0x42020800
 80012f4:	20000284 	.word	0x20000284
 80012f8:	0800a5b4 	.word	0x0800a5b4
 80012fc:	0800a5d4 	.word	0x0800a5d4
 8001300:	0800a6b4 	.word	0x0800a6b4
 8001304:	0800a5ec 	.word	0x0800a5ec
 8001308:	20000200 	.word	0x20000200
 800130c:	0800a614 	.word	0x0800a614
 8001310:	0800a634 	.word	0x0800a634
 8001314:	0800a670 	.word	0x0800a670
 8001318:	0800a688 	.word	0x0800a688

0800131c <UFC23_Example_Loop>:

extern "C" void UFC23_Example_Loop()
{
 800131c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af04      	add	r7, sp, #16
    while( 1 )
    {
        if( interruptAsserted )
 8001324:	4b22      	ldr	r3, [pc, #136]	@ (80013b0 <UFC23_Example_Loop+0x94>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0fb      	beq.n	8001324 <UFC23_Example_Loop+0x8>
        {
            if( ufc23.update() == RESULT_OK )
 800132c:	4821      	ldr	r0, [pc, #132]	@ (80013b4 <UFC23_Example_Loop+0x98>)
 800132e:	f001 ffe1 	bl	80032f4 <_ZN5UFC236updateEv>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	bf0c      	ite	eq
 8001338:	2301      	moveq	r3, #1
 800133a:	2300      	movne	r3, #0
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d032      	beq.n	80013a8 <UFC23_Example_Loop+0x8c>
            {
                // Print the averaged hit sums
                uint8_t amountMultiHitMeas = ufc23.getAverageHitNs(tofAvgUp, tofAvgDn);
 8001342:	4a1d      	ldr	r2, [pc, #116]	@ (80013b8 <UFC23_Example_Loop+0x9c>)
 8001344:	491d      	ldr	r1, [pc, #116]	@ (80013bc <UFC23_Example_Loop+0xa0>)
 8001346:	481b      	ldr	r0, [pc, #108]	@ (80013b4 <UFC23_Example_Loop+0x98>)
 8001348:	f001 fff0 	bl	800332c <_ZN5UFC2315getAverageHitNsEPfS0_>
 800134c:	4603      	mov	r3, r0
 800134e:	71fb      	strb	r3, [r7, #7]

                if( amountMultiHitMeas )
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d028      	beq.n	80013a8 <UFC23_Example_Loop+0x8c>
                {
                    sprintf(messageBuffer, "AvgTofUp[ns]:%0.2f\tAvgTofDn[ns]:%0.2f\tTofDiff[ns]:%0.3f\n", tofAvgUp[0], tofAvgDn[0], tofAvgUp[0] - tofAvgDn[0]);
 8001356:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <UFC23_Example_Loop+0xa0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f8f8 	bl	8000550 <__aeabi_f2d>
 8001360:	4680      	mov	r8, r0
 8001362:	4689      	mov	r9, r1
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <UFC23_Example_Loop+0x9c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff f8f1 	bl	8000550 <__aeabi_f2d>
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <UFC23_Example_Loop+0xa0>)
 8001374:	ed93 7a00 	vldr	s14, [r3]
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <UFC23_Example_Loop+0x9c>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001382:	ee17 0a90 	vmov	r0, s15
 8001386:	f7ff f8e3 	bl	8000550 <__aeabi_f2d>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001392:	e9cd 4500 	strd	r4, r5, [sp]
 8001396:	4642      	mov	r2, r8
 8001398:	464b      	mov	r3, r9
 800139a:	4909      	ldr	r1, [pc, #36]	@ (80013c0 <UFC23_Example_Loop+0xa4>)
 800139c:	4809      	ldr	r0, [pc, #36]	@ (80013c4 <UFC23_Example_Loop+0xa8>)
 800139e:	f006 ff99 	bl	80082d4 <siprintf>
                    SerialPrint(messageBuffer);
 80013a2:	4808      	ldr	r0, [pc, #32]	@ (80013c4 <UFC23_Example_Loop+0xa8>)
 80013a4:	f000 f854 	bl	8001450 <_Z11SerialPrintPKc>
                }
            }
            interruptAsserted = 0;
 80013a8:	4b01      	ldr	r3, [pc, #4]	@ (80013b0 <UFC23_Example_Loop+0x94>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
        }
    }
 80013ae:	e7b9      	b.n	8001324 <UFC23_Example_Loop+0x8>
 80013b0:	20000280 	.word	0x20000280
 80013b4:	20000284 	.word	0x20000284
 80013b8:	200009e8 	.word	0x200009e8
 80013bc:	200009b8 	.word	0x200009b8
 80013c0:	0800a6fc 	.word	0x0800a6fc
 80013c4:	20000200 	.word	0x20000200

080013c8 <UFC23_HandleGpioInterrupt>:
    
    return success;
}

void UFC23_HandleGpioInterrupt(uint16_t GPIO_Pin)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == INTN_Pin)
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	2b80      	cmp	r3, #128	@ 0x80
 80013d6:	d102      	bne.n	80013de <UFC23_HandleGpioInterrupt+0x16>
    {
        interruptAsserted = 1;
 80013d8:	4b04      	ldr	r3, [pc, #16]	@ (80013ec <UFC23_HandleGpioInterrupt+0x24>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
    }
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000280 	.word	0x20000280

080013f0 <_Z41__static_initialization_and_destruction_0v>:
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
UFC23 ufc23;
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80013f6:	f001 fede 	bl	80031b6 <_ZN5UFC23C1Ev>
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000284 	.word	0x20000284

08001404 <_Z41__static_initialization_and_destruction_1v>:
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
UFC23 ufc23;
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <_Z41__static_initialization_and_destruction_1v+0x10>)
 800140a:	f001 fec9 	bl	80031a0 <_ZN5UFC23D1Ev>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000284 	.word	0x20000284

08001418 <_GLOBAL__sub_I_interruptAsserted>:
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
 800141c:	f7ff ffe8 	bl	80013f0 <_Z41__static_initialization_and_destruction_0v>
 8001420:	bd80      	pop	{r7, pc}

08001422 <_GLOBAL__sub_D_interruptAsserted>:
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
 8001426:	f7ff ffed 	bl	8001404 <_Z41__static_initialization_and_destruction_1v>
 800142a:	bd80      	pop	{r7, pc}

0800142c <_Z13SetUartHandleP20__UART_HandleTypeDef>:
    *std = sqrt(variance);
}


void SetUartHandle(UART_HandleTypeDef* uartHandle)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
    huart = *uartHandle;
 8001434:	4a05      	ldr	r2, [pc, #20]	@ (800144c <_Z13SetUartHandleP20__UART_HandleTypeDef+0x20>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	2394      	movs	r3, #148	@ 0x94
 800143e:	461a      	mov	r2, r3
 8001440:	f007 f83b 	bl	80084ba <memcpy>
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000a18 	.word	0x20000a18

08001450 <_Z11SerialPrintPKc>:

uint8_t SerialPrint(const char str[])
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
    uint16_t i = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	81fb      	strh	r3, [r7, #14]
    while(str[i] != 0)
 800145c:	e002      	b.n	8001464 <_Z11SerialPrintPKc+0x14>
    {
        i++;
 800145e:	89fb      	ldrh	r3, [r7, #14]
 8001460:	3301      	adds	r3, #1
 8001462:	81fb      	strh	r3, [r7, #14]
    while(str[i] != 0)
 8001464:	89fb      	ldrh	r3, [r7, #14]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f6      	bne.n	800145e <_Z11SerialPrintPKc+0xe>
    }

    return (uint8_t)HAL_UART_Transmit(&huart, (uint8_t*)str, i, 10);
 8001470:	89fa      	ldrh	r2, [r7, #14]
 8001472:	230a      	movs	r3, #10
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	4804      	ldr	r0, [pc, #16]	@ (8001488 <_Z11SerialPrintPKc+0x38>)
 8001478:	f005 fcee 	bl	8006e58 <HAL_UART_Transmit>
 800147c:	4603      	mov	r3, r0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000a18 	.word	0x20000a18

0800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>:
#define read(dataToWrite, lenToWrite, dataToRead, lenToRead)    ufc23->io.read(ufc23->io.config, (uint8_t*)(dataToWrite), (lenToWrite), (uint8_t*)(dataToRead), (lenToRead))
#define write(data, len)                                        ufc23->io.write(ufc23->io.config, (uint8_t*)(data), (len))
#define wait(ms)                                                ufc23->io.wait(ms)

static inline Result Ufc23_ReadRemoteCommand(ScioSense_Ufc23* ufc23, uint8_t remoteCommand, uint16_t extendedCommand, uint8_t* dataToRead, uint16_t dataToReadSize)
{
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b089      	sub	sp, #36	@ 0x24
 8001490:	af02      	add	r7, sp, #8
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	460b      	mov	r3, r1
 8001498:	72fb      	strb	r3, [r7, #11]
 800149a:	4613      	mov	r3, r2
 800149c:	813b      	strh	r3, [r7, #8]
    uint8_t valuesToWrite[2];
    valuesToWrite[0] =  ( (remoteCommand    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK     ) | 
 800149e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80014a2:	011b      	lsls	r3, r3, #4
 80014a4:	b25a      	sxtb	r2, r3
                        ( (extendedCommand  >> UFC23_EXTENDED_COMMAND_INDEX_0)  & UFC23_REMOTE_EXTENDED_MASK_0  );
 80014a6:	893b      	ldrh	r3, [r7, #8]
 80014a8:	099b      	lsrs	r3, r3, #6
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	f003 030f 	and.w	r3, r3, #15
 80014b2:	b25b      	sxtb	r3, r3
    valuesToWrite[0] =  ( (remoteCommand    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK     ) | 
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b25b      	sxtb	r3, r3
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	753b      	strb	r3, [r7, #20]
    valuesToWrite[1] =  ( (extendedCommand  << UFC23_EXTENDED_COMMAND_INDEX_1)  & UFC23_REMOTE_EXTENDED_MASK_1  );
 80014bc:	893b      	ldrh	r3, [r7, #8]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	757b      	strb	r3, [r7, #21]

    return (Result)read(valuesToWrite, 2, dataToRead, dataToReadSize);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681c      	ldr	r4, [r3, #0]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	68d8      	ldr	r0, [r3, #12]
 80014ce:	f107 0114 	add.w	r1, r7, #20
 80014d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2202      	movs	r2, #2
 80014da:	47a0      	blx	r4
 80014dc:	4603      	mov	r3, r0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd90      	pop	{r4, r7, pc}

080014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>:

static inline Result Ufc23_WriteRemoteCommand(ScioSense_Ufc23* ufc23, uint8_t remoteCommand, uint16_t extendedCommand)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b084      	sub	sp, #16
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	460b      	mov	r3, r1
 80014f0:	70fb      	strb	r3, [r7, #3]
 80014f2:	4613      	mov	r3, r2
 80014f4:	803b      	strh	r3, [r7, #0]
    uint8_t valuesToWrite[2];
    valuesToWrite[0] =  ( (remoteCommand    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK     ) | 
 80014f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	b25a      	sxtb	r2, r3
                        ( (extendedCommand  >> UFC23_EXTENDED_COMMAND_INDEX_0)  & UFC23_REMOTE_EXTENDED_MASK_0  );
 80014fe:	883b      	ldrh	r3, [r7, #0]
 8001500:	099b      	lsrs	r3, r3, #6
 8001502:	b29b      	uxth	r3, r3
 8001504:	b25b      	sxtb	r3, r3
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	b25b      	sxtb	r3, r3
    valuesToWrite[0] =  ( (remoteCommand    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK     ) | 
 800150c:	4313      	orrs	r3, r2
 800150e:	b25b      	sxtb	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	733b      	strb	r3, [r7, #12]
    valuesToWrite[1] =  ( (extendedCommand  << UFC23_EXTENDED_COMMAND_INDEX_1)  & UFC23_REMOTE_EXTENDED_MASK_1  );
 8001514:	883b      	ldrh	r3, [r7, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	b2db      	uxtb	r3, r3
 800151c:	737b      	strb	r3, [r7, #13]

    return (Result)write(valuesToWrite, 2);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	68d0      	ldr	r0, [r2, #12]
 8001526:	f107 010c 	add.w	r1, r7, #12
 800152a:	2202      	movs	r2, #2
 800152c:	4798      	blx	r3
 800152e:	4603      	mov	r3, r0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <_ZL19Ufc23_WriteDWordRAMP15ScioSense_Ufc23tm>:

static inline Result Ufc23_WriteDWordRAM(ScioSense_Ufc23* ufc23, uint16_t RAMAddress, UFC23_REG_SIZE registerContent)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	460b      	mov	r3, r1
 8001542:	607a      	str	r2, [r7, #4]
 8001544:	817b      	strh	r3, [r7, #10]
    Result result = RESULT_IO_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	75fb      	strb	r3, [r7, #23]
    
    if( (RAMAddress >= UFC23_RAM_USM_ADDRESS_START) && (RAMAddress <= UFC23_RAM_CONFIG_REGISTER_ADDRESS_END) )
 800154a:	897b      	ldrh	r3, [r7, #10]
 800154c:	2bbf      	cmp	r3, #191	@ 0xbf
 800154e:	d82a      	bhi.n	80015a6 <_ZL19Ufc23_WriteDWordRAMP15ScioSense_Ufc23tm+0x6e>
    {
        uint8_t arrayToWrite[6];
    
        arrayToWrite[0] =   ( (UFC23_REMOTE_COMMAND_RC_RAA_WR   << UFC23_REMOTE_COMMAND_INDEX)  & UFC23_REMOTE_COMMAND_MASK ) | 
                            ( (RAMAddress                       >> UFC23_RAM_ADDRESS_INDEX_0)   & UFC23_RAM_ADDRESS_MASK_0 );
 8001550:	897b      	ldrh	r3, [r7, #10]
 8001552:	091b      	lsrs	r3, r3, #4
 8001554:	b29b      	uxth	r3, r3
 8001556:	b25b      	sxtb	r3, r3
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	b25b      	sxtb	r3, r3
        arrayToWrite[0] =   ( (UFC23_REMOTE_COMMAND_RC_RAA_WR   << UFC23_REMOTE_COMMAND_INDEX)  & UFC23_REMOTE_COMMAND_MASK ) | 
 800155e:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 8001562:	b25b      	sxtb	r3, r3
 8001564:	b2db      	uxtb	r3, r3
 8001566:	743b      	strb	r3, [r7, #16]
        arrayToWrite[1] =   ( (RAMAddress                       << UFC23_RAM_ADDRESS_INDEX_1)   & UFC23_RAM_ADDRESS_MASK_1 );
 8001568:	897b      	ldrh	r3, [r7, #10]
 800156a:	b2db      	uxtb	r3, r3
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	b2db      	uxtb	r3, r3
 8001570:	747b      	strb	r3, [r7, #17]
        
        // Format the array as Big Endian for the UFC23
        arrayToWrite[2] = (uint8_t)( (registerContent >> 24 ) & 0x000000FF );
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	0e1b      	lsrs	r3, r3, #24
 8001576:	b2db      	uxtb	r3, r3
 8001578:	74bb      	strb	r3, [r7, #18]
        arrayToWrite[3] = (uint8_t)( (registerContent >> 16 ) & 0x000000FF );
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	0c1b      	lsrs	r3, r3, #16
 800157e:	b2db      	uxtb	r3, r3
 8001580:	74fb      	strb	r3, [r7, #19]
        arrayToWrite[4] = (uint8_t)( (registerContent >> 8  ) & 0x000000FF );
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	b2db      	uxtb	r3, r3
 8001588:	753b      	strb	r3, [r7, #20]
        arrayToWrite[5] = (uint8_t)( (registerContent       ) & 0x000000FF );
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	757b      	strb	r3, [r7, #21]
    
        result = write(arrayToWrite, sizeof(arrayToWrite) / sizeof(arrayToWrite[0]));
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	68fa      	ldr	r2, [r7, #12]
 8001596:	68d0      	ldr	r0, [r2, #12]
 8001598:	f107 0110 	add.w	r1, r7, #16
 800159c:	2206      	movs	r2, #6
 800159e:	4798      	blx	r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	75fb      	strb	r3, [r7, #23]
 80015a4:	e001      	b.n	80015aa <_ZL19Ufc23_WriteDWordRAMP15ScioSense_Ufc23tm+0x72>
    }
    else
    {
        result = RESULT_NOT_ALLOWED;
 80015a6:	2304      	movs	r3, #4
 80015a8:	75fb      	strb	r3, [r7, #23]
    }

    return result;
 80015aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <_ZL22Ufc23_ByteArrayToDWordPht>:

static inline uint32_t Ufc23_ByteArrayToDWord(uint8_t* byteArray, uint16_t startIndex)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b085      	sub	sp, #20
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
 80015be:	460b      	mov	r3, r1
 80015c0:	807b      	strh	r3, [r7, #2]
    uint32_t dWordContent = 
            ( ((uint32_t)(byteArray[startIndex]))      << 24   ) |
 80015c2:	887b      	ldrh	r3, [r7, #2]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	061a      	lsls	r2, r3, #24
            ( ((uint32_t)(byteArray[startIndex + 1]))  << 16   ) |
 80015cc:	887b      	ldrh	r3, [r7, #2]
 80015ce:	3301      	adds	r3, #1
 80015d0:	6879      	ldr	r1, [r7, #4]
 80015d2:	440b      	add	r3, r1
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	041b      	lsls	r3, r3, #16
            ( ((uint32_t)(byteArray[startIndex]))      << 24   ) |
 80015d8:	431a      	orrs	r2, r3
            ( ((uint32_t)(byteArray[startIndex + 2]))  << 8    ) |
 80015da:	887b      	ldrh	r3, [r7, #2]
 80015dc:	3302      	adds	r3, #2
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	440b      	add	r3, r1
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	021b      	lsls	r3, r3, #8
            ( ((uint32_t)(byteArray[startIndex + 1]))  << 16   ) |
 80015e6:	4313      	orrs	r3, r2
            ( ((uint32_t)(byteArray[startIndex + 3]))          );
 80015e8:	887a      	ldrh	r2, [r7, #2]
 80015ea:	3203      	adds	r2, #3
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	440a      	add	r2, r1
 80015f0:	7812      	ldrb	r2, [r2, #0]
    uint32_t dWordContent = 
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
    
    return dWordContent;
 80015f6:	68fb      	ldr	r3, [r7, #12]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>:

static inline uint32_t Ufc23_ParseUsmBatchDWordValue(ScioSense_Ufc23* ufc23, uint8_t bundleIdx, uint8_t dWordIdxInBatch)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	70fb      	strb	r3, [r7, #3]
 8001610:	4613      	mov	r3, r2
 8001612:	70bb      	strb	r3, [r7, #2]
    uint32_t dWordContent = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
    if( (bundleIdx < UFC23_AMOUNT_BUNDLES_MAX) && (dWordIdxInBatch < UFC23_BUNDLE_CYCLE_LENGTH) )
 8001618:	78fb      	ldrb	r3, [r7, #3]
 800161a:	2b0b      	cmp	r3, #11
 800161c:	d813      	bhi.n	8001646 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh+0x42>
 800161e:	78bb      	ldrb	r3, [r7, #2]
 8001620:	2b0b      	cmp	r3, #11
 8001622:	d810      	bhi.n	8001646 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh+0x42>
    {
        uint16_t usmIdx = bundleIdx * UFC23_BUNDLE_CYCLE_LENGTH + dWordIdxInBatch;
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	b29b      	uxth	r3, r3
 8001628:	461a      	mov	r2, r3
 800162a:	0052      	lsls	r2, r2, #1
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	b29a      	uxth	r2, r3
 8001632:	78bb      	ldrb	r3, [r7, #2]
 8001634:	b29b      	uxth	r3, r3
 8001636:	4413      	add	r3, r2
 8001638:	817b      	strh	r3, [r7, #10]
        dWordContent = Ufc23_ParseUsmDWordValue(ufc23, usmIdx);
 800163a:	897b      	ldrh	r3, [r7, #10]
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 f806 	bl	8001650 <_ZL24Ufc23_ParseUsmDWordValueP15ScioSense_Ufc23t>
 8001644:	60f8      	str	r0, [r7, #12]
    }
    return dWordContent;
 8001646:	68fb      	ldr	r3, [r7, #12]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <_ZL24Ufc23_ParseUsmDWordValueP15ScioSense_Ufc23t>:

static inline uint32_t Ufc23_ParseUsmDWordValue(ScioSense_Ufc23* ufc23, uint16_t dWordIdx)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	807b      	strh	r3, [r7, #2]
    uint32_t dWordContent = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
    if( dWordIdx < UFC23_AMOUNT_USM_BATCH_REGISTERS )
 8001660:	887b      	ldrh	r3, [r7, #2]
 8001662:	2b9f      	cmp	r3, #159	@ 0x9f
 8001664:	d80a      	bhi.n	800167c <_ZL24Ufc23_ParseUsmDWordValueP15ScioSense_Ufc23t+0x2c>
    {
        uint16_t byteArrayIdx = 4 * dWordIdx;
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	817b      	strh	r3, [r7, #10]
        // Format the array as Big Endian from the UFC23
        dWordContent = Ufc23_ByteArrayToDWord(ufc23->DataBuffer, byteArrayIdx);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	336a      	adds	r3, #106	@ 0x6a
 8001670:	897a      	ldrh	r2, [r7, #10]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff9e 	bl	80015b6 <_ZL22Ufc23_ByteArrayToDWordPht>
 800167a:	60f8      	str	r0, [r7, #12]
    }
    return dWordContent;
 800167c:	68fb      	ldr	r3, [r7, #12]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht>:

static inline Result Ufc23_ReadDWordRAM(ScioSense_Ufc23* ufc23, uint16_t RAMAddress, UFC23_COM_SIZE* registerContents, uint16_t registersToRead)
{
 8001686:	b590      	push	{r4, r7, lr}
 8001688:	b089      	sub	sp, #36	@ 0x24
 800168a:	af02      	add	r7, sp, #8
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	607a      	str	r2, [r7, #4]
 8001690:	461a      	mov	r2, r3
 8001692:	460b      	mov	r3, r1
 8001694:	817b      	strh	r3, [r7, #10]
 8001696:	4613      	mov	r3, r2
 8001698:	813b      	strh	r3, [r7, #8]
    Result result = RESULT_IO_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	75fb      	strb	r3, [r7, #23]

    if( ((RAMAddress >= UFC23_RAM_USM_ADDRESS_START) && (RAMAddress <= UFC23_RAM_CONFIG_REGISTER_ADDRESS_END)) || (RAMAddress == UFC23_CR_SR_DEVICE_ID_ADDRESS) )
 800169e:	897b      	ldrh	r3, [r7, #10]
 80016a0:	2bbf      	cmp	r3, #191	@ 0xbf
 80016a2:	d902      	bls.n	80016aa <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht+0x24>
 80016a4:	897b      	ldrh	r3, [r7, #10]
 80016a6:	2bff      	cmp	r3, #255	@ 0xff
 80016a8:	d120      	bne.n	80016ec <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht+0x66>
    {
        uint8_t valuesToWrite[UFC23_COMMAND_BYTES];
        valuesToWrite[0] =  ( (UFC23_REMOTE_COMMAND_RC_RAA_RD    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK ) | 
        ( (RAMAddress  >> UFC23_RAM_ADDRESS_INDEX_0)  & UFC23_RAM_ADDRESS_MASK_0 );
 80016aa:	897b      	ldrh	r3, [r7, #10]
 80016ac:	091b      	lsrs	r3, r3, #4
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	b25b      	sxtb	r3, r3
        valuesToWrite[0] =  ( (UFC23_REMOTE_COMMAND_RC_RAA_RD    << UFC23_REMOTE_COMMAND_INDEX)      & UFC23_REMOTE_COMMAND_MASK ) | 
 80016b8:	f063 031f 	orn	r3, r3, #31
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	753b      	strb	r3, [r7, #20]
        valuesToWrite[1] =  ( (RAMAddress  << UFC23_RAM_ADDRESS_INDEX_1)  & UFC23_RAM_ADDRESS_MASK_1 );
 80016c2:	897b      	ldrh	r3, [r7, #10]
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	011b      	lsls	r3, r3, #4
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	757b      	strb	r3, [r7, #21]

        result = read(valuesToWrite, UFC23_COMMAND_BYTES, registerContents, 4 * registersToRead);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681c      	ldr	r4, [r3, #0]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	68d8      	ldr	r0, [r3, #12]
 80016d4:	893b      	ldrh	r3, [r7, #8]
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	b29b      	uxth	r3, r3
 80016da:	f107 0114 	add.w	r1, r7, #20
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2202      	movs	r2, #2
 80016e4:	47a0      	blx	r4
 80016e6:	4603      	mov	r3, r0
 80016e8:	75fb      	strb	r3, [r7, #23]
    }
 80016ea:	e001      	b.n	80016f0 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht+0x6a>
    else
    {
        result = RESULT_NOT_ALLOWED;
 80016ec:	2304      	movs	r3, #4
 80016ee:	75fb      	strb	r3, [r7, #23]
    }
    
    return result;
 80016f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	371c      	adds	r7, #28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd90      	pop	{r4, r7, pc}

080016fc <_ZL37Ufc23_GetConfigurationRegisterAddressP15ScioSense_Ufc23h>:

static inline uint16_t Ufc23_GetConfigurationRegisterAddress(ScioSense_Ufc23* ufc23, uint8_t idx)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	70fb      	strb	r3, [r7, #3]
    if ( idx >= UFC23_AMOUNT_CONFIGURATION_REGISTERS)
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	2b11      	cmp	r3, #17
 800170c:	d901      	bls.n	8001712 <_ZL37Ufc23_GetConfigurationRegisterAddressP15ScioSense_Ufc23h+0x16>
    {
        return 0;
 800170e:	2300      	movs	r3, #0
 8001710:	e004      	b.n	800171c <_ZL37Ufc23_GetConfigurationRegisterAddressP15ScioSense_Ufc23h+0x20>
    }
    return ufc23->Addresses[idx];
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
}
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <_ZL37Ufc23_GetConfigurationRegisterSettingP15ScioSense_Ufc23h>:

static inline uint32_t Ufc23_GetConfigurationRegisterSetting(ScioSense_Ufc23* ufc23, uint8_t idx)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	70fb      	strb	r3, [r7, #3]
    if ( idx >= UFC23_AMOUNT_CONFIGURATION_REGISTERS)
 8001734:	78fb      	ldrb	r3, [r7, #3]
 8001736:	2b11      	cmp	r3, #17
 8001738:	d901      	bls.n	800173e <_ZL37Ufc23_GetConfigurationRegisterSettingP15ScioSense_Ufc23h+0x16>
    {
        return 0;
 800173a:	2300      	movs	r3, #0
 800173c:	e004      	b.n	8001748 <_ZL37Ufc23_GetConfigurationRegisterSettingP15ScioSense_Ufc23h+0x20>
    }
    return ufc23->CR[idx];
 800173e:	78fa      	ldrb	r2, [r7, #3]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3204      	adds	r2, #4
 8001744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_ZL11Ufc23_ResetP15ScioSense_Ufc23>:

static inline Result Ufc23_Reset(ScioSense_Ufc23* ufc23)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    Result result = Ufc23_WriteRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_RM_REQ, UFC23_EXTENDED_COMMAND_EC_SYS_RST);
 800175c:	22aa      	movs	r2, #170	@ 0xaa
 800175e:	2105      	movs	r1, #5
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fec0 	bl	80014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>
 8001766:	4603      	mov	r3, r0
 8001768:	73fb      	strb	r3, [r7, #15]
    
    if( result == RESULT_OK )
 800176a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d103      	bne.n	800177a <_ZL11Ufc23_ResetP15ScioSense_Ufc23+0x26>
    {
        ufc23->State = UFC23_STATE_RESET;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
    }

    return result;
 800177a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <_ZL10Ufc23_InitP15ScioSense_Ufc23>:

static inline Result Ufc23_Init(ScioSense_Ufc23* ufc23)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b090      	sub	sp, #64	@ 0x40
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
    Result result = Ufc23_Reset(ufc23);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff ffe0 	bl	8001754 <_ZL11Ufc23_ResetP15ScioSense_Ufc23>
 8001794:	4603      	mov	r3, r0
 8001796:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    if( result == RESULT_OK )
 800179a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d14b      	bne.n	800183a <_ZL10Ufc23_InitP15ScioSense_Ufc23+0xb4>
    {
        wait(UFC23_T_RC_RLS_MS);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	20e8      	movs	r0, #232	@ 0xe8
 80017a8:	4798      	blx	r3
    
        result = Ufc23_DetectEndBootLoadSequence(ufc23);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 f900 	bl	80019b0 <_ZL31Ufc23_DetectEndBootLoadSequenceP15ScioSense_Ufc23>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        
        if( result == RESULT_OK )
 80017b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d13d      	bne.n	800183a <_ZL10Ufc23_InitP15ScioSense_Ufc23+0xb4>
        {
            Ufc23_GetPartId(ufc23);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 ff37 	bl	8002632 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23>

            Ufc23_ReadConfig(ufc23);
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 ff6c 	bl	80026a2 <_ZL16Ufc23_ReadConfigP15ScioSense_Ufc23>

            uint8_t retry       = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            uint8_t maxRetries  = 2;
 80017d0:	2302      	movs	r3, #2
 80017d2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
            uint8_t hsoMeasured = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            while( (!hsoMeasured) && (retry < maxRetries) )
 80017dc:	e01c      	b.n	8001818 <_ZL10Ufc23_InitP15ScioSense_Ufc23+0x92>
            {
                wait(UFC23_T_MM_RLS_MS);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 80017e6:	4798      	blx	r3

                result = Ufc23_GetUSMData(ufc23);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f000 faa8 	bl	8001d3e <_ZL16Ufc23_GetUSMDataP15ScioSense_Ufc23>
 80017ee:	4603      	mov	r3, r0
 80017f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

                if( result == RESULT_OK )
 80017f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d108      	bne.n	800180e <_ZL10Ufc23_InitP15ScioSense_Ufc23+0x88>
                {
                    float fHsoMhz[UFC23_AMOUNT_BUNDLES_MAX];
                    hsoMeasured = Ufc23_ParseBatchHsoMhz(ufc23, fHsoMhz);
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	4619      	mov	r1, r3
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 fd78 	bl	80022f8 <_ZL22Ufc23_ParseBatchHsoMhzP15ScioSense_Ufc23Pf>
 8001808:	4603      	mov	r3, r0
 800180a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                }
                retry++;
 800180e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001812:	3301      	adds	r3, #1
 8001814:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            while( (!hsoMeasured) && (retry < maxRetries) )
 8001818:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800181c:	2b00      	cmp	r3, #0
 800181e:	d105      	bne.n	800182c <_ZL10Ufc23_InitP15ScioSense_Ufc23+0xa6>
 8001820:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8001824:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001828:	429a      	cmp	r2, r3
 800182a:	d3d8      	bcc.n	80017de <_ZL10Ufc23_InitP15ScioSense_Ufc23+0x58>
            }

            if( hsoMeasured == 0 )
 800182c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <_ZL10Ufc23_InitP15ScioSense_Ufc23+0xb4>
            {
                result = RESULT_TIMEOUT;
 8001834:	2305      	movs	r3, #5
 8001836:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            }
        }
    }

    return result;
 800183a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800183e:	4618      	mov	r0, r3
 8001840:	3740      	adds	r7, #64	@ 0x40
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_ZL17Ufc23_IsConnectedP15ScioSense_Ufc23>:

static inline uint8_t Ufc23_IsConnected(ScioSense_Ufc23* ufc23)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
    return Ufc23_IsPartIdValid(ufc23);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 fed8 	bl	8002604 <_ZL19Ufc23_IsPartIdValidP15ScioSense_Ufc23>
 8001854:	4603      	mov	r3, r0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23>:

static inline UFC23_FR_SIZE Ufc23_GetCommunicationFlagRegister(ScioSense_Ufc23* ufc23)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b086      	sub	sp, #24
 8001862:	af02      	add	r7, sp, #8
 8001864:	6078      	str	r0, [r7, #4]
    uint8_t dataRead[UFC23_COMMAND_RESPONSE_RC_CMF_RD_LENGTH];
    Result result = Ufc23_ReadRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_RD, UFC23_EXTENDED_COMMAND_RC_CMF_RD, dataRead, UFC23_COMMAND_RESPONSE_RC_CMF_RD_LENGTH);
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	2201      	movs	r2, #1
 800186c:	9200      	str	r2, [sp, #0]
 800186e:	2201      	movs	r2, #1
 8001870:	2109      	movs	r1, #9
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff fe0a 	bl	800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>
 8001878:	4603      	mov	r3, r0
 800187a:	73fb      	strb	r3, [r7, #15]
    if ( result == RESULT_OK )
 800187c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23+0x2a>
    {
        return dataRead[0];
 8001884:	7b3b      	ldrb	r3, [r7, #12]
 8001886:	e000      	b.n	800188a <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23+0x2c>
    }
    else
    {
        return 0;
 8001888:	2300      	movs	r3, #0
    }
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <_ZL30Ufc23_GetInterruptFlagRegisterP15ScioSense_Ufc23>:

static inline UFC23_FR_SIZE Ufc23_GetInterruptFlagRegister(ScioSense_Ufc23* ufc23)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b086      	sub	sp, #24
 8001896:	af02      	add	r7, sp, #8
 8001898:	6078      	str	r0, [r7, #4]
    uint8_t dataRead[UFC23_COMMAND_RESPONSE_RC_IF_RD_LENGTH];
    Result result = Ufc23_ReadRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_RD, UFC23_EXTENDED_COMMAND_RC_IF_RD, dataRead, UFC23_COMMAND_RESPONSE_RC_IF_RD_LENGTH);
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	2201      	movs	r2, #1
 80018a0:	9200      	str	r2, [sp, #0]
 80018a2:	2202      	movs	r2, #2
 80018a4:	2109      	movs	r1, #9
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff fdf0 	bl	800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>
 80018ac:	4603      	mov	r3, r0
 80018ae:	73fb      	strb	r3, [r7, #15]
    if ( result == RESULT_OK )
 80018b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d101      	bne.n	80018bc <_ZL30Ufc23_GetInterruptFlagRegisterP15ScioSense_Ufc23+0x2a>
    {
        return dataRead[0];
 80018b8:	7b3b      	ldrb	r3, [r7, #12]
 80018ba:	e000      	b.n	80018be <_ZL30Ufc23_GetInterruptFlagRegisterP15ScioSense_Ufc23+0x2c>
    }
    else
    {
        return 0;
 80018bc:	2300      	movs	r3, #0
    }
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_ZL34Ufc23_GetFrontendErrorFlagRegisterP15ScioSense_Ufc23>:

static inline UFC23_FR_FE_SIZE Ufc23_GetFrontendErrorFlagRegister(ScioSense_Ufc23* ufc23)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af02      	add	r7, sp, #8
 80018cc:	6078      	str	r0, [r7, #4]
    uint8_t dataRead[UFC23_COMMAND_RESPONSE_RC_FES_RD_LENGTH];
    Result result = Ufc23_ReadRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_RD, UFC23_EXTENDED_COMMAND_RC_FES_RD, dataRead, UFC23_COMMAND_RESPONSE_RC_FES_RD_LENGTH);
 80018ce:	f107 030c 	add.w	r3, r7, #12
 80018d2:	2202      	movs	r2, #2
 80018d4:	9200      	str	r2, [sp, #0]
 80018d6:	2204      	movs	r2, #4
 80018d8:	2109      	movs	r1, #9
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff fdd6 	bl	800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>
 80018e0:	4603      	mov	r3, r0
 80018e2:	73fb      	strb	r3, [r7, #15]
    if ( result == RESULT_OK )
 80018e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d106      	bne.n	80018fa <_ZL34Ufc23_GetFrontendErrorFlagRegisterP15ScioSense_Ufc23+0x34>
    {
        return (((uint16_t)dataRead[0]) << 8) + (uint16_t)dataRead[1];
 80018ec:	7b3b      	ldrb	r3, [r7, #12]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	7b7a      	ldrb	r2, [r7, #13]
 80018f4:	4413      	add	r3, r2
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	e000      	b.n	80018fc <_ZL34Ufc23_GetFrontendErrorFlagRegisterP15ScioSense_Ufc23+0x36>
    }
    else
    {
        return 0;
 80018fa:	2300      	movs	r3, #0
    }
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_ZL35Ufc23_GetFrontendStatusFlagRegisterP15ScioSense_Ufc23>:

static inline UFC23_FR_SIZE Ufc23_GetFrontendStatusFlagRegister(ScioSense_Ufc23* ufc23)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af02      	add	r7, sp, #8
 800190a:	6078      	str	r0, [r7, #4]
    uint8_t dataRead[UFC23_COMMAND_RESPONSE_RC_EF_RD_LENGTH];
    Result result = Ufc23_ReadRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_RD, UFC23_EXTENDED_COMMAND_RC_EF_RD, dataRead, UFC23_COMMAND_RESPONSE_RC_EF_RD_LENGTH);
 800190c:	f107 030c 	add.w	r3, r7, #12
 8001910:	2201      	movs	r2, #1
 8001912:	9200      	str	r2, [sp, #0]
 8001914:	2208      	movs	r2, #8
 8001916:	2109      	movs	r1, #9
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff fdb7 	bl	800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>
 800191e:	4603      	mov	r3, r0
 8001920:	73fb      	strb	r3, [r7, #15]
    if ( result == RESULT_OK )
 8001922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <_ZL35Ufc23_GetFrontendStatusFlagRegisterP15ScioSense_Ufc23+0x2a>
    {
        return dataRead[0];
 800192a:	7b3b      	ldrb	r3, [r7, #12]
 800192c:	e000      	b.n	8001930 <_ZL35Ufc23_GetFrontendStatusFlagRegisterP15ScioSense_Ufc23+0x2c>
    }
    else
    {
        return 0;
 800192e:	2300      	movs	r3, #0
    }
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <_ZL33Ufc23_GetSystemStatusFlagRegisterP15ScioSense_Ufc23>:

static inline UFC23_FR_SIZE Ufc23_GetSystemStatusFlagRegister(ScioSense_Ufc23* ufc23)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af02      	add	r7, sp, #8
 800193e:	6078      	str	r0, [r7, #4]
    uint8_t dataRead[UFC23_COMMAND_RESPONSE_RC_SSF_RD_LENGTH];
    Result result = Ufc23_ReadRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_RD, UFC23_EXTENDED_COMMAND_RC_SSF_RD, dataRead, UFC23_COMMAND_RESPONSE_RC_SSF_RD_LENGTH);
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	2201      	movs	r2, #1
 8001946:	9200      	str	r2, [sp, #0]
 8001948:	2210      	movs	r2, #16
 800194a:	2109      	movs	r1, #9
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff fd9d 	bl	800148c <_ZL23Ufc23_ReadRemoteCommandP15ScioSense_Ufc23htPht>
 8001952:	4603      	mov	r3, r0
 8001954:	73fb      	strb	r3, [r7, #15]
    if ( result == RESULT_OK )
 8001956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <_ZL33Ufc23_GetSystemStatusFlagRegisterP15ScioSense_Ufc23+0x2a>
    {
        return dataRead[0];
 800195e:	7b3b      	ldrb	r3, [r7, #12]
 8001960:	e000      	b.n	8001964 <_ZL33Ufc23_GetSystemStatusFlagRegisterP15ScioSense_Ufc23+0x2c>
    }
    else
    {
        return 0;
 8001962:	2300      	movs	r3, #0
    }
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_ZL24Ufc23_ClearFlagRegistersP15ScioSense_Ufc23>:

static inline Result Ufc23_ClearFlagRegisters(ScioSense_Ufc23* ufc23)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    uint16_t extendedCommand =  UFC23_EXTENDED_COMMAND_EC_CMF_CLR   | 
 8001974:	230f      	movs	r3, #15
 8001976:	81fb      	strh	r3, [r7, #14]
                                UFC23_EXTENDED_COMMAND_EC_IF_CLR    | 
                                UFC23_EXTENDED_COMMAND_EC_EF_CLR    | 
                                UFC23_EXTENDED_COMMAND_EC_FES_CLR;
    
    // Clear the flags    
    Result result = Ufc23_WriteRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_CLR, extendedCommand);
 8001978:	89fb      	ldrh	r3, [r7, #14]
 800197a:	461a      	mov	r2, r3
 800197c:	210b      	movs	r1, #11
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff fdb1 	bl	80014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>
 8001984:	4603      	mov	r3, r0
 8001986:	737b      	strb	r3, [r7, #13]
    wait(UFC23_PAUSE_BETWEEN_COMMANDS_MS);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2001      	movs	r0, #1
 800198e:	4798      	blx	r3
    // Set the register to zero so that the flags can be asserted again
    result |= Ufc23_WriteRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_FRU_CLR, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	210b      	movs	r1, #11
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff fda6 	bl	80014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>
 800199a:	4603      	mov	r3, r0
 800199c:	461a      	mov	r2, r3
 800199e:	7b7b      	ldrb	r3, [r7, #13]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	737b      	strb	r3, [r7, #13]
    return result;
 80019a4:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <_ZL31Ufc23_DetectEndBootLoadSequenceP15ScioSense_Ufc23>:

static inline Result Ufc23_DetectEndBootLoadSequence(ScioSense_Ufc23* ufc23)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	73fb      	strb	r3, [r7, #15]

    UFC23_FR_SIZE communicationErrors   = Ufc23_GetCommunicationFlagRegister(ufc23);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff4e 	bl	800185e <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23>
 80019c2:	4603      	mov	r3, r0
 80019c4:	73bb      	strb	r3, [r7, #14]
    UFC23_FR_SIZE interruptFlagRegister = Ufc23_GetInterruptFlagRegister(ufc23);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ff63 	bl	8001892 <_ZL30Ufc23_GetInterruptFlagRegisterP15ScioSense_Ufc23>
 80019cc:	4603      	mov	r3, r0
 80019ce:	737b      	strb	r3, [r7, #13]

    uint8_t bootCompleted = interruptFlagRegister & UFC23_IF_BOOTLOAD_SEQUENCE_DONE;
 80019d0:	7b7b      	ldrb	r3, [r7, #13]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	733b      	strb	r3, [r7, #12]
    uint8_t errorsMeasurement = interruptFlagRegister & (UFC23_IF_USM_PAUSE_ERR | UFC23_IF_TASK_TIMEOUT | UFC23_IF_ERROR_DETECTED);
 80019d8:	7b7b      	ldrb	r3, [r7, #13]
 80019da:	f023 031f 	bic.w	r3, r3, #31
 80019de:	72fb      	strb	r3, [r7, #11]
    
    if( bootCompleted && !(communicationErrors || errorsMeasurement) )
 80019e0:	7b3b      	ldrb	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00b      	beq.n	80019fe <_ZL31Ufc23_DetectEndBootLoadSequenceP15ScioSense_Ufc23+0x4e>
 80019e6:	7bbb      	ldrb	r3, [r7, #14]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d108      	bne.n	80019fe <_ZL31Ufc23_DetectEndBootLoadSequenceP15ScioSense_Ufc23+0x4e>
 80019ec:	7afb      	ldrb	r3, [r7, #11]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d105      	bne.n	80019fe <_ZL31Ufc23_DetectEndBootLoadSequenceP15ScioSense_Ufc23+0x4e>
    {
        result = RESULT_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	73fb      	strb	r3, [r7, #15]
        ufc23->State = UFC23_STATE_STANDBY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2202      	movs	r2, #2
 80019fa:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
    }

    Ufc23_ClearFlagRegisters(ufc23);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ffb4 	bl	800196c <_ZL24Ufc23_ClearFlagRegistersP15ScioSense_Ufc23>

    return result;
 8001a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23>:

    return result;
}

static inline Result Ufc23_SetStandbyState(ScioSense_Ufc23* ufc23)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	73fb      	strb	r3, [r7, #15]
    Ufc23_GetMode(ufc23);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 f864 	bl	8001aea <_ZL13Ufc23_GetModeP15ScioSense_Ufc23>
    uint8_t maxRetries = 2;
 8001a22:	2302      	movs	r3, #2
 8001a24:	737b      	strb	r3, [r7, #13]
    uint8_t retry = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73bb      	strb	r3, [r7, #14]
    while( (ufc23->State != UFC23_STATE_STANDBY) && (retry < maxRetries) )
 8001a2a:	e017      	b.n	8001a5c <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23+0x4c>
    {
        result &= Ufc23_WriteRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_MM_CTRL, UFC23_EXTENDED_COMMAND_EC_MM_ENA_DISABLED);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2103      	movs	r1, #3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff fd58 	bl	80014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	73fb      	strb	r3, [r7, #15]

        if( result == RESULT_OK )
 8001a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d106      	bne.n	8001a56 <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23+0x46>
        {
            wait(UFC23_SWITCH_MEAS_MODE_MS);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	200a      	movs	r0, #10
 8001a4e:	4798      	blx	r3
    
            Ufc23_GetMode(ufc23);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 f84a 	bl	8001aea <_ZL13Ufc23_GetModeP15ScioSense_Ufc23>
        }
        retry++;
 8001a56:	7bbb      	ldrb	r3, [r7, #14]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	73bb      	strb	r3, [r7, #14]
    while( (ufc23->State != UFC23_STATE_STANDBY) && (retry < maxRetries) )
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d003      	beq.n	8001a6e <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23+0x5e>
 8001a66:	7bba      	ldrb	r2, [r7, #14]
 8001a68:	7b7b      	ldrb	r3, [r7, #13]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d3de      	bcc.n	8001a2c <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23+0x1c>
    }

    if( ufc23->State == UFC23_STATE_STANDBY )
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d101      	bne.n	8001a7c <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23+0x6c>
    {
        result = RESULT_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8001a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3710      	adds	r7, #16
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23>:

static inline Result Ufc23_EnableMeasureMode(ScioSense_Ufc23* ufc23)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	73fb      	strb	r3, [r7, #15]
    Ufc23_GetMode(ufc23);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 f828 	bl	8001aea <_ZL13Ufc23_GetModeP15ScioSense_Ufc23>

    switch(ufc23->State)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d004      	beq.n	8001aae <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x26>
 8001aa4:	2b05      	cmp	r3, #5
 8001aa6:	d116      	bne.n	8001ad6 <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x4e>
    {
        case UFC23_STATE_MEAS:
            result = RESULT_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73fb      	strb	r3, [r7, #15]
            break;
 8001aac:	e017      	b.n	8001ade <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x56>
        case UFC23_STATE_STANDBY:
            Ufc23_WriteRemoteCommand(ufc23, UFC23_REMOTE_COMMAND_RC_MM_CTRL, UFC23_EXTENDED_COMMAND_EC_MM_ENA_ENABLED);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fd17 	bl	80014e6 <_ZL24Ufc23_WriteRemoteCommandP15ScioSense_Ufc23ht>
            wait(UFC23_SWITCH_MEAS_MODE_MS);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	200a      	movs	r0, #10
 8001abe:	4798      	blx	r3

            Ufc23_GetMode(ufc23);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f812 	bl	8001aea <_ZL13Ufc23_GetModeP15ScioSense_Ufc23>
            if( ufc23->State == UFC23_STATE_MEAS )
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001acc:	2b05      	cmp	r3, #5
 8001ace:	d105      	bne.n	8001adc <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x54>
            {
                result = RESULT_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8001ad4:	e002      	b.n	8001adc <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x54>
        default:
            result = RESULT_INVALID; 
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e000      	b.n	8001ade <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23+0x56>
            break;
 8001adc:	bf00      	nop
    }
    
    return result;
 8001ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3710      	adds	r7, #16
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <_ZL13Ufc23_GetModeP15ScioSense_Ufc23>:

    return result;
}

static inline Result Ufc23_GetMode(ScioSense_Ufc23* ufc23)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b084      	sub	sp, #16
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	73fb      	strb	r3, [r7, #15]
    Ufc23_StateTypeDef oldState = ufc23->State;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001afc:	737b      	strb	r3, [r7, #13]

    uint8_t statusFlags = Ufc23_GetSystemStatusFlagRegister(ufc23);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff ff1a 	bl	8001938 <_ZL33Ufc23_GetSystemStatusFlagRegisterP15ScioSense_Ufc23>
 8001b04:	4603      	mov	r3, r0
 8001b06:	733b      	strb	r3, [r7, #12]
    
    uint8_t lsoSettling     = !(statusFlags & UFC23_SSF_LSO_SETTLED);
 8001b08:	7b3b      	ldrb	r3, [r7, #12]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	bf0c      	ite	eq
 8001b12:	2301      	moveq	r3, #1
 8001b14:	2300      	movne	r3, #0
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	72fb      	strb	r3, [r7, #11]
    uint8_t bootingUp       =  statusFlags & UFC23_SSF_BL_REQ;
 8001b1a:	7b3b      	ldrb	r3, [r7, #12]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	72bb      	strb	r3, [r7, #10]
    uint8_t standbyState    = (statusFlags & UFC23_SSF_MAIN_STATE) && !(statusFlags & UFC23_SSF_MCYCLE_REQ);
 8001b22:	7b3b      	ldrb	r3, [r7, #12]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d006      	beq.n	8001b3a <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x50>
 8001b2c:	7b3b      	ldrb	r3, [r7, #12]
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x50>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x52>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	727b      	strb	r3, [r7, #9]
    uint8_t measState       = (statusFlags & UFC23_SSF_MAIN_STATE) && (statusFlags & UFC23_SSF_MCYCLE_REQ);
 8001b3e:	7b3b      	ldrb	r3, [r7, #12]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d006      	beq.n	8001b56 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x6c>
 8001b48:	7b3b      	ldrb	r3, [r7, #12]
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x6c>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e000      	b.n	8001b58 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x6e>
 8001b56:	2300      	movs	r3, #0
 8001b58:	723b      	strb	r3, [r7, #8]
    
    uint8_t detectedStates = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	73bb      	strb	r3, [r7, #14]

    if( lsoSettling & !(bootingUp || standbyState || measState))
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	7aba      	ldrb	r2, [r7, #10]
 8001b62:	2a00      	cmp	r2, #0
 8001b64:	d107      	bne.n	8001b76 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x8c>
 8001b66:	7a7a      	ldrb	r2, [r7, #9]
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	d104      	bne.n	8001b76 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x8c>
 8001b6c:	7a3a      	ldrb	r2, [r7, #8]
 8001b6e:	2a00      	cmp	r2, #0
 8001b70:	d101      	bne.n	8001b76 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x8c>
 8001b72:	2201      	movs	r2, #1
 8001b74:	e000      	b.n	8001b78 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x8e>
 8001b76:	2200      	movs	r2, #0
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d006      	beq.n	8001b8c <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xa2>
    {
        ufc23->State = UFC23_STATE_RESET;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
        detectedStates++;
 8001b86:	7bbb      	ldrb	r3, [r7, #14]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	73bb      	strb	r3, [r7, #14]
    }

    if( bootingUp & !(lsoSettling || standbyState || measState))
 8001b8c:	7abb      	ldrb	r3, [r7, #10]
 8001b8e:	7afa      	ldrb	r2, [r7, #11]
 8001b90:	2a00      	cmp	r2, #0
 8001b92:	d107      	bne.n	8001ba4 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xba>
 8001b94:	7a7a      	ldrb	r2, [r7, #9]
 8001b96:	2a00      	cmp	r2, #0
 8001b98:	d104      	bne.n	8001ba4 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xba>
 8001b9a:	7a3a      	ldrb	r2, [r7, #8]
 8001b9c:	2a00      	cmp	r2, #0
 8001b9e:	d101      	bne.n	8001ba4 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xba>
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	e000      	b.n	8001ba6 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xbc>
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xd0>
    {
        ufc23->State = UFC23_STATE_BOOTLOAD;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
        detectedStates++;
 8001bb4:	7bbb      	ldrb	r3, [r7, #14]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	73bb      	strb	r3, [r7, #14]
    }

    if( standbyState & !(lsoSettling || bootingUp || measState) )
 8001bba:	7a7b      	ldrb	r3, [r7, #9]
 8001bbc:	7afa      	ldrb	r2, [r7, #11]
 8001bbe:	2a00      	cmp	r2, #0
 8001bc0:	d107      	bne.n	8001bd2 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xe8>
 8001bc2:	7aba      	ldrb	r2, [r7, #10]
 8001bc4:	2a00      	cmp	r2, #0
 8001bc6:	d104      	bne.n	8001bd2 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xe8>
 8001bc8:	7a3a      	ldrb	r2, [r7, #8]
 8001bca:	2a00      	cmp	r2, #0
 8001bcc:	d101      	bne.n	8001bd2 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xe8>
 8001bce:	2201      	movs	r2, #1
 8001bd0:	e000      	b.n	8001bd4 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xea>
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d006      	beq.n	8001be8 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0xfe>
    {
        ufc23->State = UFC23_STATE_STANDBY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2202      	movs	r2, #2
 8001bde:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
        detectedStates++;
 8001be2:	7bbb      	ldrb	r3, [r7, #14]
 8001be4:	3301      	adds	r3, #1
 8001be6:	73bb      	strb	r3, [r7, #14]
    }

    if( measState & !(lsoSettling || bootingUp || standbyState) )
 8001be8:	7a3b      	ldrb	r3, [r7, #8]
 8001bea:	7afa      	ldrb	r2, [r7, #11]
 8001bec:	2a00      	cmp	r2, #0
 8001bee:	d107      	bne.n	8001c00 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x116>
 8001bf0:	7aba      	ldrb	r2, [r7, #10]
 8001bf2:	2a00      	cmp	r2, #0
 8001bf4:	d104      	bne.n	8001c00 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x116>
 8001bf6:	7a7a      	ldrb	r2, [r7, #9]
 8001bf8:	2a00      	cmp	r2, #0
 8001bfa:	d101      	bne.n	8001c00 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x116>
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	e000      	b.n	8001c02 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x118>
 8001c00:	2200      	movs	r2, #0
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d006      	beq.n	8001c16 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x12c>
    {
        ufc23->State = UFC23_STATE_MEAS;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2205      	movs	r2, #5
 8001c0c:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
        detectedStates++;
 8001c10:	7bbb      	ldrb	r3, [r7, #14]
 8001c12:	3301      	adds	r3, #1
 8001c14:	73bb      	strb	r3, [r7, #14]
    }

    if( detectedStates == 1 )
 8001c16:	7bbb      	ldrb	r3, [r7, #14]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d102      	bne.n	8001c22 <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x138>
    {
        result = RESULT_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]
 8001c20:	e005      	b.n	8001c2e <_ZL13Ufc23_GetModeP15ScioSense_Ufc23+0x144>
    }
    else
    {
        ufc23->State = oldState;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	7b7a      	ldrb	r2, [r7, #13]
 8001c26:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
        result = RESULT_INVALID;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8001c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <_ZL29Ufc23_StartCyclingMeasurementP15ScioSense_Ufc23>:

static inline Result Ufc23_StartCyclingMeasurement(ScioSense_Ufc23* ufc23)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
    Ufc23_ClearFlagRegisters(ufc23);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff fe92 	bl	800196c <_ZL24Ufc23_ClearFlagRegistersP15ScioSense_Ufc23>
    Result result = Ufc23_EnableMeasureMode(ufc23);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff1d 	bl	8001a88 <_ZL23Ufc23_EnableMeasureModeP15ScioSense_Ufc23>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	73fb      	strb	r3, [r7, #15]

    return result;
 8001c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23>:

static inline Result Ufc23_WriteConfig(ScioSense_Ufc23* ufc23)
{
 8001c5e:	b590      	push	{r4, r7, lr}
 8001c60:	b087      	sub	sp, #28
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
    Result result = Ufc23_SetStandbyState(ufc23);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fed2 	bl	8001a10 <_ZL21Ufc23_SetStandbyStateP15ScioSense_Ufc23>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	75fb      	strb	r3, [r7, #23]

    if( result == RESULT_OK )
 8001c70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d15c      	bne.n	8001d32 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xd4>
    {
        if( ufc23->State == UFC23_STATE_STANDBY )
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d155      	bne.n	8001d2e <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xd0>
        {
            for ( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 8001c82:	2300      	movs	r3, #0
 8001c84:	75bb      	strb	r3, [r7, #22]
 8001c86:	e014      	b.n	8001cb2 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0x54>
            {
                uint16_t registerAddress = Ufc23_GetConfigurationRegisterAddress(ufc23, idx);
 8001c88:	7dbb      	ldrb	r3, [r7, #22]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff fd35 	bl	80016fc <_ZL37Ufc23_GetConfigurationRegisterAddressP15ScioSense_Ufc23h>
 8001c92:	4603      	mov	r3, r0
 8001c94:	823b      	strh	r3, [r7, #16]
                Ufc23_WriteDWordRAM(ufc23, registerAddress, Ufc23_GetConfigurationRegisterSetting(ufc23, idx));
 8001c96:	7dbb      	ldrb	r3, [r7, #22]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff fd44 	bl	8001728 <_ZL37Ufc23_GetConfigurationRegisterSettingP15ScioSense_Ufc23h>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	8a3b      	ldrh	r3, [r7, #16]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff fc46 	bl	8001538 <_ZL19Ufc23_WriteDWordRAMP15ScioSense_Ufc23tm>
            for ( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 8001cac:	7dbb      	ldrb	r3, [r7, #22]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	75bb      	strb	r3, [r7, #22]
 8001cb2:	7dbb      	ldrb	r3, [r7, #22]
 8001cb4:	2b11      	cmp	r3, #17
 8001cb6:	d9e7      	bls.n	8001c88 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0x2a>
            }
    
            uint8_t configurationCorrect = 1;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	757b      	strb	r3, [r7, #21]
            for ( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	753b      	strb	r3, [r7, #20]
 8001cc0:	e026      	b.n	8001d10 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xb2>
            {
                uint16_t registerAddress = Ufc23_GetConfigurationRegisterAddress(ufc23, idx);
 8001cc2:	7d3b      	ldrb	r3, [r7, #20]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff fd18 	bl	80016fc <_ZL37Ufc23_GetConfigurationRegisterAddressP15ScioSense_Ufc23h>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	827b      	strh	r3, [r7, #18]
                uint8_t registerContent[4];
                Ufc23_ReadDWordRAM(ufc23, registerAddress, registerContent, 1);
 8001cd0:	f107 020c 	add.w	r2, r7, #12
 8001cd4:	8a79      	ldrh	r1, [r7, #18]
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff fcd4 	bl	8001686 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht>
                configurationCorrect &= ( Ufc23_GetConfigurationRegisterSetting(ufc23, idx) == Ufc23_ByteArrayToDWord(registerContent, 0) );
 8001cde:	7d3b      	ldrb	r3, [r7, #20]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff fd20 	bl	8001728 <_ZL37Ufc23_GetConfigurationRegisterSettingP15ScioSense_Ufc23h>
 8001ce8:	4604      	mov	r4, r0
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fc60 	bl	80015b6 <_ZL22Ufc23_ByteArrayToDWordPht>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	429c      	cmp	r4, r3
 8001cfa:	bf0c      	ite	eq
 8001cfc:	2301      	moveq	r3, #1
 8001cfe:	2300      	movne	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	7d7b      	ldrb	r3, [r7, #21]
 8001d06:	4013      	ands	r3, r2
 8001d08:	757b      	strb	r3, [r7, #21]
            for ( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 8001d0a:	7d3b      	ldrb	r3, [r7, #20]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	753b      	strb	r3, [r7, #20]
 8001d10:	7d3b      	ldrb	r3, [r7, #20]
 8001d12:	2b11      	cmp	r3, #17
 8001d14:	d9d5      	bls.n	8001cc2 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0x64>
            }
    
            if( configurationCorrect )
 8001d16:	7d7b      	ldrb	r3, [r7, #21]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xca>
            {
                Ufc23_SetMeasureCycleTimeUs(ufc23);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 fb14 	bl	800234a <_ZL27Ufc23_SetMeasureCycleTimeUsP15ScioSense_Ufc23>
                result = RESULT_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	75fb      	strb	r3, [r7, #23]
 8001d26:	e004      	b.n	8001d32 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xd4>
            }
            else
            {
                result = RESULT_CHECKSUM_ERROR;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	75fb      	strb	r3, [r7, #23]
 8001d2c:	e001      	b.n	8001d32 <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23+0xd4>
            }
        }
        else
        {
            result = RESULT_NOT_ALLOWED;
 8001d2e:	2304      	movs	r3, #4
 8001d30:	75fb      	strb	r3, [r7, #23]
        }
    }

    return result;
 8001d32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	371c      	adds	r7, #28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd90      	pop	{r4, r7, pc}

08001d3e <_ZL16Ufc23_GetUSMDataP15ScioSense_Ufc23>:

static inline Result Ufc23_GetUSMData(ScioSense_Ufc23* ufc23)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
    return Ufc23_ReadDWordRAM(ufc23, UFC23_RAM_USM_RESULTS_ADDRESS, ufc23->DataBuffer, UFC23_AMOUNT_USM_BATCH_REGISTERS);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f103 026a 	add.w	r2, r3, #106	@ 0x6a
 8001d4c:	23a0      	movs	r3, #160	@ 0xa0
 8001d4e:	2100      	movs	r1, #0
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff fc98 	bl	8001686 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht>
 8001d56:	4603      	mov	r3, r0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23>:

static inline Result Ufc23_Update(ScioSense_Ufc23* ufc23)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
    
    uint8_t communicationFlags = Ufc23_GetCommunicationFlagRegister(ufc23);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff fd76 	bl	800185e <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23>
 8001d72:	4603      	mov	r3, r0
 8001d74:	73bb      	strb	r3, [r7, #14]
    if( communicationFlags == UFC23_CMF_NO_ERROR )
 8001d76:	7bbb      	ldrb	r3, [r7, #14]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d124      	bne.n	8001dc6 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0x66>
    {
        ufc23->frontendStatusFlags = Ufc23_GetFrontendStatusFlagRegister(ufc23);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff fdc1 	bl	8001904 <_ZL35Ufc23_GetFrontendStatusFlagRegisterP15ScioSense_Ufc23>
 8001d82:	4603      	mov	r3, r0
 8001d84:	461a      	mov	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c
        UFC23_FR_SIZE interruptFlagRegister = Ufc23_GetInterruptFlagRegister(ufc23);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff fd80 	bl	8001892 <_ZL30Ufc23_GetInterruptFlagRegisterP15ScioSense_Ufc23>
 8001d92:	4603      	mov	r3, r0
 8001d94:	737b      	strb	r3, [r7, #13]
        uint8_t measurementCompleted = interruptFlagRegister & (UFC23_IF_MEASURE_CYCLE_SEQUENCE_DONE | UFC23_IF_MEASURE_CYCLE_BATCH_DONE);
 8001d96:	7b7b      	ldrb	r3, [r7, #13]
 8001d98:	f003 030c 	and.w	r3, r3, #12
 8001d9c:	733b      	strb	r3, [r7, #12]
        uint8_t errorsMeasurement = interruptFlagRegister & (UFC23_IF_USM_PAUSE_ERR | UFC23_IF_TASK_TIMEOUT | UFC23_IF_ERROR_DETECTED);
 8001d9e:	7b7b      	ldrb	r3, [r7, #13]
 8001da0:	f023 031f 	bic.w	r3, r3, #31
 8001da4:	72fb      	strb	r3, [r7, #11]
        
        if( measurementCompleted && !errorsMeasurement )
 8001da6:	7b3b      	ldrb	r3, [r7, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00c      	beq.n	8001dc6 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0x66>
 8001dac:	7afb      	ldrb	r3, [r7, #11]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d109      	bne.n	8001dc6 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0x66>
        {
            result = Ufc23_GetUSMData(ufc23);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ffc3 	bl	8001d3e <_ZL16Ufc23_GetUSMDataP15ScioSense_Ufc23>
 8001db8:	4603      	mov	r3, r0
 8001dba:	73fb      	strb	r3, [r7, #15]
            communicationFlags = Ufc23_GetCommunicationFlagRegister(ufc23);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff fd4e 	bl	800185e <_ZL34Ufc23_GetCommunicationFlagRegisterP15ScioSense_Ufc23>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	73bb      	strb	r3, [r7, #14]
        }
    }

    if( communicationFlags & UFC23_CMF_SYSTEM_BUS_MASTER_STATE)
 8001dc6:	7bbb      	ldrb	r3, [r7, #14]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0x74>
    {
        result = RESULT_NOT_ALLOWED;
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	73fb      	strb	r3, [r7, #15]
    }

    if( communicationFlags & (UFC23_CMF_SYSTEM_BUS_COLLISION | UFC23_CMF_CR_UPDATE_ERROR))
 8001dd4:	7bbb      	ldrb	r3, [r7, #14]
 8001dd6:	f003 0342 	and.w	r3, r3, #66	@ 0x42
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d002      	beq.n	8001de4 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0x84>
    {
        result = RESULT_IO_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	73fb      	strb	r3, [r7, #15]
 8001de2:	e013      	b.n	8001e0c <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0xac>
    }
    else
    {
        if( communicationFlags & UFC23_CMF_ERROR_FLAG)
 8001de4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	da0f      	bge.n	8001e0c <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0xac>
        {
            uint16_t frontendErrorFlags = Ufc23_GetFrontendErrorFlagRegister(ufc23);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff fd6a 	bl	80018c6 <_ZL34Ufc23_GetFrontendErrorFlagRegisterP15ScioSense_Ufc23>
 8001df2:	4603      	mov	r3, r0
 8001df4:	813b      	strh	r3, [r7, #8]
            if( frontendErrorFlags & (UFC23_FES_TDC_TO_HCC | UFC23_FES_TDC_TO_TM | UFC23_FES_TDC_TO_PW_UP | UFC23_FES_TDC_TO_PW_DN | UFC23_FES_TDC_TO_TOF_UP | UFC23_FES_TDC_TO_TOF_DN) )
 8001df6:	893a      	ldrh	r2, [r7, #8]
 8001df8:	f240 33c3 	movw	r3, #963	@ 0x3c3
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d002      	beq.n	8001e08 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0xa8>
            {
                result = RESULT_TIMEOUT;
 8001e02:	2305      	movs	r3, #5
 8001e04:	73fb      	strb	r3, [r7, #15]
 8001e06:	e001      	b.n	8001e0c <_ZL12Ufc23_UpdateP15ScioSense_Ufc23+0xac>
            }
            else
            {
                result = RESULT_IO_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    Ufc23_ClearFlagRegisters(ufc23);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff fdad 	bl	800196c <_ZL24Ufc23_ClearFlagRegistersP15ScioSense_Ufc23>
    return result;
 8001e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23>:

static inline void Ufc23_UpdateAmountBundlesInBatch(ScioSense_Ufc23* ufc23)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
    switch( ufc23->Param.CR_AA.C_USM_MHIT_BATCH )
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 3332 	ldrb.w	r3, [r3, #818]	@ 0x332
 8001e2e:	2b06      	cmp	r3, #6
 8001e30:	d833      	bhi.n	8001e9a <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x7a>
 8001e32:	a201      	add	r2, pc, #4	@ (adr r2, 8001e38 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x18>)
 8001e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e38:	08001e55 	.word	0x08001e55
 8001e3c:	08001e5f 	.word	0x08001e5f
 8001e40:	08001e69 	.word	0x08001e69
 8001e44:	08001e73 	.word	0x08001e73
 8001e48:	08001e7d 	.word	0x08001e7d
 8001e4c:	08001e87 	.word	0x08001e87
 8001e50:	08001e91 	.word	0x08001e91
    {
        case UFC23_C_USM_MHIT_BATCH_1_USM_BUNDLE:
            ufc23->cyclesInBatch = 1;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e5c:	e022      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_2_USM_BUNDLES:
            ufc23->cyclesInBatch = 2;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2202      	movs	r2, #2
 8001e62:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e66:	e01d      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_4_USM_BUNDLES:
            ufc23->cyclesInBatch = 4;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2204      	movs	r2, #4
 8001e6c:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e70:	e018      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_6_USM_BUNDLES:
            ufc23->cyclesInBatch = 6;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2206      	movs	r2, #6
 8001e76:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e7a:	e013      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_8_USM_BUNDLES:
            ufc23->cyclesInBatch = 8;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2208      	movs	r2, #8
 8001e80:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e84:	e00e      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_10_USM_BUNDLES:
            ufc23->cyclesInBatch = 10;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	220a      	movs	r2, #10
 8001e8a:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e8e:	e009      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        case UFC23_C_USM_MHIT_BATCH_12_USM_BUNDLES:
            ufc23->cyclesInBatch = 12;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	220c      	movs	r2, #12
 8001e94:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
            break;
 8001e98:	e004      	b.n	8001ea4 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23+0x84>
        default:
          ufc23->cyclesInBatch = 12;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	220c      	movs	r2, #12
 8001e9e:	f883 237b 	strb.w	r2, [r3, #891]	@ 0x37b
    }
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <_ZL21Ufc23_ParseErrorFlagsP15ScioSense_Ufc23h>:

    return errorsPresent;
}

static inline uint32_t Ufc23_ParseErrorFlags(ScioSense_Ufc23* ufc23, uint8_t batchIndex)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	70fb      	strb	r3, [r7, #3]
    return Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_STATUS_ADDRESS);
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	220b      	movs	r2, #11
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff fb9e 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8001ec8:	4603      	mov	r3, r0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <_ZL28Ufc23_ParseTofMultiHitSumRawP15ScioSense_Ufc23hPyS1_>:
    }
    return pwMeasurements;
}

static inline uint8_t Ufc23_ParseTofMultiHitSumRaw(ScioSense_Ufc23* ufc23, uint8_t batchIndex, uint64_t* tofMultiHitUp, uint64_t* tofMultiHitDn)
{
 8001ed2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ed6:	b0a8      	sub	sp, #160	@ 0xa0
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6578      	str	r0, [r7, #84]	@ 0x54
 8001edc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001ede:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t newValues = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

    uint32_t batchStatus = Ufc23_ParseErrorFlags(ufc23, batchIndex);
 8001eec:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001ef4:	f7ff ffdc 	bl	8001eb0 <_ZL21Ufc23_ParseErrorFlagsP15ScioSense_Ufc23h>
 8001ef8:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    uint32_t errorFlags = 
 8001efc:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 8001f00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        UFC23_FES_USM_HW_ERR_UP | 
        UFC23_FES_USM_HW_ERR_DN |
        UFC23_FES_USM_TO_TOF_UP |
        UFC23_FES_USM_TO_TOF_DN;

    if( !(batchStatus & errorFlags) )
 8001f04:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001f08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f040 80a2 	bne.w	8002058 <_ZL28Ufc23_ParseTofMultiHitSumRawP15ScioSense_Ufc23hPyS1_+0x186>
    {
        if( batchStatus & UFC23_FES_USM_TOF_MULTI_UPDATED )
 8001f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 809b 	beq.w	8002058 <_ZL28Ufc23_ParseTofMultiHitSumRawP15ScioSense_Ufc23hPyS1_+0x186>
        {
            uint32_t tofMultiHitValuesMsbUp = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_PW_UP_ZCL_ADDRESS);
 8001f22:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001f26:	2202      	movs	r2, #2
 8001f28:	4619      	mov	r1, r3
 8001f2a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001f2c:	f7ff fb6a 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8001f30:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
            uint64_t tofMultiHitMsbUp = (tofMultiHitValuesMsbUp & UFC23_USM_BUNDLE_TOF_MULTIHIT_Msk) >> UFC23_USM_BUNDLE_TOF_MULTIHIT_Pos;
 8001f34:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f38:	2200      	movs	r2, #0
 8001f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f3c:	647a      	str	r2, [r7, #68]	@ 0x44
 8001f3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f40:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 8001f44:	2500      	movs	r5, #0
 8001f46:	e9c7 4522 	strd	r4, r5, [r7, #136]	@ 0x88
            uint32_t tofMultiHitValuesLsbUp = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_TOF_MULTIHIT_UP_LSB_ADDRESS);
 8001f4a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4619      	mov	r1, r3
 8001f52:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001f54:	f7ff fb56 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8001f58:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
            uint64_t tofMultiHitLsbUp = (tofMultiHitValuesLsbUp & UFC23_USM_BUNDLE_TOF_MULTIHIT_LSB_Msk) >> UFC23_USM_BUNDLE_TOF_MULTIHIT_LSB_Pos;
 8001f5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f60:	2200      	movs	r2, #0
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	617a      	str	r2, [r7, #20]
 8001f66:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f6a:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
            
            uint32_t tofMultiHitValuesMsbDn = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_PW_DN_ZCL_ADDRESS);
 8001f6e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001f72:	2206      	movs	r2, #6
 8001f74:	4619      	mov	r1, r3
 8001f76:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001f78:	f7ff fb44 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8001f7c:	6778      	str	r0, [r7, #116]	@ 0x74
            uint64_t tofMultiHitMsbDn = (tofMultiHitValuesMsbDn & UFC23_USM_BUNDLE_TOF_MULTIHIT_Msk) >> UFC23_USM_BUNDLE_TOF_MULTIHIT_Pos;
 8001f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f80:	2200      	movs	r2, #0
 8001f82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f84:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f88:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001f8c:	60bb      	str	r3, [r7, #8]
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001f96:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
            uint32_t tofMultiHitValuesLsbDn = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_TOF_MULTIHIT_DN_LSB_ADDRESS);
 8001f9a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001f9e:	2207      	movs	r2, #7
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8001fa4:	f7ff fb2e 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8001fa8:	6678      	str	r0, [r7, #100]	@ 0x64
            uint64_t tofMultiHitLsbDn = (tofMultiHitValuesLsbDn & UFC23_USM_BUNDLE_TOF_MULTIHIT_LSB_Msk) >> UFC23_USM_BUNDLE_TOF_MULTIHIT_LSB_Pos;
 8001faa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fac:	2200      	movs	r2, #0
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	607a      	str	r2, [r7, #4]
 8001fb2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001fb6:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
            
            *tofMultiHitUp =    ( (tofMultiHitMsbUp << UFC23_USM_BUNDLE_TOF_MULTIHIT_64_MSB_Pos) &  UFC23_USM_BUNDLE_TOF_MULTIHIT_64_MSB_Msk);
 8001fba:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001fbe:	f04f 0000 	mov.w	r0, #0
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	0011      	movs	r1, r2
 8001fc8:	2000      	movs	r0, #0
 8001fca:	2300      	movs	r3, #0
 8001fcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001fce:	f001 03ff 	and.w	r3, r1, #255	@ 0xff
 8001fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fd6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8001fda:	e9c3 1200 	strd	r1, r2, [r3]
            *tofMultiHitUp |=   ( (tofMultiHitLsbUp << UFC23_USM_BUNDLE_TOF_MULTIHIT_64_LSB_Pos) &  UFC23_USM_BUNDLE_TOF_MULTIHIT_64_LSB_Msk);
 8001fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001fe8:	4682      	mov	sl, r0
 8001fea:	f04f 0b00 	mov.w	fp, #0
 8001fee:	ea42 010a 	orr.w	r1, r2, sl
 8001ff2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001ff4:	ea43 030b 	orr.w	r3, r3, fp
 8001ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ffc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002000:	e9c3 1200 	strd	r1, r2, [r3]

            *tofMultiHitDn =    ( (tofMultiHitMsbDn << UFC23_USM_BUNDLE_TOF_MULTIHIT_64_MSB_Pos) &  UFC23_USM_BUNDLE_TOF_MULTIHIT_64_MSB_Msk);
 8002004:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	0003      	movs	r3, r0
 8002012:	2200      	movs	r2, #0
 8002014:	2100      	movs	r1, #0
 8002016:	6239      	str	r1, [r7, #32]
 8002018:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
 800201e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002020:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002024:	e9c3 1200 	strd	r1, r2, [r3]
            *tofMultiHitDn |=   ( (tofMultiHitLsbDn << UFC23_USM_BUNDLE_TOF_MULTIHIT_64_LSB_Pos) &  UFC23_USM_BUNDLE_TOF_MULTIHIT_64_LSB_Msk);
 8002028:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800202a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002032:	4680      	mov	r8, r0
 8002034:	f04f 0900 	mov.w	r9, #0
 8002038:	ea42 0108 	orr.w	r1, r2, r8
 800203c:	61b9      	str	r1, [r7, #24]
 800203e:	ea43 0309 	orr.w	r3, r3, r9
 8002042:	61fb      	str	r3, [r7, #28]
 8002044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002046:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800204a:	e9c3 1200 	strd	r1, r2, [r3]

            newValues++;
 800204e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002052:	3301      	adds	r3, #1
 8002054:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
        }
    }
    
    return newValues;
 8002058:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
}
 800205c:	4618      	mov	r0, r3
 800205e:	37a0      	adds	r7, #160	@ 0xa0
 8002060:	46bd      	mov	sp, r7
 8002062:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002066 <_ZL24Ufc23_ParseTofMultiHitNsP15ScioSense_Ufc23hPfS1_>:

static inline uint8_t Ufc23_ParseTofMultiHitNs(ScioSense_Ufc23* ufc23, uint8_t batchIndex, float* tofMultiHitUp, float* tofMultiHitDn)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b08a      	sub	sp, #40	@ 0x28
 800206a:	af00      	add	r7, sp, #0
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	460b      	mov	r3, r1
 8002074:	72fb      	strb	r3, [r7, #11]
    uint64_t tofMultiHitRawUp;
    uint64_t tofMultiHitRawDn;
    uint8_t readValues = Ufc23_ParseTofMultiHitSumRaw(ufc23, batchIndex, &tofMultiHitRawUp, &tofMultiHitRawDn);
 8002076:	f107 0310 	add.w	r3, r7, #16
 800207a:	f107 0218 	add.w	r2, r7, #24
 800207e:	7af9      	ldrb	r1, [r7, #11]
 8002080:	68f8      	ldr	r0, [r7, #12]
 8002082:	f7ff ff26 	bl	8001ed2 <_ZL28Ufc23_ParseTofMultiHitSumRawP15ScioSense_Ufc23hPyS1_>
 8002086:	4603      	mov	r3, r0
 8002088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    if( readValues)
 800208c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002090:	2b00      	cmp	r3, #0
 8002092:	d01f      	beq.n	80020d4 <_ZL24Ufc23_ParseTofMultiHitNsP15ScioSense_Ufc23hPfS1_+0x6e>
    {
        *tofMultiHitUp = ((float)tofMultiHitRawUp) * ufc23->tofLsbNs;
 8002094:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002098:	4610      	mov	r0, r2
 800209a:	4619      	mov	r1, r3
 800209c:	f7fe fea0 	bl	8000de0 <__aeabi_ul2f>
 80020a0:	ee07 0a10 	vmov	s14, r0
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	edd3 7ae4 	vldr	s15, [r3, #912]	@ 0x390
 80020aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	edc3 7a00 	vstr	s15, [r3]
        *tofMultiHitDn = ((float)tofMultiHitRawDn) * ufc23->tofLsbNs;
 80020b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	f7fe fe90 	bl	8000de0 <__aeabi_ul2f>
 80020c0:	ee07 0a10 	vmov	s14, r0
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	edd3 7ae4 	vldr	s15, [r3, #912]	@ 0x390
 80020ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	edc3 7a00 	vstr	s15, [r3]
    }

    return readValues;
 80020d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3728      	adds	r7, #40	@ 0x28
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_ZL29Ufc23_ParseBatchTofMultiHitNsP15ScioSense_Ufc23PfS1_>:
    }
    return multiHitsMeasurements;
}

static inline uint8_t Ufc23_ParseBatchTofMultiHitNs(ScioSense_Ufc23* ufc23, float* tofMultiHitPsUp, float* tofMultiHitPsDn)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
    uint8_t amountMeasurements = Ufc23_GetAmountMeasurementsInBatch(ufc23);
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f000 f94b 	bl	8002388 <_ZL34Ufc23_GetAmountMeasurementsInBatchP15ScioSense_Ufc23>
 80020f2:	4603      	mov	r3, r0
 80020f4:	757b      	strb	r3, [r7, #21]
    uint8_t multiHitsMeasurements = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	75fb      	strb	r3, [r7, #23]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	75bb      	strb	r3, [r7, #22]
 80020fe:	e014      	b.n	800212a <_ZL29Ufc23_ParseBatchTofMultiHitNsP15ScioSense_Ufc23PfS1_+0x4a>
    {
        multiHitsMeasurements += Ufc23_ParseTofMultiHitNs(ufc23, batchIndex, &tofMultiHitPsUp[multiHitsMeasurements], &tofMultiHitPsDn[multiHitsMeasurements]);
 8002100:	7dfb      	ldrb	r3, [r7, #23]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	18d0      	adds	r0, r2, r3
 8002108:	7dfb      	ldrb	r3, [r7, #23]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	4413      	add	r3, r2
 8002110:	7db9      	ldrb	r1, [r7, #22]
 8002112:	4602      	mov	r2, r0
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f7ff ffa6 	bl	8002066 <_ZL24Ufc23_ParseTofMultiHitNsP15ScioSense_Ufc23hPfS1_>
 800211a:	4603      	mov	r3, r0
 800211c:	461a      	mov	r2, r3
 800211e:	7dfb      	ldrb	r3, [r7, #23]
 8002120:	4413      	add	r3, r2
 8002122:	75fb      	strb	r3, [r7, #23]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 8002124:	7dbb      	ldrb	r3, [r7, #22]
 8002126:	3301      	adds	r3, #1
 8002128:	75bb      	strb	r3, [r7, #22]
 800212a:	7dba      	ldrb	r2, [r7, #22]
 800212c:	7d7b      	ldrb	r3, [r7, #21]
 800212e:	429a      	cmp	r2, r3
 8002130:	d3e6      	bcc.n	8002100 <_ZL29Ufc23_ParseBatchTofMultiHitNsP15ScioSense_Ufc23PfS1_+0x20>
    }
    return multiHitsMeasurements;
 8002132:	7dfb      	ldrb	r3, [r7, #23]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <_ZL28Ufc23_ParseTofMultiHitsCountP15ScioSense_Ufc23hPhS1_>:

static inline uint8_t Ufc23_ParseTofMultiHitsCount(ScioSense_Ufc23* ufc23, uint8_t batchIndex, uint8_t* multiHitCountUp, uint8_t* multiHitCountDn)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08c      	sub	sp, #48	@ 0x30
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	460b      	mov	r3, r1
 800214a:	72fb      	strb	r3, [r7, #11]
    uint8_t newValues = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    uint32_t batchStatus = Ufc23_ParseErrorFlags(ufc23, batchIndex);
 8002152:	7afb      	ldrb	r3, [r7, #11]
 8002154:	4619      	mov	r1, r3
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f7ff feaa 	bl	8001eb0 <_ZL21Ufc23_ParseErrorFlagsP15ScioSense_Ufc23h>
 800215c:	62b8      	str	r0, [r7, #40]	@ 0x28

    uint32_t errorFlags = 
 800215e:	2330      	movs	r3, #48	@ 0x30
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
        UFC23_FES_USM_HW_ERR_UP | 
        UFC23_FES_USM_HW_ERR_DN;

    if( !(batchStatus & errorFlags) )
 8002162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	4013      	ands	r3, r2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d129      	bne.n	80021c0 <_ZL28Ufc23_ParseTofMultiHitsCountP15ScioSense_Ufc23hPhS1_+0x84>
    {
        if( batchStatus & UFC23_FES_USM_TOF_MULTI_UPDATED )
 800216c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d024      	beq.n	80021c0 <_ZL28Ufc23_ParseTofMultiHitsCountP15ScioSense_Ufc23hPhS1_+0x84>
        {
            uint32_t multiHitCountValuesUp = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_PW_UP_ZCL_ADDRESS);
 8002176:	7afb      	ldrb	r3, [r7, #11]
 8002178:	2202      	movs	r2, #2
 800217a:	4619      	mov	r1, r3
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff fa41 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8002182:	6238      	str	r0, [r7, #32]
            uint8_t summedHitsUp = (multiHitCountValuesUp & UFC23_USM_BUNDLE_TOF_HIT_NUM_Msk) >> UFC23_USM_BUNDLE_TOF_HIT_NUM_Pos;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	77fb      	strb	r3, [r7, #31]
            
            uint32_t multiHitCountValuesDn = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_PW_DN_ZCL_ADDRESS);
 800218a:	7afb      	ldrb	r3, [r7, #11]
 800218c:	2206      	movs	r2, #6
 800218e:	4619      	mov	r1, r3
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f7ff fa37 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8002196:	61b8      	str	r0, [r7, #24]
            uint8_t summedHitsDn = (multiHitCountValuesDn & UFC23_USM_BUNDLE_TOF_HIT_NUM_Msk) >> UFC23_USM_BUNDLE_TOF_HIT_NUM_Pos;
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	75fb      	strb	r3, [r7, #23]
            
            multiHitCountUp[newValues] = summedHitsUp;
 800219e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	7ffa      	ldrb	r2, [r7, #31]
 80021a8:	701a      	strb	r2, [r3, #0]
            multiHitCountDn[newValues] = summedHitsDn;
 80021aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	4413      	add	r3, r2
 80021b2:	7dfa      	ldrb	r2, [r7, #23]
 80021b4:	701a      	strb	r2, [r3, #0]
            
            newValues++;
 80021b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021ba:	3301      	adds	r3, #1
 80021bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    return newValues;
 80021c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3730      	adds	r7, #48	@ 0x30
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_ZL33Ufc23_ParseBatchTofMultiHitsCountP15ScioSense_Ufc23PhS1_>:

static inline uint8_t Ufc23_ParseBatchTofMultiHitsCount(ScioSense_Ufc23* ufc23, uint8_t* multiHitCountUp, uint8_t* multiHitCountDn)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
    uint8_t amountMeasurements = Ufc23_GetAmountMeasurementsInBatch(ufc23);
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 f8d5 	bl	8002388 <_ZL34Ufc23_GetAmountMeasurementsInBatchP15ScioSense_Ufc23>
 80021de:	4603      	mov	r3, r0
 80021e0:	757b      	strb	r3, [r7, #21]
    uint8_t multiHitsCountMeas = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	75fb      	strb	r3, [r7, #23]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 80021e6:	2300      	movs	r3, #0
 80021e8:	75bb      	strb	r3, [r7, #22]
 80021ea:	e012      	b.n	8002212 <_ZL33Ufc23_ParseBatchTofMultiHitsCountP15ScioSense_Ufc23PhS1_+0x46>
    {
        multiHitsCountMeas += Ufc23_ParseTofMultiHitsCount(ufc23, batchIndex, &multiHitCountUp[multiHitsCountMeas], &multiHitCountDn[multiHitsCountMeas]);
 80021ec:	7dfb      	ldrb	r3, [r7, #23]
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	18d0      	adds	r0, r2, r3
 80021f2:	7dfb      	ldrb	r3, [r7, #23]
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	4413      	add	r3, r2
 80021f8:	7db9      	ldrb	r1, [r7, #22]
 80021fa:	4602      	mov	r2, r0
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7ff ff9d 	bl	800213c <_ZL28Ufc23_ParseTofMultiHitsCountP15ScioSense_Ufc23hPhS1_>
 8002202:	4603      	mov	r3, r0
 8002204:	461a      	mov	r2, r3
 8002206:	7dfb      	ldrb	r3, [r7, #23]
 8002208:	4413      	add	r3, r2
 800220a:	75fb      	strb	r3, [r7, #23]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 800220c:	7dbb      	ldrb	r3, [r7, #22]
 800220e:	3301      	adds	r3, #1
 8002210:	75bb      	strb	r3, [r7, #22]
 8002212:	7dba      	ldrb	r2, [r7, #22]
 8002214:	7d7b      	ldrb	r3, [r7, #21]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3e8      	bcc.n	80021ec <_ZL33Ufc23_ParseBatchTofMultiHitsCountP15ScioSense_Ufc23PhS1_+0x20>
    }
    return multiHitsCountMeas;
 800221a:	7dfb      	ldrb	r3, [r7, #23]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_ZL22Ufc23_ParseHccCalibRawP15ScioSense_Ufc23hPm>:
    }
    return vddMeasurements;
}

static inline uint8_t Ufc23_ParseHccCalibRaw(ScioSense_Ufc23* ufc23, uint8_t batchIndex, uint32_t* hccCalibration)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	460b      	mov	r3, r1
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	72fb      	strb	r3, [r7, #11]
    uint8_t newValues = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	77fb      	strb	r3, [r7, #31]

    uint32_t batchStatus = Ufc23_ParseErrorFlags(ufc23, batchIndex);
 8002236:	7afb      	ldrb	r3, [r7, #11]
 8002238:	4619      	mov	r1, r3
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f7ff fe38 	bl	8001eb0 <_ZL21Ufc23_ParseErrorFlagsP15ScioSense_Ufc23h>
 8002240:	61b8      	str	r0, [r7, #24]

    uint32_t errorFlags = UFC23_FES_TDC_TO_HCC;
 8002242:	2301      	movs	r3, #1
 8002244:	617b      	str	r3, [r7, #20]

    if( !(batchStatus & errorFlags) )
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d119      	bne.n	8002284 <_ZL22Ufc23_ParseHccCalibRawP15ScioSense_Ufc23hPm+0x60>
    {
        if( batchStatus & UFC23_FES_USM_HCC_UPDATED )
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d014      	beq.n	8002284 <_ZL22Ufc23_ParseHccCalibRawP15ScioSense_Ufc23hPm+0x60>
        {
            uint32_t hccCalibrationValues = Ufc23_ParseUsmBatchDWordValue(ufc23, batchIndex, UFC23_USM_BUNDLE_HCC_CALIB_ADDRESS);
 800225a:	7afb      	ldrb	r3, [r7, #11]
 800225c:	2209      	movs	r2, #9
 800225e:	4619      	mov	r1, r3
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff f9cf 	bl	8001604 <_ZL29Ufc23_ParseUsmBatchDWordValueP15ScioSense_Ufc23hh>
 8002266:	6138      	str	r0, [r7, #16]
            *hccCalibration = (hccCalibrationValues & UFC23_USM_BUNDLE_HCC_CALIB_Msk) >> UFC23_USM_BUNDLE_HCC_CALIB_Pos;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	601a      	str	r2, [r3, #0]
            Ufc23_UpdateCorrectionFactorHso(ufc23, *hccCalibration, UFC23_LSO_NOMINAL_FREQUENCY_HZ);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8002290 <_ZL22Ufc23_ParseHccCalibRawP15ScioSense_Ufc23hPm+0x6c>
 8002276:	4619      	mov	r1, r3
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 f893 	bl	80023a4 <_ZL31Ufc23_UpdateCorrectionFactorHsoP15ScioSense_Ufc23mf>
            
            newValues++;
 800227e:	7ffb      	ldrb	r3, [r7, #31]
 8002280:	3301      	adds	r3, #1
 8002282:	77fb      	strb	r3, [r7, #31]
        }
    }

    return newValues;
 8002284:	7ffb      	ldrb	r3, [r7, #31]
}
 8002286:	4618      	mov	r0, r3
 8002288:	3720      	adds	r7, #32
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	46ff4c00 	.word	0x46ff4c00
 8002294:	00000000 	.word	0x00000000

08002298 <_ZL17Ufc23_ParseHsoMhzP15ScioSense_Ufc23hPf>:

static inline uint8_t Ufc23_ParseHsoMhz(ScioSense_Ufc23* ufc23, uint8_t batchIndex, float* fHsoMhz)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	460b      	mov	r3, r1
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	72fb      	strb	r3, [r7, #11]
    uint32_t hccCalibrationRaw;
    uint8_t readValues = Ufc23_ParseHccCalibRaw(ufc23, batchIndex, &hccCalibrationRaw);
 80022a6:	f107 0210 	add.w	r2, r7, #16
 80022aa:	7afb      	ldrb	r3, [r7, #11]
 80022ac:	4619      	mov	r1, r3
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f7ff ffb8 	bl	8002224 <_ZL22Ufc23_ParseHccCalibRawP15ScioSense_Ufc23hPm>
 80022b4:	4603      	mov	r3, r0
 80022b6:	75fb      	strb	r3, [r7, #23]
    
    if( readValues )
 80022b8:	7dfb      	ldrb	r3, [r7, #23]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d011      	beq.n	80022e2 <_ZL17Ufc23_ParseHsoMhzP15ScioSense_Ufc23hPf+0x4a>
    {
        *fHsoMhz = hccCalibrationRaw / UFC23_HCC_FHSO_RATIO_MHZ;
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe f923 	bl	800050c <__aeabi_ui2d>
 80022c6:	a30a      	add	r3, pc, #40	@ (adr r3, 80022f0 <_ZL17Ufc23_ParseHsoMhzP15ScioSense_Ufc23hPf+0x58>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	f7fe fac2 	bl	8000854 <__aeabi_ddiv>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4610      	mov	r0, r2
 80022d6:	4619      	mov	r1, r3
 80022d8:	f7fe fc6a 	bl	8000bb0 <__aeabi_d2f>
 80022dc:	4602      	mov	r2, r0
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	601a      	str	r2, [r3, #0]
    }

    return readValues;
 80022e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	f3af 8000 	nop.w
 80022f0:	00000000 	.word	0x00000000
 80022f4:	415e8480 	.word	0x415e8480

080022f8 <_ZL22Ufc23_ParseBatchHsoMhzP15ScioSense_Ufc23Pf>:

static inline uint8_t Ufc23_ParseBatchHsoMhz(ScioSense_Ufc23* ufc23, float* fHsoMhz)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
    uint8_t amountMeasurements = Ufc23_GetAmountMeasurementsInBatch(ufc23);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f840 	bl	8002388 <_ZL34Ufc23_GetAmountMeasurementsInBatchP15ScioSense_Ufc23>
 8002308:	4603      	mov	r3, r0
 800230a:	737b      	strb	r3, [r7, #13]
    uint8_t hsoMeasurements = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 8002310:	2300      	movs	r3, #0
 8002312:	73bb      	strb	r3, [r7, #14]
 8002314:	e010      	b.n	8002338 <_ZL22Ufc23_ParseBatchHsoMhzP15ScioSense_Ufc23Pf+0x40>
    {
        hsoMeasurements += Ufc23_ParseHsoMhz(ufc23, batchIndex, fHsoMhz + hsoMeasurements);
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	441a      	add	r2, r3
 800231e:	7bbb      	ldrb	r3, [r7, #14]
 8002320:	4619      	mov	r1, r3
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ffb8 	bl	8002298 <_ZL17Ufc23_ParseHsoMhzP15ScioSense_Ufc23hPf>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	4413      	add	r3, r2
 8002330:	73fb      	strb	r3, [r7, #15]
    for (uint8_t batchIndex=0; batchIndex<amountMeasurements; batchIndex++)
 8002332:	7bbb      	ldrb	r3, [r7, #14]
 8002334:	3301      	adds	r3, #1
 8002336:	73bb      	strb	r3, [r7, #14]
 8002338:	7bba      	ldrb	r2, [r7, #14]
 800233a:	7b7b      	ldrb	r3, [r7, #13]
 800233c:	429a      	cmp	r2, r3
 800233e:	d3ea      	bcc.n	8002316 <_ZL22Ufc23_ParseBatchHsoMhzP15ScioSense_Ufc23Pf+0x1e>
    }
    return hsoMeasurements;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <_ZL27Ufc23_SetMeasureCycleTimeUsP15ScioSense_Ufc23>:
    }
    return newValues;
}

static inline void Ufc23_SetMeasureCycleTimeUs(ScioSense_Ufc23* ufc23)
{
 800234a:	b480      	push	{r7}
 800234c:	b085      	sub	sp, #20
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
    uint32_t measureCycleTimeUs = UFC23_C_MCYCLE_TIME_LSB_US * ufc23->Param.CR_A5.C_MCT_EN;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3311 	ldrb.w	r3, [r3, #785]	@ 0x311
 8002358:	461a      	mov	r2, r3
 800235a:	f240 33d1 	movw	r3, #977	@ 0x3d1
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	60fb      	str	r3, [r7, #12]
    if( measureCycleTimeUs < UFC23_MINIMUM_CYCLE_TIME_US )
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f242 6225 	movw	r2, #9765	@ 0x2625
 800236a:	4293      	cmp	r3, r2
 800236c:	d802      	bhi.n	8002374 <_ZL27Ufc23_SetMeasureCycleTimeUsP15ScioSense_Ufc23+0x2a>
    {
        measureCycleTimeUs = UFC23_MINIMUM_CYCLE_TIME_US;
 800236e:	f242 6326 	movw	r3, #9766	@ 0x2626
 8002372:	60fb      	str	r3, [r7, #12]
    }
    ufc23->measureCycleTimeUs = measureCycleTimeUs;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380
}
 800237c:	bf00      	nop
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_ZL34Ufc23_GetAmountMeasurementsInBatchP15ScioSense_Ufc23>:
{
    return ufc23->measureCycleTimeUs;
}

static inline UFC23_BATCH_AMOUNT_SIZE Ufc23_GetAmountMeasurementsInBatch(ScioSense_Ufc23* ufc23)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
    return ufc23->cyclesInBatch;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 337b 	ldrb.w	r3, [r3, #891]	@ 0x37b
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
	...

080023a4 <_ZL31Ufc23_UpdateCorrectionFactorHsoP15ScioSense_Ufc23mf>:

static inline void Ufc23_UpdateCorrectionFactorHso(ScioSense_Ufc23* ufc23, uint32_t rmHsoCalib, float lsoNominalFrequencyHz)
{
 80023a4:	b5b0      	push	{r4, r5, r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	ed87 0a01 	vstr	s0, [r7, #4]
    float hsoNominalFrequencyHz = UFC23_HSO_FREQUENCY_CONVERSION_FACTOR_MHZ * ufc23->Param.CR_A7.C_FEP_4M_CLK_DIV;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f893 331a 	ldrb.w	r3, [r3, #794]	@ 0x31a
 80023b8:	461a      	mov	r2, r3
 80023ba:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <_ZL31Ufc23_UpdateCorrectionFactorHsoP15ScioSense_Ufc23mf+0xc8>)
 80023bc:	fb02 f303 	mul.w	r3, r2, r3
 80023c0:	ee07 3a90 	vmov	s15, r3
 80023c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c8:	edc7 7a05 	vstr	s15, [r7, #20]
    float correctionFactor = 4.0 * hsoNominalFrequencyHz * 65536.0 / ((float)rmHsoCalib) / lsoNominalFrequencyHz;
 80023cc:	6978      	ldr	r0, [r7, #20]
 80023ce:	f7fe f8bf 	bl	8000550 <__aeabi_f2d>
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	4b26      	ldr	r3, [pc, #152]	@ (8002470 <_ZL31Ufc23_UpdateCorrectionFactorHsoP15ScioSense_Ufc23mf+0xcc>)
 80023d8:	f7fe f912 	bl	8000600 <__aeabi_dmul>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4610      	mov	r0, r2
 80023e2:	4619      	mov	r1, r3
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	4b22      	ldr	r3, [pc, #136]	@ (8002474 <_ZL31Ufc23_UpdateCorrectionFactorHsoP15ScioSense_Ufc23mf+0xd0>)
 80023ea:	f7fe f909 	bl	8000600 <__aeabi_dmul>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4614      	mov	r4, r2
 80023f4:	461d      	mov	r5, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	ee07 3a90 	vmov	s15, r3
 80023fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002400:	ee17 0a90 	vmov	r0, s15
 8002404:	f7fe f8a4 	bl	8000550 <__aeabi_f2d>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	4620      	mov	r0, r4
 800240e:	4629      	mov	r1, r5
 8002410:	f7fe fa20 	bl	8000854 <__aeabi_ddiv>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4614      	mov	r4, r2
 800241a:	461d      	mov	r5, r3
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f7fe f897 	bl	8000550 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe fa13 	bl	8000854 <__aeabi_ddiv>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f7fe fbbb 	bl	8000bb0 <__aeabi_d2f>
 800243a:	4603      	mov	r3, r0
 800243c:	613b      	str	r3, [r7, #16]
    ufc23->correctionFactorHso = correctionFactor;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
    Ufc23_UpdatePulseWidthLsb(ufc23, correctionFactor, hsoNominalFrequencyHz);
 8002446:	edd7 0a05 	vldr	s1, [r7, #20]
 800244a:	ed97 0a04 	vldr	s0, [r7, #16]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f812 	bl	8002478 <_ZL25Ufc23_UpdatePulseWidthLsbP15ScioSense_Ufc23ff>
    Ufc23_UpdateTimeOfFlightLsb(ufc23, correctionFactor, hsoNominalFrequencyHz);
 8002454:	edd7 0a05 	vldr	s1, [r7, #20]
 8002458:	ed97 0a04 	vldr	s0, [r7, #16]
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 f83f 	bl	80024e0 <_ZL27Ufc23_UpdateTimeOfFlightLsbP15ScioSense_Ufc23ff>
}
 8002462:	bf00      	nop
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bdb0      	pop	{r4, r5, r7, pc}
 800246a:	bf00      	nop
 800246c:	003d0900 	.word	0x003d0900
 8002470:	40100000 	.word	0x40100000
 8002474:	40f00000 	.word	0x40f00000

08002478 <_ZL25Ufc23_UpdatePulseWidthLsbP15ScioSense_Ufc23ff>:

static inline void Ufc23_UpdatePulseWidthLsb(ScioSense_Ufc23* ufc23, float correctionFactor, float nominalFrequencyHz)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	ed87 0a02 	vstr	s0, [r7, #8]
 8002484:	edc7 0a01 	vstr	s1, [r7, #4]
    ufc23->pwLsbNs = UFC23_NANOSECONDS_IN_A_SECOND / ( correctionFactor * nominalFrequencyHz * UFC23_PW_LSB_PRESCALER );
 8002488:	ed97 7a02 	vldr	s14, [r7, #8]
 800248c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002494:	ee17 0a90 	vmov	r0, s15
 8002498:	f7fe f85a 	bl	8000550 <__aeabi_f2d>
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	4b0d      	ldr	r3, [pc, #52]	@ (80024d8 <_ZL25Ufc23_UpdatePulseWidthLsbP15ScioSense_Ufc23ff+0x60>)
 80024a2:	f7fe f8ad 	bl	8000600 <__aeabi_dmul>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	a109      	add	r1, pc, #36	@ (adr r1, 80024d0 <_ZL25Ufc23_UpdatePulseWidthLsbP15ScioSense_Ufc23ff+0x58>)
 80024ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024b0:	f7fe f9d0 	bl	8000854 <__aeabi_ddiv>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	f7fe fb78 	bl	8000bb0 <__aeabi_d2f>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c
}
 80024c8:	bf00      	nop
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	00000000 	.word	0x00000000
 80024d4:	41cdcd65 	.word	0x41cdcd65
 80024d8:	40900000 	.word	0x40900000
 80024dc:	00000000 	.word	0x00000000

080024e0 <_ZL27Ufc23_UpdateTimeOfFlightLsbP15ScioSense_Ufc23ff>:

static inline void Ufc23_UpdateTimeOfFlightLsb(ScioSense_Ufc23* ufc23, float correctionFactor, float nominalFrequencyHz)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80024ec:	edc7 0a01 	vstr	s1, [r7, #4]
    ufc23->tofLsbNs = UFC23_NANOSECONDS_IN_A_SECOND / ( correctionFactor * nominalFrequencyHz * UFC23_TOF_LSB_PRESCALER );
 80024f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80024f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80024f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fc:	ee17 0a90 	vmov	r0, s15
 8002500:	f7fe f826 	bl	8000550 <__aeabi_f2d>
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	4b0d      	ldr	r3, [pc, #52]	@ (8002540 <_ZL27Ufc23_UpdateTimeOfFlightLsbP15ScioSense_Ufc23ff+0x60>)
 800250a:	f7fe f879 	bl	8000600 <__aeabi_dmul>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	a109      	add	r1, pc, #36	@ (adr r1, 8002538 <_ZL27Ufc23_UpdateTimeOfFlightLsbP15ScioSense_Ufc23ff+0x58>)
 8002514:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002518:	f7fe f99c 	bl	8000854 <__aeabi_ddiv>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4610      	mov	r0, r2
 8002522:	4619      	mov	r1, r3
 8002524:	f7fe fb44 	bl	8000bb0 <__aeabi_d2f>
 8002528:	4602      	mov	r2, r0
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f8c3 2390 	str.w	r2, [r3, #912]	@ 0x390
}
 8002530:	bf00      	nop
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	00000000 	.word	0x00000000
 800253c:	41cdcd65 	.word	0x41cdcd65
 8002540:	40f00000 	.word	0x40f00000

08002544 <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm>:

static inline void Ufc23_SetConfigurationRegisters(ScioSense_Ufc23* ufc23, uint32_t* registerConfiguration)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
    for( uint8_t registerIdx=0; registerIdx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; registerIdx++ )
 800254e:	2300      	movs	r3, #0
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	e00c      	b.n	800256e <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm+0x2a>
    {
        ufc23->CR[registerIdx] = registerConfiguration[registerIdx];
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	4413      	add	r3, r2
 800255c:	7bfa      	ldrb	r2, [r7, #15]
 800255e:	6819      	ldr	r1, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3204      	adds	r2, #4
 8002564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for( uint8_t registerIdx=0; registerIdx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; registerIdx++ )
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	3301      	adds	r3, #1
 800256c:	73fb      	strb	r3, [r7, #15]
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	2b11      	cmp	r3, #17
 8002572:	d9ef      	bls.n	8002554 <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm+0x10>
    }
    Ufc23_UpdateParameters(ufc23);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f000 f8da 	bl	800272e <_ZL22Ufc23_UpdateParametersP15ScioSense_Ufc23>
}
 800257a:	bf00      	nop
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23>:

static inline void Ufc23_InitializeConfiguration(ScioSense_Ufc23* ufc23)
{
 8002584:	b5b0      	push	{r4, r5, r7, lr}
 8002586:	b09a      	sub	sp, #104	@ 0x68
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
    uint8_t registersToWrite[] = {
 800258c:	4b1b      	ldr	r3, [pc, #108]	@ (80025fc <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23+0x78>)
 800258e:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002592:	461d      	mov	r5, r3
 8002594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002596:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002598:	682b      	ldr	r3, [r5, #0]
 800259a:	8023      	strh	r3, [r4, #0]
        0xA0,   0xA1,   0xA2,   0xA3,   0xA4,   0xA5,   0xA6,   0xA7,           0xA9,   0xAA,   0xAB,   0xAC,   0xAD,   0xAE,   0xAF,
        0xB0,   0xB1,   0xB2
    };

    for( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 800259c:	2300      	movs	r3, #0
 800259e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80025a2:	e011      	b.n	80025c8 <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23+0x44>
    {
        ufc23->Addresses[idx] = registersToWrite[idx];
 80025a4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80025a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80025ac:	3268      	adds	r2, #104	@ 0x68
 80025ae:	443a      	add	r2, r7
 80025b0:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	460a      	mov	r2, r1
 80025ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    for( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 80025be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80025c2:	3301      	adds	r3, #1
 80025c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80025c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80025cc:	2b11      	cmp	r3, #17
 80025ce:	d9e9      	bls.n	80025a4 <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23+0x20>
    }

    ufc23->State = UFC23_STATE_NOT_CONNECTED;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	22ff      	movs	r2, #255	@ 0xff
 80025d4:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378

    uint32_t ufc23DefaultConfiguration[] = {
 80025d8:	4a09      	ldr	r2, [pc, #36]	@ (8002600 <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23+0x7c>)
 80025da:	f107 030c 	add.w	r3, r7, #12
 80025de:	4611      	mov	r1, r2
 80025e0:	2248      	movs	r2, #72	@ 0x48
 80025e2:	4618      	mov	r0, r3
 80025e4:	f005 ff69 	bl	80084ba <memcpy>
        0x00002201,     // 0xB0
        0x20410000,     // 0xB1
        0x00000000      // 0xB2
    };

    Ufc23_SetConfigurationRegisters(ufc23, ufc23DefaultConfiguration);
 80025e8:	f107 030c 	add.w	r3, r7, #12
 80025ec:	4619      	mov	r1, r3
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff ffa8 	bl	8002544 <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm>
}
 80025f4:	bf00      	nop
 80025f6:	3768      	adds	r7, #104	@ 0x68
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bdb0      	pop	{r4, r5, r7, pc}
 80025fc:	0800a738 	.word	0x0800a738
 8002600:	0800a74c 	.word	0x0800a74c

08002604 <_ZL19Ufc23_IsPartIdValidP15ScioSense_Ufc23>:

static inline uint8_t Ufc23_IsPartIdValid(ScioSense_Ufc23* ufc23)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
    return ( ( ufc23->partId == UFC18_SENSOR ) || ( ufc23->partId == UFC23_SENSOR ) );
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8002612:	2b01      	cmp	r3, #1
 8002614:	d004      	beq.n	8002620 <_ZL19Ufc23_IsPartIdValidP15ScioSense_Ufc23+0x1c>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 800261c:	2b02      	cmp	r3, #2
 800261e:	d101      	bne.n	8002624 <_ZL19Ufc23_IsPartIdValidP15ScioSense_Ufc23+0x20>
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <_ZL19Ufc23_IsPartIdValidP15ScioSense_Ufc23+0x22>
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23>:

static inline Result Ufc23_GetPartId(ScioSense_Ufc23* ufc23)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b086      	sub	sp, #24
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
    ufc23->partId = UNKNOWN;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2203      	movs	r2, #3
 800263e:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
    
    UFC23_COM_SIZE deviceIdBytes[4];
    Result result = Ufc23_ReadDWordRAM(ufc23, UFC23_CR_SR_DEVICE_ID_ADDRESS, deviceIdBytes, 1);
 8002642:	f107 0208 	add.w	r2, r7, #8
 8002646:	2301      	movs	r3, #1
 8002648:	21ff      	movs	r1, #255	@ 0xff
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff f81b 	bl	8001686 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht>
 8002650:	4603      	mov	r3, r0
 8002652:	75fb      	strb	r3, [r7, #23]
    if( result == RESULT_OK )
 8002654:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d11c      	bne.n	8002696 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23+0x64>
    {
        uint32_t deviceIdReg = Ufc23_ByteArrayToDWord(deviceIdBytes, 0);
 800265c:	f107 0308 	add.w	r3, r7, #8
 8002660:	2100      	movs	r1, #0
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe ffa7 	bl	80015b6 <_ZL22Ufc23_ByteArrayToDWordPht>
 8002668:	6138      	str	r0, [r7, #16]
        uint32_t deviceId = UFC23_SR_DEVICE_ID_GET( deviceIdReg );
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	0a1b      	lsrs	r3, r3, #8
 800266e:	b2db      	uxtb	r3, r3
 8002670:	60fb      	str	r3, [r7, #12]
        if( deviceId == UFC23_C_SR_DEVICE_ID_UFC18 )
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b18      	cmp	r3, #24
 8002676:	d104      	bne.n	8002682 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23+0x50>
        {
            ufc23->partId = UFC18_SENSOR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
 8002680:	e009      	b.n	8002696 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23+0x64>
        }
        else if ( deviceId == UFC23_C_SR_DEVICE_ID_UFC23 )
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2b23      	cmp	r3, #35	@ 0x23
 8002686:	d104      	bne.n	8002692 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23+0x60>
        {
            ufc23->partId = UFC23_SENSOR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
 8002690:	e001      	b.n	8002696 <_ZL15Ufc23_GetPartIdP15ScioSense_Ufc23+0x64>
        }
        else
        {
            result = RESULT_INVALID;
 8002692:	2302      	movs	r3, #2
 8002694:	75fb      	strb	r3, [r7, #23]
        }
    }
    
    return result;
 8002696:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <_ZL16Ufc23_ReadConfigP15ScioSense_Ufc23>:

static inline Result Ufc23_ReadConfig(ScioSense_Ufc23* ufc23)
{
 80026a2:	b590      	push	{r4, r7, lr}
 80026a4:	b097      	sub	sp, #92	@ 0x5c
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
    Result result = RESULT_IO_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    uint32_t currentConfig[UFC23_AMOUNT_CONFIGURATION_REGISTERS];

    for( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 80026b0:	2300      	movs	r3, #0
 80026b2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 80026b6:	e026      	b.n	8002706 <_ZL16Ufc23_ReadConfigP15ScioSense_Ufc23+0x64>
    {
        uint8_t registerContent[4];
        result |= Ufc23_ReadDWordRAM(ufc23, ufc23->Addresses[idx], registerContent, 1);
 80026b8:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	4413      	add	r3, r2
 80026c0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80026c4:	4619      	mov	r1, r3
 80026c6:	f107 0208 	add.w	r2, r7, #8
 80026ca:	2301      	movs	r3, #1
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7fe ffda 	bl	8001686 <_ZL18Ufc23_ReadDWordRAMP15ScioSense_Ufc23tPht>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461a      	mov	r2, r3
 80026d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026da:	4313      	orrs	r3, r2
 80026dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        currentConfig[idx] = Ufc23_ByteArrayToDWord(registerContent, 0);
 80026e0:	f897 4056 	ldrb.w	r4, [r7, #86]	@ 0x56
 80026e4:	f107 0308 	add.w	r3, r7, #8
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fe ff63 	bl	80015b6 <_ZL22Ufc23_ByteArrayToDWordPht>
 80026f0:	4602      	mov	r2, r0
 80026f2:	00a3      	lsls	r3, r4, #2
 80026f4:	3358      	adds	r3, #88	@ 0x58
 80026f6:	443b      	add	r3, r7
 80026f8:	f843 2c4c 	str.w	r2, [r3, #-76]
    for( uint8_t idx=0; idx<UFC23_AMOUNT_CONFIGURATION_REGISTERS; idx++ )
 80026fc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8002700:	3301      	adds	r3, #1
 8002702:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8002706:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800270a:	2b11      	cmp	r3, #17
 800270c:	d9d4      	bls.n	80026b8 <_ZL16Ufc23_ReadConfigP15ScioSense_Ufc23+0x16>
    }

    if( result == RESULT_OK )
 800270e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8002712:	2b00      	cmp	r3, #0
 8002714:	d105      	bne.n	8002722 <_ZL16Ufc23_ReadConfigP15ScioSense_Ufc23+0x80>
    {
        Ufc23_SetConfigurationRegisters(ufc23, currentConfig);
 8002716:	f107 030c 	add.w	r3, r7, #12
 800271a:	4619      	mov	r1, r3
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7ff ff11 	bl	8002544 <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm>
    }

    return result;
 8002722:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8002726:	4618      	mov	r0, r3
 8002728:	375c      	adds	r7, #92	@ 0x5c
 800272a:	46bd      	mov	sp, r7
 800272c:	bd90      	pop	{r4, r7, pc}

0800272e <_ZL22Ufc23_UpdateParametersP15ScioSense_Ufc23>:

static inline void Ufc23_UpdateParameters(ScioSense_Ufc23* ufc23)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
    // Parameter of CR[0]
    ufc23->Param.CR_A0.C_IRQ_EN_BL_DONE         = UFC23_C_IRQ_EN_BL_DONE_GET(       ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	b2da      	uxtb	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
    ufc23->Param.CR_A0.C_IRQ_EN_MIS_DONE        = UFC23_C_IRQ_EN_MIS_DONE_GET(      ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	085b      	lsrs	r3, r3, #1
 800274e:	b2db      	uxtb	r3, r3
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	b2da      	uxtb	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f883 22eb 	strb.w	r2, [r3, #747]	@ 0x2eb
    ufc23->Param.CR_A0.C_IRQ_EN_MCS_DONE        = UFC23_C_IRQ_EN_MCS_DONE_GET(      ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	089b      	lsrs	r3, r3, #2
 8002762:	b2db      	uxtb	r3, r3
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	b2da      	uxtb	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f883 22ec 	strb.w	r2, [r3, #748]	@ 0x2ec
    ufc23->Param.CR_A0.C_IRQ_EN_MC_BATCH_DONE   = UFC23_C_IRQ_EN_MC_BATCH_DONE_GET( ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	08db      	lsrs	r3, r3, #3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	b2da      	uxtb	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f883 22ed 	strb.w	r2, [r3, #749]	@ 0x2ed
    ufc23->Param.CR_A0.C_IRQ_EN_STASK_DONE      = UFC23_C_IRQ_EN_STASK_DONE_GET(    ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	091b      	lsrs	r3, r3, #4
 800278a:	b2db      	uxtb	r3, r3
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	b2da      	uxtb	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f883 22ee 	strb.w	r2, [r3, #750]	@ 0x2ee
    ufc23->Param.CR_A0.C_IRQ_EN_USM_PAUSE_ERR   = UFC23_C_IRQ_EN_USM_PAUSE_ERR_GET( ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	095b      	lsrs	r3, r3, #5
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f883 22ef 	strb.w	r2, [r3, #751]	@ 0x2ef
    ufc23->Param.CR_A0.C_IRQ_EN_TSC_TMO         = UFC23_C_IRQ_EN_TSC_TMO_GET(       ufc23->CR[UFC23_CR_FRU_IFH_INDEX] );
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	099b      	lsrs	r3, r3, #6
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f883 22f0 	strb.w	r2, [r3, #752]	@ 0x2f0
    // Parameter of CR[UFC23_CR_FRU_EFH_INDEX]
    ufc23->Param.CR_A1.C_EF_EN_HCC_TDC_TMO      = UFC23_C_EF_EN_HCC_TDC_TMO_GET(    ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f883 22f1 	strb.w	r2, [r3, #753]	@ 0x2f1
    ufc23->Param.CR_A1.C_EF_EN_TM_TDC_TMO       = UFC23_C_EF_EN_TM_TDC_TMO_GET(     ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	085b      	lsrs	r3, r3, #1
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f883 22f2 	strb.w	r2, [r3, #754]	@ 0x2f2
    ufc23->Param.CR_A1.C_EF_EN_TM_OC_ERR        = UFC23_C_EF_EN_TM_OC_ERR_GET(      ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	089b      	lsrs	r3, r3, #2
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f883 22f3 	strb.w	r2, [r3, #755]	@ 0x2f3
    ufc23->Param.CR_A1.C_EF_EN_TM_SC_ERR        = UFC23_C_EF_EN_TM_SC_ERR_GET(      ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	08db      	lsrs	r3, r3, #3
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	b2da      	uxtb	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f883 22f4 	strb.w	r2, [r3, #756]	@ 0x2f4
    ufc23->Param.CR_A1.C_EF_EN_USM_HW_UP_ERR    = UFC23_C_EF_EN_USM_HW_UP_ERR_GET(  ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	091b      	lsrs	r3, r3, #4
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	b2da      	uxtb	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f883 22f5 	strb.w	r2, [r3, #757]	@ 0x2f5
    ufc23->Param.CR_A1.C_EF_EN_USM_HW_DN_ERR    = UFC23_C_EF_EN_USM_HW_DN_ERR_GET(  ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	095b      	lsrs	r3, r3, #5
 8002828:	b2db      	uxtb	r3, r3
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	b2da      	uxtb	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f883 22f6 	strb.w	r2, [r3, #758]	@ 0x2f6
    ufc23->Param.CR_A1.C_EF_EN_PW_UP_TDC_TMO    = UFC23_C_EF_EN_PW_UP_TDC_TMO_GET(  ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	099b      	lsrs	r3, r3, #6
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f883 22f7 	strb.w	r2, [r3, #759]	@ 0x2f7
    ufc23->Param.CR_A1.C_EF_EN_PW_DN_TDC_TMO    = UFC23_C_EF_EN_PW_DN_TDC_TMO_GET(  ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	09db      	lsrs	r3, r3, #7
 8002850:	b2db      	uxtb	r3, r3
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	b2da      	uxtb	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
    ufc23->Param.CR_A1.C_EF_EN_TOF_UP_TDC_TMO   = UFC23_C_EF_EN_TOF_UP_TDC_TMO_GET( ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	0a1b      	lsrs	r3, r3, #8
 8002864:	b2db      	uxtb	r3, r3
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	b2da      	uxtb	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f883 22f9 	strb.w	r2, [r3, #761]	@ 0x2f9
    ufc23->Param.CR_A1.C_EF_EN_TOF_DN_TDC_TMO   = UFC23_C_EF_EN_TOF_DN_TDC_TMO_GET( ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	0a5b      	lsrs	r3, r3, #9
 8002878:	b2db      	uxtb	r3, r3
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	b2da      	uxtb	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f883 22fa 	strb.w	r2, [r3, #762]	@ 0x2fa
    ufc23->Param.CR_A1.C_EF_EN_USM_UP_TMO       = UFC23_C_EF_EN_USM_UP_TMO_GET(     ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	0a9b      	lsrs	r3, r3, #10
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	b2da      	uxtb	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f883 22fb 	strb.w	r2, [r3, #763]	@ 0x2fb
    ufc23->Param.CR_A1.C_EF_EN_USM_DN_TMO       = UFC23_C_EF_EN_USM_DN_TMO_GET(     ufc23->CR[UFC23_CR_FRU_EFH_INDEX] );
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	0adb      	lsrs	r3, r3, #11
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f883 22fc 	strb.w	r2, [r3, #764]	@ 0x2fc
    // Parameter of CR[UFC23_CR_GP_CTRL_INDEX]
    ufc23->Param.CR_A2.C_GPIO0_MODE             = UFC23_C_GPIO0_MODE_GET(           ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f883 22fd 	strb.w	r2, [r3, #765]	@ 0x2fd
    ufc23->Param.CR_A2.C_GPIO1_MODE             = UFC23_C_GPIO1_MODE_GET(           ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	08db      	lsrs	r3, r3, #3
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f883 22fe 	strb.w	r2, [r3, #766]	@ 0x2fe
    ufc23->Param.CR_A2.C_GPIO2_MODE             = UFC23_C_GPIO2_MODE_GET(           ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	099b      	lsrs	r3, r3, #6
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f883 22ff 	strb.w	r2, [r3, #767]	@ 0x2ff
    ufc23->Param.CR_A2.C_GPIO3_MODE             = UFC23_C_GPIO3_MODE_GET(           ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	0a5b      	lsrs	r3, r3, #9
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    ufc23->Param.CR_A2.C_PRB_SEL                = UFC23_C_PRB_SEL_GET(              ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	0b1b      	lsrs	r3, r3, #12
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	b2da      	uxtb	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f883 2301 	strb.w	r2, [r3, #769]	@ 0x301
    ufc23->Param.CR_A2.C_TST_STM                = UFC23_C_TST_STM_GET(              ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	0c1b      	lsrs	r3, r3, #16
 8002916:	b2db      	uxtb	r3, r3
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	b2da      	uxtb	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f883 2302 	strb.w	r2, [r3, #770]	@ 0x302
    ufc23->Param.CR_A2.C_MISO_HZ_DIS            = UFC23_C_MISO_HZ_DIS_GET(          ufc23->CR[UFC23_CR_GP_CTRL_INDEX] );
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	0d5b      	lsrs	r3, r3, #21
 800292a:	b2db      	uxtb	r3, r3
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	b2da      	uxtb	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f883 2303 	strb.w	r2, [r3, #771]	@ 0x303
    // Parameter of CR[UFC23_CR_PM_INDEX]
    ufc23->Param.CR_A3.C_LDO_RF_RATE            = UFC23_C_LDO_RF_RATE_GET(          ufc23->CR[UFC23_CR_PM_INDEX] );
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	b2da      	uxtb	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f883 2304 	strb.w	r2, [r3, #772]	@ 0x304
    ufc23->Param.CR_A3.C_VDD18_SW_MODE          = UFC23_C_VDD18_SW_MODE_GET(        ufc23->CR[UFC23_CR_PM_INDEX] );
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	b2db      	uxtb	r3, r3
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	b2da      	uxtb	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f883 2305 	strb.w	r2, [r3, #773]	@ 0x305
    // Parameter of CR[UFC23_CR_TSC_INDEX]
    ufc23->Param.CR_A4.C_USM_PAUSE_TSEL         = UFC23_C_USM_PAUSE_TSEL_GET(       ufc23->CR[UFC23_CR_TSC_INDEX] );
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	b2da      	uxtb	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f883 2306 	strb.w	r2, [r3, #774]	@ 0x306
    ufc23->Param.CR_A4.C_USM_REPEAT             = UFC23_C_USM_REPEAT_GET(           ufc23->CR[UFC23_CR_TSC_INDEX] );
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	08db      	lsrs	r3, r3, #3
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	b2da      	uxtb	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f883 2307 	strb.w	r2, [r3, #775]	@ 0x307
    ufc23->Param.CR_A4.C_USM_DIR_MODE           = UFC23_C_USM_DIR_MODE_GET(         ufc23->CR[UFC23_CR_TSC_INDEX] );
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	091b      	lsrs	r3, r3, #4
 800298a:	b2db      	uxtb	r3, r3
 800298c:	f003 0303 	and.w	r3, r3, #3
 8002990:	b2da      	uxtb	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    ufc23->Param.CR_A4.C_USM_EDGE_MODE          = UFC23_C_USM_EDGE_MODE_GET(        ufc23->CR[UFC23_CR_TSC_INDEX] );
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	099b      	lsrs	r3, r3, #6
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    ufc23->Param.CR_A4.C_LDO_STUP_TSEL          = UFC23_C_LDO_STUP_TSEL_GET(        ufc23->CR[UFC23_CR_TSC_INDEX] );
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	0a1b      	lsrs	r3, r3, #8
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    ufc23->Param.CR_A4.C_LDO_FEP_MODE           = UFC23_C_LDO_FEP_MODE_GET(         ufc23->CR[UFC23_CR_TSC_INDEX] );
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	0a9b      	lsrs	r3, r3, #10
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    ufc23->Param.CR_A4.C_TM_SQC_MODE            = UFC23_C_TM_SQC_MODE_GET(          ufc23->CR[UFC23_CR_TSC_INDEX] );
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	0adb      	lsrs	r3, r3, #11
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    // Parameter of CR[UFC23_CR_MCT_INDEX]
    ufc23->Param.CR_A5.C_MCYCLE_TIME            = UFC23_C_MCYCLE_TIME_GET(          ufc23->CR[UFC23_CR_MCT_INDEX] );
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8a3 230e 	strh.w	r2, [r3, #782]	@ 0x30e
    ufc23->Param.CR_A5.C_MCYCLE_TAIL_SEL        = UFC23_C_MCYCLE_TAIL_SEL_GET(      ufc23->CR[UFC23_CR_MCT_INDEX] );
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	0b1b      	lsrs	r3, r3, #12
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310
    ufc23->Param.CR_A5.C_MCT_EN                 = UFC23_C_MCT_EN_GET(               ufc23->CR[UFC23_CR_MCT_INDEX] );
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	0bdb      	lsrs	r3, r3, #15
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f883 2311 	strb.w	r2, [r3, #785]	@ 0x311
    // Parameter of CR[UFC23_CR_MRG_INDEX]
    ufc23->Param.CR_A6.C_USM_RATE               = UFC23_C_USM_RATE_GET(             ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f883 2312 	strb.w	r2, [r3, #786]	@ 0x312
    ufc23->Param.CR_A6.C_ZCC_RATE               = UFC23_C_ZCC_RATE_GET(             ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a38:	08db      	lsrs	r3, r3, #3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f883 2313 	strb.w	r2, [r3, #787]	@ 0x313
    ufc23->Param.CR_A6.C_VCCM_RATE              = UFC23_C_VCCM_RATE_GET(            ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
    ufc23->Param.CR_A6.C_HCC_RATE               = UFC23_C_HCC_RATE_GET(             ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	0a5b      	lsrs	r3, r3, #9
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f883 2315 	strb.w	r2, [r3, #789]	@ 0x315
    ufc23->Param.CR_A6.C_FBC_RATE               = UFC23_C_FBC_RATE_GET(             ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	0b1b      	lsrs	r3, r3, #12
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f883 2316 	strb.w	r2, [r3, #790]	@ 0x316
    ufc23->Param.CR_A6.C_TM_RATE                = UFC23_C_TM_RATE_GET(              ufc23->CR[UFC23_CR_MRG_INDEX] );
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	0c1b      	lsrs	r3, r3, #16
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f8a3 2318 	strh.w	r2, [r3, #792]	@ 0x318
    // Parameter of CR[UFC23_CR_FEP_MCTRL_INDEX]
    ufc23->Param.CR_A7.C_FEP_4M_CLK_DIV         = UFC23_C_FEP_4M_CLK_DIV_GET(       ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	b2da      	uxtb	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f883 231a 	strb.w	r2, [r3, #794]	@ 0x31a
    ufc23->Param.CR_A7.C_ADC_ST                 = UFC23_C_ADC_ST_GET(               ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	08db      	lsrs	r3, r3, #3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f883 231b 	strb.w	r2, [r3, #795]	@ 0x31b
    ufc23->Param.CR_A7.C_FEP_STUP_TSEL          = UFC23_C_FEP_STUP_TSEL_GET(        ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
    ufc23->Param.CR_A7.C_USM_TMO_SEL            = UFC23_C_USM_TMO_SEL_GET(          ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad6:	0a1b      	lsrs	r3, r3, #8
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
    ufc23->Param.CR_A7.C_TM_PORT_NO             = UFC23_C_TM_PORT_NO_GET(           ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	0b1b      	lsrs	r3, r3, #12
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
    ufc23->Param.CR_A7.C_TM_PORT_MODE           = UFC23_C_TM_PORT_MODE_GET(         ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afe:	0b5b      	lsrs	r3, r3, #13
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
    ufc23->Param.CR_A7.C_TM_CYCLE_SEL           = UFC23_C_TM_CYCLE_SEL_GET(         ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b12:	0b9b      	lsrs	r3, r3, #14
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
    ufc23->Param.CR_A7.C_TM_SQC_NO              = UFC23_C_TM_SQC_NO_GET(            ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b26:	0c1b      	lsrs	r3, r3, #16
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
    ufc23->Param.CR_A7.C_HF_CLB_SEL             = UFC23_C_HF_CLB_SEL_GET(           ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3a:	0c5b      	lsrs	r3, r3, #17
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
    ufc23->Param.CR_A7.C_HF_SERIAL              = UFC23_C_HF_SERIAL_GET(            ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4e:	0cdb      	lsrs	r3, r3, #19
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
    ufc23->Param.CR_A7.C_HF_TRIM                = UFC23_C_HF_TRIM_GET(              ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b62:	0d1b      	lsrs	r3, r3, #20
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f8a3 2324 	strh.w	r2, [r3, #804]	@ 0x324
    ufc23->Param.CR_A7.C_HF_CALIB_MODE          = UFC23_C_HF_CALIB_MODE_GET(        ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	0f9b      	lsrs	r3, r3, #30
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f883 2326 	strb.w	r2, [r3, #806]	@ 0x326
    ufc23->Param.CR_A7.C_HF_DCO_ENA             = UFC23_C_HF_DCO_ENA_GET(           ufc23->CR[UFC23_CR_FEP_MCTRL_INDEX] );
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	0fdb      	lsrs	r3, r3, #31
 8002b8c:	b2da      	uxtb	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f883 2327 	strb.w	r2, [r3, #807]	@ 0x327
    // Parameter of CR[UFC23_CR_FEP_TDC_TRIM_INDEX]
    ufc23->Param.CR_A9.C_TDC_SEL_QHA1           = UFC23_C_TDC_SEL_QHA1_GET(         ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    ufc23->Param.CR_A9.C_TDC_SEL_QHA2           = UFC23_C_TDC_SEL_QHA2_GET(         ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	099b      	lsrs	r3, r3, #6
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    ufc23->Param.CR_A9.C_TDC_PHS_MODE           = UFC23_C_TDC_PHS_MODE_GET(         ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	0b1b      	lsrs	r3, r3, #12
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
    ufc23->Param.CR_A9.C_PHS_CELLS              = UFC23_C_PHS_CELLS_GET(            ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	0b5b      	lsrs	r3, r3, #13
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    ufc23->Param.CR_A9.C_PHS_INCR               = UFC23_C_PHS_INCR_GET(             ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	0bdb      	lsrs	r3, r3, #15
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    ufc23->Param.CR_A9.C_TDC_HR_ADJUST          = UFC23_C_TDC_HR_ADJUST_GET(        ufc23->CR[UFC23_CR_FEP_TDC_TRIM_INDEX] );
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	0c1b      	lsrs	r3, r3, #16
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
    // Parameter of CR[UFC23_CR_USM_PROC_INDEX]
    ufc23->Param.CR_AA.C_USM_MASK_WIN           = UFC23_C_USM_MASK_WIN_GET(         ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f8a3 2330 	strh.w	r2, [r3, #816]	@ 0x330
    ufc23->Param.CR_AA.C_USM_MHIT_BATCH         = UFC23_C_USM_MHIT_BATCH_GET(       ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c20:	0b5b      	lsrs	r3, r3, #13
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f883 2332 	strb.w	r2, [r3, #818]	@ 0x332
    ufc23->Param.CR_AA.C_USM_SENSOR_MODE        = UFC23_C_USM_SENSOR_MODE_GET(      ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f883 2333 	strb.w	r2, [r3, #819]	@ 0x333
    ufc23->Param.CR_AA.C_USM_AM_MODE            = UFC23_C_USM_AM_MODE_GET(          ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c48:	0c5b      	lsrs	r3, r3, #17
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    ufc23->Param.CR_AA.C_USM_PWD_MODE           = UFC23_C_USM_PWD_MODE_GET(         ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5c:	0c9b      	lsrs	r3, r3, #18
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f883 2335 	strb.w	r2, [r3, #821]	@ 0x335
    ufc23->Param.CR_AA.C_ZCD_LVL                = UFC23_C_ZCD_LVL_GET(              ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c70:	0d1b      	lsrs	r3, r3, #20
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
    ufc23->Param.CR_AA.C_ZCC_MODE               = UFC23_C_ZCC_MODE_GET(             ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c84:	0f9b      	lsrs	r3, r3, #30
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f883 2338 	strb.w	r2, [r3, #824]	@ 0x338
    ufc23->Param.CR_AA.C_ZCC_INIT_EN            = UFC23_C_ZCC_INIT_EN_GET(          ufc23->CR[UFC23_CR_USM_PROC_INDEX] );
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c98:	0fdb      	lsrs	r3, r3, #31
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f883 2339 	strb.w	r2, [r3, #825]	@ 0x339
    // Parameter of CR[UFC23_CR_USM_FBG_MCTRL_INDEX]
    ufc23->Param.CR_AB.C_FBG_SEL                = UFC23_C_FBG_SEL_GET(              ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
    ufc23->Param.CR_AB.C_FBG_LR_CLK_DIV         = UFC23_C_FBG_LR_CLK_DIV_GET(       ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb8:	085b      	lsrs	r3, r3, #1
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f883 233b 	strb.w	r2, [r3, #827]	@ 0x33b
    ufc23->Param.CR_AB.C_FBG_FBNUM              = UFC23_C_FBG_FBNUM_GET(            ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ccc:	09db      	lsrs	r3, r3, #7
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
    ufc23->Param.CR_AB.C_FBG_FBSP               = UFC23_C_FBG_FBSP_GET(             ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce0:	0b5b      	lsrs	r3, r3, #13
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f883 233d 	strb.w	r2, [r3, #829]	@ 0x33d
    ufc23->Param.CR_AB.C_FSPLITWID              = UFC23_C_FSPLITWID_GET(            ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf4:	0cdb      	lsrs	r3, r3, #19
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f883 233e 	strb.w	r2, [r3, #830]	@ 0x33e
    ufc23->Param.CR_AB.C_FBG_HR_CLK_DIV         = UFC23_C_FBG_HR_CLK_DIV_GET(       ufc23->CR[UFC23_CR_USM_FBG_MCTRL_INDEX] );
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d08:	0d9b      	lsrs	r3, r3, #22
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	f003 031f 	and.w	r3, r3, #31
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f883 233f 	strb.w	r2, [r3, #831]	@ 0x33f
    // Parameter of CR[UFC23_CR_USM_FBG_HRC_INDEX]
    ufc23->Param.CR_AC.C_FBG_HR_CALIB           = UFC23_C_FBG_HR_CALIB_GET(         ufc23->CR[UFC23_CR_USM_FBG_HRC_INDEX] );
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f8a3 2340 	strh.w	r2, [r3, #832]	@ 0x340
    ufc23->Param.CR_AC.C_FBG_HR_CLB_SEL         = UFC23_C_FBG_HR_CLB_SEL_GET(       ufc23->CR[UFC23_CR_USM_FBG_HRC_INDEX] );
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d2e:	0b1b      	lsrs	r3, r3, #12
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f883 2342 	strb.w	r2, [r3, #834]	@ 0x342
    ufc23->Param.CR_AC.C_FBG_HR_TRIM            = UFC23_C_FBG_HR_TRIM_GET(          ufc23->CR[UFC23_CR_USM_FBG_HRC_INDEX] );
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d42:	0b9b      	lsrs	r3, r3, #14
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f8a3 2344 	strh.w	r2, [r3, #836]	@ 0x344
    ufc23->Param.CR_AC.C_FBG_CALIB_MODE         = UFC23_C_FBG_CALIB_MODE_GET(       ufc23->CR[UFC23_CR_USM_FBG_HRC_INDEX] );
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d56:	0e1b      	lsrs	r3, r3, #24
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f883 2346 	strb.w	r2, [r3, #838]	@ 0x346
    // Parameter of CR[UFC23_CR_FEP_ANA_CTRL1_INDEX]
    ufc23->Param.CR_AD.C_HS_OSC_TRIM            = UFC23_C_HS_OSC_TRIM_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f883 2348 	strb.w	r2, [r3, #840]	@ 0x348
    ufc23->Param.CR_AD.C_HS_OSC_CFG             = UFC23_C_HS_OSC_CFG_GET(           ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f883 2349 	strb.w	r2, [r3, #841]	@ 0x349
    ufc23->Param.CR_AD.C_LS_OSC_CFG             = UFC23_C_LS_OSC_CFG_GET(           ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	09db      	lsrs	r3, r3, #7
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f883 234a 	strb.w	r2, [r3, #842]	@ 0x34a
    ufc23->Param.CR_AD.C_PMU_BG_TRIM            = UFC23_C_PMU_BG_TRIM_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	0a9b      	lsrs	r3, r3, #10
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f883 234b 	strb.w	r2, [r3, #843]	@ 0x34b
    ufc23->Param.CR_AD.C_PMU_BIAS_TRIM          = UFC23_C_PMU_BIAS_TRIM_GET(        ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db8:	0b9b      	lsrs	r3, r3, #14
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f003 031f 	and.w	r3, r3, #31
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f883 234c 	strb.w	r2, [r3, #844]	@ 0x34c
    ufc23->Param.CR_AD.C_PMU_LDO_SEL            = UFC23_C_PMU_LDO_SEL_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	0cdb      	lsrs	r3, r3, #19
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f883 234d 	strb.w	r2, [r3, #845]	@ 0x34d
    ufc23->Param.CR_AD.C_ZCD_IBSEL              = UFC23_C_ZCD_IBSEL_GET(            ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	0d9b      	lsrs	r3, r3, #22
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f883 234e 	strb.w	r2, [r3, #846]	@ 0x34e
    ufc23->Param.CR_AD.C_ZCD_DAC_VREFN_SEL      = UFC23_C_ZCD_DAC_VREFN_SEL_GET(    ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df4:	0e1b      	lsrs	r3, r3, #24
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f883 234f 	strb.w	r2, [r3, #847]	@ 0x34f
    ufc23->Param.CR_AD.C_PGA_GPIO_SEL           = UFC23_C_PGA_GPIO_SEL_GET(         ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	0e5b      	lsrs	r3, r3, #25
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f883 2350 	strb.w	r2, [r3, #848]	@ 0x350
    ufc23->Param.CR_AD.C_TX_CAP_MODE            = UFC23_C_TX_CAP_MODE_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	0e9b      	lsrs	r3, r3, #26
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f883 2351 	strb.w	r2, [r3, #849]	@ 0x351
    ufc23->Param.CR_AD.C_USVREF_CAP_EN          = UFC23_C_USVREF_CAP_EN_GET(        ufc23->CR[UFC23_CR_FEP_ANA_CTRL1_INDEX] );
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e30:	0edb      	lsrs	r3, r3, #27
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f883 2352 	strb.w	r2, [r3, #850]	@ 0x352
    // Parameter of CR[UFC23_CR_FEP_ANA_CTRL2_INDEX]
    ufc23->Param.CR_AE.C_PGA_ST2_GAIN           = UFC23_C_PGA_ST2_GAIN_GET(         ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f883 2353 	strb.w	r2, [r3, #851]	@ 0x353
    ufc23->Param.CR_AE.C_PGA_ST2_CBYP           = UFC23_C_PGA_ST2_CBYP_GET(         ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e56:	089b      	lsrs	r3, r3, #2
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
    ufc23->Param.CR_AE.C_PGA_ST1_GAIN           = UFC23_C_PGA_ST1_GAIN_GET(         ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	08db      	lsrs	r3, r3, #3
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	f003 031f 	and.w	r3, r3, #31
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    ufc23->Param.CR_AE.C_PGA_ST1_CBYP           = UFC23_C_PGA_ST1_CBYP_GET(         ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7e:	0a1b      	lsrs	r3, r3, #8
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f883 2356 	strb.w	r2, [r3, #854]	@ 0x356
    ufc23->Param.CR_AE.C_PGA_G1_OPEN            = UFC23_C_PGA_G1_OPEN_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e92:	0a5b      	lsrs	r3, r3, #9
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f883 2357 	strb.w	r2, [r3, #855]	@ 0x357
    ufc23->Param.CR_AE.C_PGA_ISEL               = UFC23_C_PGA_ISEL_GET(             ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	0a9b      	lsrs	r3, r3, #10
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	b2da      	uxtb	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
    ufc23->Param.CR_AE.C_PGA_ST1_OPAN_ENA       = UFC23_C_PGA_ST1_OPAN_ENA_GET(     ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	0b1b      	lsrs	r3, r3, #12
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f883 2359 	strb.w	r2, [r3, #857]	@ 0x359
    ufc23->Param.CR_AE.C_PGA_ST1_OPAP_ENA       = UFC23_C_PGA_ST1_OPAP_ENA_GET(     ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ece:	0b5b      	lsrs	r3, r3, #13
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	b2da      	uxtb	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f883 235a 	strb.w	r2, [r3, #858]	@ 0x35a
    ufc23->Param.CR_AE.C_PGA_ST2_OPA_ENA        = UFC23_C_PGA_ST2_OPA_ENA_GET(      ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee2:	0b9b      	lsrs	r3, r3, #14
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f883 235b 	strb.w	r2, [r3, #859]	@ 0x35b
    ufc23->Param.CR_AE.C_COMPSEL_SEL            = UFC23_C_COMPSEL_SEL_GET(          ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	0bdb      	lsrs	r3, r3, #15
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f883 235c 	strb.w	r2, [r3, #860]	@ 0x35c
    ufc23->Param.CR_AE.C_R_COMPSEL              = UFC23_C_R_COMPSEL_GET(            ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	0c1b      	lsrs	r3, r3, #16
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f883 235d 	strb.w	r2, [r3, #861]	@ 0x35d
    ufc23->Param.CR_AE.C_C_COMPSEL              = UFC23_C_C_COMPSEL_GET(            ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	0c9b      	lsrs	r3, r3, #18
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f883 235e 	strb.w	r2, [r3, #862]	@ 0x35e
    ufc23->Param.CR_AE.C_RMSET_RX               = UFC23_C_RMSET_RX_GET(             ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	0d1b      	lsrs	r3, r3, #20
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	f003 031f 	and.w	r3, r3, #31
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f883 235f 	strb.w	r2, [r3, #863]	@ 0x35f
    ufc23->Param.CR_AE.C_RMSET_TX               = UFC23_C_RMSET_TX_GET(             ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	0e5b      	lsrs	r3, r3, #25
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	f003 031f 	and.w	r3, r3, #31
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f883 2360 	strb.w	r2, [r3, #864]	@ 0x360
    ufc23->Param.CR_AE.C_SE_ENABLE              = UFC23_C_SE_ENABLE_GET(            ufc23->CR[UFC23_CR_FEP_ANA_CTRL2_INDEX] );
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5a:	0f9b      	lsrs	r3, r3, #30
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f883 2361 	strb.w	r2, [r3, #865]	@ 0x361
    // Parameter of CR[UFC23_CR_USM_RCV_INIT_INDEX]
    ufc23->Param.CR_AF.C_US_VR_INIT             = UFC23_C_US_VR_INIT_GET(           ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6e:	b2da      	uxtb	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f883 2362 	strb.w	r2, [r3, #866]	@ 0x362
    ufc23->Param.CR_AF.C_PGA_INIT               = UFC23_C_PGA_INIT_GET(             ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f7a:	0a1b      	lsrs	r3, r3, #8
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f883 2363 	strb.w	r2, [r3, #867]	@ 0x363
    ufc23->Param.CR_AF.C_COMP_INIT              = UFC23_C_COMP_INIT_GET(            ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f8e:	0b9b      	lsrs	r3, r3, #14
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f883 2364 	strb.w	r2, [r3, #868]	@ 0x364
    ufc23->Param.CR_AF.C_ADC_VR_INIT            = UFC23_C_ADC_VR_INIT_GET(          ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa2:	0c1b      	lsrs	r3, r3, #16
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f883 2365 	strb.w	r2, [r3, #869]	@ 0x365
    ufc23->Param.CR_AF.C_ADC_INIT               = UFC23_C_ADC_INIT_GET(             ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb6:	0d5b      	lsrs	r3, r3, #21
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f883 2366 	strb.w	r2, [r3, #870]	@ 0x366
    ufc23->Param.CR_AF.C_USM_INIT_MODE          = UFC23_C_USM_INIT_MODE_GET(        ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fca:	0e1b      	lsrs	r3, r3, #24
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f883 2367 	strb.w	r2, [r3, #871]	@ 0x367
    ufc23->Param.CR_AF.C_DCO_INIT               = UFC23_C_DCO_INIT_GET(             ufc23->CR[UFC23_CR_USM_RCV_INIT_INDEX] );
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fde:	0e9b      	lsrs	r3, r3, #26
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	f003 0303 	and.w	r3, r3, #3
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f883 2368 	strb.w	r2, [r3, #872]	@ 0x368
    // Parameter of CR[UFC23_CR_USM_HIT_CTRL_INDEX]
    ufc23->Param.CR_B0.C_TOF_HIT_NO             = UFC23_C_TOF_HIT_NO_GET(           ufc23->CR[UFC23_CR_USM_HIT_CTRL_INDEX] );
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f883 2369 	strb.w	r2, [r3, #873]	@ 0x369
    ufc23->Param.CR_B0.C_TOF_HIT_RLS_MODE       = UFC23_C_TOF_HIT_RLS_MODE_GET(     ufc23->CR[UFC23_CR_USM_HIT_CTRL_INDEX] );
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	b2da      	uxtb	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f883 236a 	strb.w	r2, [r3, #874]	@ 0x36a
    ufc23->Param.CR_B0.C_TOF_HIT_IGN_MODE       = UFC23_C_TOF_HIT_IGN_MODE_GET(     ufc23->CR[UFC23_CR_USM_HIT_CTRL_INDEX] );
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003018:	09db      	lsrs	r3, r3, #7
 800301a:	b2db      	uxtb	r3, r3
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	b2da      	uxtb	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f883 236b 	strb.w	r2, [r3, #875]	@ 0x36b
    ufc23->Param.CR_B0.C_TOF_MULTIHIT_START     = UFC23_C_TOF_MULTIHIT_START_GET(   ufc23->CR[UFC23_CR_USM_HIT_CTRL_INDEX] );
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	b2db      	uxtb	r3, r3
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	b2da      	uxtb	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f883 236c 	strb.w	r2, [r3, #876]	@ 0x36c
    ufc23->Param.CR_B0.C_TOF_MULTIHIT_NO        = UFC23_C_TOF_MULTIHIT_NO_GET(      ufc23->CR[UFC23_CR_USM_HIT_CTRL_INDEX] );
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003040:	0b5b      	lsrs	r3, r3, #13
 8003042:	b2db      	uxtb	r3, r3
 8003044:	f003 031f 	and.w	r3, r3, #31
 8003048:	b2da      	uxtb	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f883 236d 	strb.w	r2, [r3, #877]	@ 0x36d
    // Parameter of CR[UFC23_CR_USM_WVM_INDEX]
    ufc23->Param.CR_B1.C_USM_FHL_UP             = UFC23_C_USM_FHL_UP_GET(           ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003054:	b2da      	uxtb	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f883 236e 	strb.w	r2, [r3, #878]	@ 0x36e
    ufc23->Param.CR_B1.C_USM_FHL_DN             = UFC23_C_USM_FHL_DN_GET(           ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003060:	0a1b      	lsrs	r3, r3, #8
 8003062:	b2da      	uxtb	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f883 236f 	strb.w	r2, [r3, #879]	@ 0x36f
    ufc23->Param.CR_B1.C_USM_AM_PD_1            = UFC23_C_USM_AM_PD_1_GET(          ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800306e:	0c1b      	lsrs	r3, r3, #16
 8003070:	b2db      	uxtb	r3, r3
 8003072:	f003 031f 	and.w	r3, r3, #31
 8003076:	b2da      	uxtb	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f883 2370 	strb.w	r2, [r3, #880]	@ 0x370
    ufc23->Param.CR_B1.C_USM_AM_PD_2            = UFC23_C_USM_AM_PD_2_GET(          ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003082:	0d5b      	lsrs	r3, r3, #21
 8003084:	b2db      	uxtb	r3, r3
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	b2da      	uxtb	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f883 2371 	strb.w	r2, [r3, #881]	@ 0x371
    ufc23->Param.CR_B1.C_USM_AM_PD_3            = UFC23_C_USM_AM_PD_3_GET(          ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003096:	0e9b      	lsrs	r3, r3, #26
 8003098:	b2db      	uxtb	r3, r3
 800309a:	f003 031f 	and.w	r3, r3, #31
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f883 2372 	strb.w	r2, [r3, #882]	@ 0x372
    ufc23->Param.CR_B1.C_AM_VEXTSEL             = UFC23_C_AM_VEXTSEL_GET(           ufc23->CR[UFC23_CR_USM_WVM_INDEX] );
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030aa:	0fdb      	lsrs	r3, r3, #31
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f883 2373 	strb.w	r2, [r3, #883]	@ 0x373
    // Parameter of CR[UFC23_CR_USM_MASK_HR_WIN_INDEX]
    ufc23->Param.CR_B2.C_USM_MASK_HR_WIN_UP     = UFC23_C_USM_MASK_HR_WIN_UP_GET(   ufc23->CR[UFC23_CR_USM_MASK_HR_WIN_INDEX] );
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
    ufc23->Param.CR_B2.C_USM_MASK_HR_WIN_DN     = UFC23_C_USM_MASK_HR_WIN_DN_GET(   ufc23->CR[UFC23_CR_USM_MASK_HR_WIN_INDEX] );
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c4:	0c1b      	lsrs	r3, r3, #16
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

    Ufc23_UpdateAmountBundlesInBatch(ufc23);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fe fea6 	bl	8001e20 <_ZL32Ufc23_UpdateAmountBundlesInBatchP15ScioSense_Ufc23>
}
 80030d4:	bf00      	nop
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <_ZL25ScioSense_STM32_Spi_WritePvPht>:
    uint16_t            cs_pin;
    GPIO_TypeDef*       port;
} ScioSense_Stm32_Spi_Config;

static inline int8_t ScioSense_STM32_Spi_Write(void* config, uint8_t* data, const uint16_t size)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
    SPI_HandleTypeDef*  spi     = ((ScioSense_Stm32_Spi_Config*)config)->spi;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	61fb      	str	r3, [r7, #28]
    uint16_t            cs_pin  = ((ScioSense_Stm32_Spi_Config*)config)->cs_pin;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	889b      	ldrh	r3, [r3, #4]
 80030f4:	837b      	strh	r3, [r7, #26]
    GPIO_TypeDef*       port    = ((ScioSense_Stm32_Spi_Config*)config)->port;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	617b      	str	r3, [r7, #20]

    /* 1. Put CN low - Activate */
    HAL_GPIO_WritePin(port, cs_pin, SET_LOW);
 80030fc:	8b7b      	ldrh	r3, [r7, #26]
 80030fe:	2200      	movs	r2, #0
 8003100:	4619      	mov	r1, r3
 8003102:	6978      	ldr	r0, [r7, #20]
 8003104:	f001 fa14 	bl	8004530 <HAL_GPIO_WritePin>
    
    /* 2. Transmit register address */
    HAL_SPI_Transmit(spi, data, size, STM32_SPI_TIMEOUT_MS);
 8003108:	88fa      	ldrh	r2, [r7, #6]
 800310a:	230a      	movs	r3, #10
 800310c:	68b9      	ldr	r1, [r7, #8]
 800310e:	69f8      	ldr	r0, [r7, #28]
 8003110:	f002 ffe4 	bl	80060dc <HAL_SPI_Transmit>
    
    /* 3. Put SSN high - Deactivate */
    HAL_GPIO_WritePin(port, cs_pin, SET_HIGH);
 8003114:	8b7b      	ldrh	r3, [r7, #26]
 8003116:	2201      	movs	r2, #1
 8003118:	4619      	mov	r1, r3
 800311a:	6978      	ldr	r0, [r7, #20]
 800311c:	f001 fa08 	bl	8004530 <HAL_GPIO_WritePin>

    return 0; // RESULT_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3720      	adds	r7, #32
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <_ZL24ScioSense_STM32_Spi_ReadPvPhtS0_t>:

static inline int8_t ScioSense_STM32_Spi_Read(void* config, uint8_t* dataToWrite, const uint16_t sizeToWrite, uint8_t* dataToRead, const uint16_t sizeToRead)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b08a      	sub	sp, #40	@ 0x28
 800312e:	af02      	add	r7, sp, #8
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	603b      	str	r3, [r7, #0]
 8003136:	4613      	mov	r3, r2
 8003138:	80fb      	strh	r3, [r7, #6]
    SPI_HandleTypeDef*  spi     = ((ScioSense_Stm32_Spi_Config*)config)->spi;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	61fb      	str	r3, [r7, #28]
    uint16_t            cs_pin  = ((ScioSense_Stm32_Spi_Config*)config)->cs_pin;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	889b      	ldrh	r3, [r3, #4]
 8003144:	837b      	strh	r3, [r7, #26]
    GPIO_TypeDef*       port    = ((ScioSense_Stm32_Spi_Config*)config)->port;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	617b      	str	r3, [r7, #20]

    /* 1. Put SSN low - Activate */
    HAL_GPIO_WritePin(port, cs_pin, SET_LOW);
 800314c:	8b7b      	ldrh	r3, [r7, #26]
 800314e:	2200      	movs	r2, #0
 8003150:	4619      	mov	r1, r3
 8003152:	6978      	ldr	r0, [r7, #20]
 8003154:	f001 f9ec 	bl	8004530 <HAL_GPIO_WritePin>
    
    /* 2. Transmit register address */
    HAL_SPI_Transmit(spi, dataToWrite, sizeToWrite, STM32_SPI_TIMEOUT_MS);
 8003158:	88fa      	ldrh	r2, [r7, #6]
 800315a:	230a      	movs	r3, #10
 800315c:	68b9      	ldr	r1, [r7, #8]
 800315e:	69f8      	ldr	r0, [r7, #28]
 8003160:	f002 ffbc 	bl	80060dc <HAL_SPI_Transmit>

    /* 3. Read the data */
    HAL_SPI_TransmitReceive(spi, dataToRead, dataToRead, sizeToRead, STM32_SPI_TIMEOUT_MS);
 8003164:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003166:	220a      	movs	r2, #10
 8003168:	9200      	str	r2, [sp, #0]
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	6839      	ldr	r1, [r7, #0]
 800316e:	69f8      	ldr	r0, [r7, #28]
 8003170:	f003 f9b6 	bl	80064e0 <HAL_SPI_TransmitReceive>
    
    /* 4. Put SSN high - Deactivate */
    HAL_GPIO_WritePin(port, cs_pin, SET_HIGH);
 8003174:	8b7b      	ldrh	r3, [r7, #26]
 8003176:	2201      	movs	r2, #1
 8003178:	4619      	mov	r1, r3
 800317a:	6978      	ldr	r0, [r7, #20]
 800317c:	f001 f9d8 	bl	8004530 <HAL_GPIO_WritePin>

    return 0; // RESULT_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <_ZL20ScioSense_STM32_Waitm>:

static inline void ScioSense_STM32_Wait(uint32_t ms)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f000 fec4 	bl	8003f20 <HAL_Delay>
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <_ZN5UFC23D1Ev>:
#include "ufc23.h"
#include "lib/ufc23/ScioSense_Ufc23.h"
#include "lib/io/ScioSense_IOInterface_STM32.c"
#include <cstring>

UFC23::~UFC23() { }
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <_ZN5UFC23C1Ev>:

UFC23::UFC23()
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
{
    State               = UFC23_STATE_NOT_CONNECTED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	22ff      	movs	r2, #255	@ 0xff
 80031c2:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378
    partId              = NOT_INITIALIZED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
    correctionFactorHso = 1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80031d4:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
    amountCycles        = 0;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 237a 	strb.w	r2, [r3, #890]	@ 0x37a
    frontendStatusFlags = 0;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c
    pwLsbNs             = 0;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c
    tofLsbNs            = 0;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f8c3 2390 	str.w	r2, [r3, #912]	@ 0x390
    Ufc23_InitializeConfiguration(this);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff f9c0 	bl	8002584 <_ZL29Ufc23_InitializeConfigurationP15ScioSense_Ufc23>
}
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
	...

08003210 <_ZN5UFC235beginEP19__SPI_HandleTypeDeftP12GPIO_TypeDef>:

void UFC23::begin(SPI_HandleTypeDef* spi, uint16_t cs_pin, GPIO_TypeDef* port)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	603b      	str	r3, [r7, #0]
 800321c:	4613      	mov	r3, r2
 800321e:	80fb      	strh	r3, [r7, #6]
    spiConfig           = { 0 };
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	605a      	str	r2, [r3, #4]
 800322c:	609a      	str	r2, [r3, #8]
    spiConfig.spi       = spi;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	f8c3 2728 	str.w	r2, [r3, #1832]	@ 0x728
    spiConfig.cs_pin    = cs_pin;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	88fa      	ldrh	r2, [r7, #6]
 800323a:	f8a3 272c 	strh.w	r2, [r3, #1836]	@ 0x72c
    spiConfig.port      = port;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	f8c3 2730 	str.w	r2, [r3, #1840]	@ 0x730

    io.read             = ScioSense_STM32_Spi_Read;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <_ZN5UFC235beginEP19__SPI_HandleTypeDeftP12GPIO_TypeDef+0x60>)
 800324a:	601a      	str	r2, [r3, #0]
    io.write            = ScioSense_STM32_Spi_Write;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4a09      	ldr	r2, [pc, #36]	@ (8003274 <_ZN5UFC235beginEP19__SPI_HandleTypeDeftP12GPIO_TypeDef+0x64>)
 8003250:	605a      	str	r2, [r3, #4]
    io.wait             = ScioSense_STM32_Wait;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4a08      	ldr	r2, [pc, #32]	@ (8003278 <_ZN5UFC235beginEP19__SPI_HandleTypeDeftP12GPIO_TypeDef+0x68>)
 8003256:	609a      	str	r2, [r3, #8]
    io.config           = &spiConfig;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f503 62e5 	add.w	r2, r3, #1832	@ 0x728
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	60da      	str	r2, [r3, #12]
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	0800312b 	.word	0x0800312b
 8003274:	080030dd 	.word	0x080030dd
 8003278:	0800318b 	.word	0x0800318b

0800327c <_ZN5UFC234initEv>:
{
    return Ufc23_Reset(this);
}

bool UFC23::init()
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
    Ufc23_Init(this);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4618      	mov	r0, r3
 8003288:	f7fe fa7d 	bl	8001786 <_ZL10Ufc23_InitP15ScioSense_Ufc23>

    return isConnected();
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f805 	bl	800329c <_ZN5UFC2311isConnectedEv>
 8003292:	4603      	mov	r3, r0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <_ZN5UFC2311isConnectedEv>:

bool UFC23::isConnected()
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
    return Ufc23_IsConnected(this);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fe facd 	bl	8001846 <_ZL17Ufc23_IsConnectedP15ScioSense_Ufc23>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bf14      	ite	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	2300      	moveq	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <_ZN5UFC2311writeConfigEv>:
{
    return Ufc23_ReadConfig(this);
}

Result UFC23::writeConfig()
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
    return Ufc23_WriteConfig(this);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7fe fcc7 	bl	8001c5e <_ZL17Ufc23_WriteConfigP15ScioSense_Ufc23>
 80032d0:	4603      	mov	r3, r0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <_ZN5UFC2316startMeasurementEv>:

Result UFC23::startMeasurement()
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b082      	sub	sp, #8
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
    return Ufc23_StartCyclingMeasurement(this);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe fca8 	bl	8001c3a <_ZL29Ufc23_StartCyclingMeasurementP15ScioSense_Ufc23>
 80032ea:	4603      	mov	r3, r0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <_ZN5UFC236updateEv>:
{
    return Ufc23_SetStandbyState(this);
}

Result UFC23::update()
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
    return Ufc23_Update(this);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fe fd2e 	bl	8001d60 <_ZL12Ufc23_UpdateP15ScioSense_Ufc23>
 8003304:	4603      	mov	r3, r0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <_ZN5UFC2334getHighSpeedOscillatorFrequencyMhzEPf>:
{
    return Ufc23_ParseBatchVddV(this, vdd, vcc);
}

uint8_t UFC23::getHighSpeedOscillatorFrequencyMhz(float* hsoMhz)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
 8003316:	6039      	str	r1, [r7, #0]
    return Ufc23_ParseBatchHsoMhz(this, hsoMhz);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6839      	ldr	r1, [r7, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f7fe ffeb 	bl	80022f8 <_ZL22Ufc23_ParseBatchHsoMhzP15ScioSense_Ufc23Pf>
 8003322:	4603      	mov	r3, r0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <_ZN5UFC2315getAverageHitNsEPfS0_>:
    }
    return dataOut;
}

uint8_t UFC23::getAverageHitNs(float* tofAvgHitNsUp, float* tofAvgHitNsDn)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b0a6      	sub	sp, #152	@ 0x98
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
    float tofMultiHitNsUp[UFC23_AMOUNT_BUNDLES_MAX], tofMultiHitNsDn[UFC23_AMOUNT_BUNDLES_MAX];
    uint8_t amountMultiHitSums = Ufc23_ParseBatchTofMultiHitNs(this, tofMultiHitNsUp, tofMultiHitNsDn);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800333e:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe fecc 	bl	80020e0 <_ZL29Ufc23_ParseBatchTofMultiHitNsP15ScioSense_Ufc23PfS1_>
 8003348:	4603      	mov	r3, r0
 800334a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    uint8_t multiHitCountUp[UFC23_AMOUNT_BUNDLES_MAX], multiHitCountDn[UFC23_AMOUNT_BUNDLES_MAX];
    Ufc23_ParseBatchTofMultiHitsCount(this, multiHitCountUp, multiHitCountDn);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f107 0214 	add.w	r2, r7, #20
 8003354:	f107 0120 	add.w	r1, r7, #32
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe ff37 	bl	80021cc <_ZL33Ufc23_ParseBatchTofMultiHitsCountP15ScioSense_Ufc23PhS1_>

    for( uint8_t idx = 0; idx < amountMultiHitSums; idx++ )
 800335e:	2300      	movs	r3, #0
 8003360:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8003364:	e06a      	b.n	800343c <_ZN5UFC2315getAverageHitNsEPfS0_+0x110>
    {
        float amountHits = (float)this->Param.CR_B0.C_TOF_MULTIHIT_NO;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f893 336d 	ldrb.w	r3, [r3, #877]	@ 0x36d
 800336c:	ee07 3a90 	vmov	s15, r3
 8003370:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003374:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        if( multiHitCountUp[idx] < this->Param.CR_B0.C_TOF_MULTIHIT_NO )
 8003378:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800337c:	3398      	adds	r3, #152	@ 0x98
 800337e:	443b      	add	r3, r7
 8003380:	f813 2c78 	ldrb.w	r2, [r3, #-120]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 336d 	ldrb.w	r3, [r3, #877]	@ 0x36d
 800338a:	429a      	cmp	r2, r3
 800338c:	d20b      	bcs.n	80033a6 <_ZN5UFC2315getAverageHitNsEPfS0_+0x7a>
        {
            amountHits = (float)multiHitCountUp[idx];
 800338e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003392:	3398      	adds	r3, #152	@ 0x98
 8003394:	443b      	add	r3, r7
 8003396:	f813 3c78 	ldrb.w	r3, [r3, #-120]
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a2:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        }
        tofAvgHitNsUp[idx] = tofMultiHitNsUp[idx] / amountHits;
 80033a6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	3398      	adds	r3, #152	@ 0x98
 80033ae:	443b      	add	r3, r7
 80033b0:	3b3c      	subs	r3, #60	@ 0x3c
 80033b2:	edd3 6a00 	vldr	s13, [r3]
 80033b6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	4413      	add	r3, r2
 80033c0:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80033c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033c8:	edc3 7a00 	vstr	s15, [r3]

        amountHits = (float)this->Param.CR_B0.C_TOF_MULTIHIT_NO;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f893 336d 	ldrb.w	r3, [r3, #877]	@ 0x36d
 80033d2:	ee07 3a90 	vmov	s15, r3
 80033d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033da:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        if( multiHitCountDn[idx] < this->Param.CR_B0.C_TOF_MULTIHIT_NO )
 80033de:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80033e2:	3398      	adds	r3, #152	@ 0x98
 80033e4:	443b      	add	r3, r7
 80033e6:	f813 2c84 	ldrb.w	r2, [r3, #-132]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 336d 	ldrb.w	r3, [r3, #877]	@ 0x36d
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d20b      	bcs.n	800340c <_ZN5UFC2315getAverageHitNsEPfS0_+0xe0>
        {
            amountHits = (float)multiHitCountDn[idx];
 80033f4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80033f8:	3398      	adds	r3, #152	@ 0x98
 80033fa:	443b      	add	r3, r7
 80033fc:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003408:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
        }
        tofAvgHitNsDn[idx] = tofMultiHitNsDn[idx] / amountHits;
 800340c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	3398      	adds	r3, #152	@ 0x98
 8003414:	443b      	add	r3, r7
 8003416:	3b6c      	subs	r3, #108	@ 0x6c
 8003418:	edd3 6a00 	vldr	s13, [r3]
 800341c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4413      	add	r3, r2
 8003426:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800342a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800342e:	edc3 7a00 	vstr	s15, [r3]
    for( uint8_t idx = 0; idx < amountMultiHitSums; idx++ )
 8003432:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003436:	3301      	adds	r3, #1
 8003438:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800343c:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8003440:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003444:	429a      	cmp	r2, r3
 8003446:	d38e      	bcc.n	8003366 <_ZN5UFC2315getAverageHitNsEPfS0_+0x3a>
    }

    return amountMultiHitSums;
 8003448:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800344c:	4618      	mov	r0, r3
 800344e:	3798      	adds	r7, #152	@ 0x98
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <_ZN5UFC2314partIdToStringE12Ufc23_PartID>:
{
    return Ufc23_ParseBatchErrorFlags(this, errors);
}

const char* UFC23::partIdToString(Ufc23_PartID partId)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	70fb      	strb	r3, [r7, #3]
    uint8_t partIdIdx = (uint8_t)partId;
 8003460:	78fb      	ldrb	r3, [r7, #3]
 8003462:	73fb      	strb	r3, [r7, #15]
    if( partIdIdx >= UFC23_AMOUNT_PART_ID_TYPES )
 8003464:	7bfb      	ldrb	r3, [r7, #15]
 8003466:	2b03      	cmp	r3, #3
 8003468:	d901      	bls.n	800346e <_ZN5UFC2314partIdToStringE12Ufc23_PartID+0x1a>
    {
        partIdIdx = UFC23_AMOUNT_PART_ID_TYPES - 1;
 800346a:	2303      	movs	r3, #3
 800346c:	73fb      	strb	r3, [r7, #15]
    }
    return ufc23_PartIds[partIdIdx];
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <_ZN5UFC2314partIdToStringE12Ufc23_PartID+0x30>)
 8003472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	20000000 	.word	0x20000000

08003488 <_ZN5UFC2325setConfigurationRegistersEPm>:
{
    Ufc23_UpdateConfiguration(this);
}

void UFC23::setConfigurationRegisters(uint32_t* configurationRegisters)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
    Ufc23_SetConfigurationRegisters(this, configurationRegisters);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6839      	ldr	r1, [r7, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff f854 	bl	8002544 <_ZL31Ufc23_SetConfigurationRegistersP15ScioSense_Ufc23Pm>
}
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034a8:	f000 fc7c 	bl	8003da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034ac:	f000 f812 	bl	80034d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034b0:	f000 f912 	bl	80036d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80034b4:	f000 f854 	bl	8003560 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80034b8:	f000 f8c2 	bl	8003640 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  UFC23_Example_Setup(&huart1, &hspi1);
 80034bc:	4903      	ldr	r1, [pc, #12]	@ (80034cc <main+0x28>)
 80034be:	4804      	ldr	r0, [pc, #16]	@ (80034d0 <main+0x2c>)
 80034c0:	f7fd fe92 	bl	80011e8 <UFC23_Example_Setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    UFC23_Example_Loop();
 80034c4:	f7fd ff2a 	bl	800131c <UFC23_Example_Loop>
 80034c8:	e7fc      	b.n	80034c4 <main+0x20>
 80034ca:	bf00      	nop
 80034cc:	20000aac 	.word	0x20000aac
 80034d0:	20000b3c 	.word	0x20000b3c

080034d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b094      	sub	sp, #80	@ 0x50
 80034d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034da:	f107 0318 	add.w	r3, r7, #24
 80034de:	2238      	movs	r2, #56	@ 0x38
 80034e0:	2100      	movs	r1, #0
 80034e2:	4618      	mov	r0, r3
 80034e4:	f004 ff5b 	bl	800839e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034e8:	463b      	mov	r3, r7
 80034ea:	2200      	movs	r2, #0
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	605a      	str	r2, [r3, #4]
 80034f0:	609a      	str	r2, [r3, #8]
 80034f2:	60da      	str	r2, [r3, #12]
 80034f4:	611a      	str	r2, [r3, #16]
 80034f6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80034f8:	2002      	movs	r0, #2
 80034fa:	f001 f863 	bl	80045c4 <HAL_PWREx_ControlVoltageScaling>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003504:	f000 f9c5 	bl	8003892 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003508:	2302      	movs	r3, #2
 800350a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800350c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003510:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003512:	2310      	movs	r3, #16
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003516:	f107 0318 	add.w	r3, r7, #24
 800351a:	4618      	mov	r0, r3
 800351c:	f001 f890 	bl	8004640 <HAL_RCC_OscConfig>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8003526:	f000 f9b4 	bl	8003892 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800352a:	231f      	movs	r3, #31
 800352c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800352e:	2301      	movs	r3, #1
 8003530:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003532:	2300      	movs	r3, #0
 8003534:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003542:	463b      	mov	r3, r7
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f001 fbd0 	bl	8004cec <HAL_RCC_ClockConfig>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8003552:	f000 f99e 	bl	8003892 <Error_Handler>
  }
}
 8003556:	bf00      	nop
 8003558:	3750      	adds	r7, #80	@ 0x50
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8003566:	1d3b      	adds	r3, r7, #4
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	605a      	str	r2, [r3, #4]
 800356e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003570:	4b31      	ldr	r3, [pc, #196]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003572:	4a32      	ldr	r2, [pc, #200]	@ (800363c <MX_SPI1_Init+0xdc>)
 8003574:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003576:	4b30      	ldr	r3, [pc, #192]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003578:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800357c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800357e:	4b2e      	ldr	r3, [pc, #184]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003584:	4b2c      	ldr	r3, [pc, #176]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003586:	2207      	movs	r2, #7
 8003588:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800358a:	4b2b      	ldr	r3, [pc, #172]	@ (8003638 <MX_SPI1_Init+0xd8>)
 800358c:	2200      	movs	r2, #0
 800358e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003590:	4b29      	ldr	r3, [pc, #164]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003592:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003596:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003598:	4b27      	ldr	r3, [pc, #156]	@ (8003638 <MX_SPI1_Init+0xd8>)
 800359a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800359e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035a2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80035a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035a8:	4b23      	ldr	r3, [pc, #140]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ae:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035b4:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80035ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035bc:	2207      	movs	r2, #7
 80035be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80035c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80035c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80035cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80035d2:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80035d8:	4b17      	ldr	r3, [pc, #92]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035da:	2200      	movs	r2, #0
 80035dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80035de:	4b16      	ldr	r3, [pc, #88]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80035e4:	4b14      	ldr	r3, [pc, #80]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80035ea:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80035f0:	4b11      	ldr	r3, [pc, #68]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80035f6:	4b10      	ldr	r3, [pc, #64]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80035fc:	480e      	ldr	r0, [pc, #56]	@ (8003638 <MX_SPI1_Init+0xd8>)
 80035fe:	f002 fc7d 	bl	8005efc <HAL_SPI_Init>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8003608:	f000 f943 	bl	8003892 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8003610:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003614:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800361a:	1d3b      	adds	r3, r7, #4
 800361c:	4619      	mov	r1, r3
 800361e:	4806      	ldr	r0, [pc, #24]	@ (8003638 <MX_SPI1_Init+0xd8>)
 8003620:	f003 fb89 	bl	8006d36 <HAL_SPIEx_SetConfigAutonomousMode>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 800362a:	f000 f932 	bl	8003892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000aac 	.word	0x20000aac
 800363c:	40013000 	.word	0x40013000

08003640 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003644:	4b22      	ldr	r3, [pc, #136]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003646:	4a23      	ldr	r2, [pc, #140]	@ (80036d4 <MX_USART1_UART_Init+0x94>)
 8003648:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800364a:	4b21      	ldr	r3, [pc, #132]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800364c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8003650:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003652:	4b1f      	ldr	r3, [pc, #124]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003658:	4b1d      	ldr	r3, [pc, #116]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800365a:	2200      	movs	r2, #0
 800365c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800365e:	4b1c      	ldr	r3, [pc, #112]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003660:	2200      	movs	r2, #0
 8003662:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003664:	4b1a      	ldr	r3, [pc, #104]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003666:	220c      	movs	r2, #12
 8003668:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800366a:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800366c:	2200      	movs	r2, #0
 800366e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003670:	4b17      	ldr	r3, [pc, #92]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003672:	2200      	movs	r2, #0
 8003674:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003676:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003678:	2200      	movs	r2, #0
 800367a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800367c:	4b14      	ldr	r3, [pc, #80]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800367e:	2200      	movs	r2, #0
 8003680:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003682:	4b13      	ldr	r3, [pc, #76]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 8003684:	2200      	movs	r2, #0
 8003686:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003688:	4811      	ldr	r0, [pc, #68]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800368a:	f003 fb95 	bl	8006db8 <HAL_UART_Init>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003694:	f000 f8fd 	bl	8003892 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003698:	2100      	movs	r1, #0
 800369a:	480d      	ldr	r0, [pc, #52]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 800369c:	f004 f836 	bl	800770c <HAL_UARTEx_SetTxFifoThreshold>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80036a6:	f000 f8f4 	bl	8003892 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036aa:	2100      	movs	r1, #0
 80036ac:	4808      	ldr	r0, [pc, #32]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 80036ae:	f004 f86b 	bl	8007788 <HAL_UARTEx_SetRxFifoThreshold>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80036b8:	f000 f8eb 	bl	8003892 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80036bc:	4804      	ldr	r0, [pc, #16]	@ (80036d0 <MX_USART1_UART_Init+0x90>)
 80036be:	f003 ffec 	bl	800769a <HAL_UARTEx_DisableFifoMode>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80036c8:	f000 f8e3 	bl	8003892 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80036cc:	bf00      	nop
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	20000b3c 	.word	0x20000b3c
 80036d4:	40013800 	.word	0x40013800

080036d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08a      	sub	sp, #40	@ 0x28
 80036dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036de:	f107 0314 	add.w	r3, r7, #20
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	609a      	str	r2, [r3, #8]
 80036ea:	60da      	str	r2, [r3, #12]
 80036ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003860 <MX_GPIO_Init+0x188>)
 80036f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003860 <MX_GPIO_Init+0x188>)
 80036f6:	f043 0304 	orr.w	r3, r3, #4
 80036fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80036fe:	4b58      	ldr	r3, [pc, #352]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003700:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	613b      	str	r3, [r7, #16]
 800370a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800370c:	4b54      	ldr	r3, [pc, #336]	@ (8003860 <MX_GPIO_Init+0x188>)
 800370e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003712:	4a53      	ldr	r2, [pc, #332]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003718:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800371c:	4b50      	ldr	r3, [pc, #320]	@ (8003860 <MX_GPIO_Init+0x188>)
 800371e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800372a:	4b4d      	ldr	r3, [pc, #308]	@ (8003860 <MX_GPIO_Init+0x188>)
 800372c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003730:	4a4b      	ldr	r2, [pc, #300]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003732:	f043 0301 	orr.w	r3, r3, #1
 8003736:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800373a:	4b49      	ldr	r3, [pc, #292]	@ (8003860 <MX_GPIO_Init+0x188>)
 800373c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	60bb      	str	r3, [r7, #8]
 8003746:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003748:	4b45      	ldr	r3, [pc, #276]	@ (8003860 <MX_GPIO_Init+0x188>)
 800374a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800374e:	4a44      	ldr	r2, [pc, #272]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003750:	f043 0302 	orr.w	r3, r3, #2
 8003754:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003758:	4b41      	ldr	r3, [pc, #260]	@ (8003860 <MX_GPIO_Init+0x188>)
 800375a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	607b      	str	r3, [r7, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003766:	4b3e      	ldr	r3, [pc, #248]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003768:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800376c:	4a3c      	ldr	r2, [pc, #240]	@ (8003860 <MX_GPIO_Init+0x188>)
 800376e:	f043 0308 	orr.w	r3, r3, #8
 8003772:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003776:	4b3a      	ldr	r3, [pc, #232]	@ (8003860 <MX_GPIO_Init+0x188>)
 8003778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800377c:	f003 0308 	and.w	r3, r3, #8
 8003780:	603b      	str	r3, [r7, #0]
 8003782:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SSN_GPIO_Port, SSN_Pin, GPIO_PIN_RESET);
 8003784:	2200      	movs	r2, #0
 8003786:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800378a:	4836      	ldr	r0, [pc, #216]	@ (8003864 <MX_GPIO_Init+0x18c>)
 800378c:	f000 fed0 	bl	8004530 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PH0 PH1 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8003790:	230b      	movs	r3, #11
 8003792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003794:	2303      	movs	r3, #3
 8003796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800379c:	f107 0314 	add.w	r3, r7, #20
 80037a0:	4619      	mov	r1, r3
 80037a2:	4831      	ldr	r0, [pc, #196]	@ (8003868 <MX_GPIO_Init+0x190>)
 80037a4:	f000 fd3a 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC6 PC8 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80037a8:	f641 534f 	movw	r3, #7503	@ 0x1d4f
 80037ac:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037ae:	2303      	movs	r3, #3
 80037b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037b6:	f107 0314 	add.w	r3, r7, #20
 80037ba:	4619      	mov	r1, r3
 80037bc:	4829      	ldr	r0, [pc, #164]	@ (8003864 <MX_GPIO_Init+0x18c>)
 80037be:	f000 fd2d 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80037c2:	f641 131f 	movw	r3, #6431	@ 0x191f
 80037c6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037c8:	2303      	movs	r3, #3
 80037ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d0:	f107 0314 	add.w	r3, r7, #20
 80037d4:	4619      	mov	r1, r3
 80037d6:	4825      	ldr	r0, [pc, #148]	@ (800386c <MX_GPIO_Init+0x194>)
 80037d8:	f000 fd20 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB13 PB14 PB15 PB4
                           PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80037dc:	f24e 53d7 	movw	r3, #58839	@ 0xe5d7
 80037e0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037e2:	2303      	movs	r3, #3
 80037e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ea:	f107 0314 	add.w	r3, r7, #20
 80037ee:	4619      	mov	r1, r3
 80037f0:	481f      	ldr	r0, [pc, #124]	@ (8003870 <MX_GPIO_Init+0x198>)
 80037f2:	f000 fd13 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pin : INTN_Pin */
  GPIO_InitStruct.Pin = INTN_Pin;
 80037f6:	2380      	movs	r3, #128	@ 0x80
 80037f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037fa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80037fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003800:	2301      	movs	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTN_GPIO_Port, &GPIO_InitStruct);
 8003804:	f107 0314 	add.w	r3, r7, #20
 8003808:	4619      	mov	r1, r3
 800380a:	4816      	ldr	r0, [pc, #88]	@ (8003864 <MX_GPIO_Init+0x18c>)
 800380c:	f000 fd06 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pin : SSN_Pin */
  GPIO_InitStruct.Pin = SSN_Pin;
 8003810:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003816:	2301      	movs	r3, #1
 8003818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381a:	2300      	movs	r3, #0
 800381c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381e:	2300      	movs	r3, #0
 8003820:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SSN_GPIO_Port, &GPIO_InitStruct);
 8003822:	f107 0314 	add.w	r3, r7, #20
 8003826:	4619      	mov	r1, r3
 8003828:	480e      	ldr	r0, [pc, #56]	@ (8003864 <MX_GPIO_Init+0x18c>)
 800382a:	f000 fcf7 	bl	800421c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800382e:	2304      	movs	r3, #4
 8003830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003832:	2303      	movs	r3, #3
 8003834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003836:	2300      	movs	r3, #0
 8003838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800383a:	f107 0314 	add.w	r3, r7, #20
 800383e:	4619      	mov	r1, r3
 8003840:	480c      	ldr	r0, [pc, #48]	@ (8003874 <MX_GPIO_Init+0x19c>)
 8003842:	f000 fceb 	bl	800421c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 8003846:	2200      	movs	r2, #0
 8003848:	2100      	movs	r1, #0
 800384a:	2012      	movs	r0, #18
 800384c:	f000 fc44 	bl	80040d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 8003850:	2012      	movs	r0, #18
 8003852:	f000 fc5b 	bl	800410c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003856:	bf00      	nop
 8003858:	3728      	adds	r7, #40	@ 0x28
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40030c00 	.word	0x40030c00
 8003864:	42020800 	.word	0x42020800
 8003868:	42021c00 	.word	0x42021c00
 800386c:	42020000 	.word	0x42020000
 8003870:	42020400 	.word	0x42020400
 8003874:	42020c00 	.word	0x42020c00

08003878 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	80fb      	strh	r3, [r7, #6]
#ifdef LOW_POWER_EXAMPLE
  // Reconfigure system clocks
  SystemClock_Config();
#endif
  UFC23_HandleGpioInterrupt(GPIO_Pin);
 8003882:	88fb      	ldrh	r3, [r7, #6]
 8003884:	4618      	mov	r0, r3
 8003886:	f7fd fd9f 	bl	80013c8 <UFC23_HandleGpioInterrupt>
}
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003892:	b480      	push	{r7}
 8003894:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003896:	b672      	cpsid	i
}
 8003898:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800389a:	bf00      	nop
 800389c:	e7fd      	b.n	800389a <Error_Handler+0x8>
	...

080038a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80038a6:	4b0a      	ldr	r3, [pc, #40]	@ (80038d0 <HAL_MspInit+0x30>)
 80038a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ac:	4a08      	ldr	r2, [pc, #32]	@ (80038d0 <HAL_MspInit+0x30>)
 80038ae:	f043 0304 	orr.w	r3, r3, #4
 80038b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80038b6:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <HAL_MspInit+0x30>)
 80038b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	607b      	str	r3, [r7, #4]
 80038c2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	40030c00 	.word	0x40030c00

080038d4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b0a8      	sub	sp, #160	@ 0xa0
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038dc:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	60da      	str	r2, [r3, #12]
 80038ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038ec:	f107 0314 	add.w	r3, r7, #20
 80038f0:	2278      	movs	r2, #120	@ 0x78
 80038f2:	2100      	movs	r1, #0
 80038f4:	4618      	mov	r0, r3
 80038f6:	f004 fd52 	bl	800839e <memset>
  if(hspi->Instance==SPI1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a24      	ldr	r2, [pc, #144]	@ (8003990 <HAL_SPI_MspInit+0xbc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d141      	bne.n	8003988 <HAL_SPI_MspInit+0xb4>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003908:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PCLK2;
 800390a:	2300      	movs	r3, #0
 800390c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800390e:	f107 0314 	add.w	r3, r7, #20
 8003912:	4618      	mov	r0, r3
 8003914:	f001 fbaa 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800391e:	f7ff ffb8 	bl	8003892 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003922:	4b1c      	ldr	r3, [pc, #112]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 8003924:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003928:	4a1a      	ldr	r2, [pc, #104]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 800392a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800392e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8003932:	4b18      	ldr	r3, [pc, #96]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 8003934:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003938:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003940:	4b14      	ldr	r3, [pc, #80]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 8003942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003946:	4a13      	ldr	r2, [pc, #76]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 8003948:	f043 0301 	orr.w	r3, r3, #1
 800394c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003950:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <HAL_SPI_MspInit+0xc0>)
 8003952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MISO_Pin|MOSI_Pin;
 800395e:	23e0      	movs	r3, #224	@ 0xe0
 8003960:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003964:	2302      	movs	r3, #2
 8003966:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396a:	2300      	movs	r3, #0
 800396c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003970:	2300      	movs	r3, #0
 8003972:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003976:	2305      	movs	r3, #5
 8003978:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800397c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8003980:	4619      	mov	r1, r3
 8003982:	4805      	ldr	r0, [pc, #20]	@ (8003998 <HAL_SPI_MspInit+0xc4>)
 8003984:	f000 fc4a 	bl	800421c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003988:	bf00      	nop
 800398a:	37a0      	adds	r7, #160	@ 0xa0
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	40013000 	.word	0x40013000
 8003994:	40030c00 	.word	0x40030c00
 8003998:	42020000 	.word	0x42020000

0800399c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b0a8      	sub	sp, #160	@ 0xa0
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	605a      	str	r2, [r3, #4]
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	60da      	str	r2, [r3, #12]
 80039b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	2278      	movs	r2, #120	@ 0x78
 80039ba:	2100      	movs	r1, #0
 80039bc:	4618      	mov	r0, r3
 80039be:	f004 fcee 	bl	800839e <memset>
  if(huart->Instance==USART1)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a24      	ldr	r2, [pc, #144]	@ (8003a58 <HAL_UART_MspInit+0xbc>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d141      	bne.n	8003a50 <HAL_UART_MspInit+0xb4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80039cc:	2301      	movs	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80039d0:	2300      	movs	r3, #0
 80039d2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039d4:	f107 0314 	add.w	r3, r7, #20
 80039d8:	4618      	mov	r0, r3
 80039da:	f001 fb47 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80039e4:	f7ff ff55 	bl	8003892 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80039e8:	4b1c      	ldr	r3, [pc, #112]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 80039ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039ee:	4a1b      	ldr	r2, [pc, #108]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 80039f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039f4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80039f8:	4b18      	ldr	r3, [pc, #96]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 80039fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a06:	4b15      	ldr	r3, [pc, #84]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 8003a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a0c:	4a13      	ldr	r2, [pc, #76]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a16:	4b11      	ldr	r3, [pc, #68]	@ (8003a5c <HAL_UART_MspInit+0xc0>)
 8003a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8003a24:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003a28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a3e:	2307      	movs	r3, #7
 8003a40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a44:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4805      	ldr	r0, [pc, #20]	@ (8003a60 <HAL_UART_MspInit+0xc4>)
 8003a4c:	f000 fbe6 	bl	800421c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003a50:	bf00      	nop
 8003a52:	37a0      	adds	r7, #160	@ 0xa0
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40013800 	.word	0x40013800
 8003a5c:	40030c00 	.word	0x40030c00
 8003a60:	42020000 	.word	0x42020000

08003a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <NMI_Handler+0x4>

08003a6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a70:	bf00      	nop
 8003a72:	e7fd      	b.n	8003a70 <HardFault_Handler+0x4>

08003a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <MemManage_Handler+0x4>

08003a7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <BusFault_Handler+0x4>

08003a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a88:	bf00      	nop
 8003a8a:	e7fd      	b.n	8003a88 <UsageFault_Handler+0x4>

08003a8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a9e:	bf00      	nop
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003aba:	f000 fa11 	bl	8003ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003abe:	bf00      	nop
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTN_Pin);
 8003ac6:	2080      	movs	r0, #128	@ 0x80
 8003ac8:	f000 fd4a 	bl	8004560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8003acc:	bf00      	nop
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return 1;
 8003ad4:	2301      	movs	r3, #1
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <_kill>:

int _kill(int pid, int sig)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003aea:	f004 fcab 	bl	8008444 <__errno>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2216      	movs	r2, #22
 8003af2:	601a      	str	r2, [r3, #0]
  return -1;
 8003af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <_exit>:

void _exit (int status)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b08:	f04f 31ff 	mov.w	r1, #4294967295
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f7ff ffe7 	bl	8003ae0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b12:	bf00      	nop
 8003b14:	e7fd      	b.n	8003b12 <_exit+0x12>

08003b16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b086      	sub	sp, #24
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	e00a      	b.n	8003b3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b28:	f3af 8000 	nop.w
 8003b2c:	4601      	mov	r1, r0
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	60ba      	str	r2, [r7, #8]
 8003b34:	b2ca      	uxtb	r2, r1
 8003b36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	dbf0      	blt.n	8003b28 <_read+0x12>
  }

  return len;
 8003b46:	687b      	ldr	r3, [r7, #4]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	e009      	b.n	8003b76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	60ba      	str	r2, [r7, #8]
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	3301      	adds	r3, #1
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	dbf1      	blt.n	8003b62 <_write+0x12>
  }
  return len;
 8003b7e:	687b      	ldr	r3, [r7, #4]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <_close>:

int _close(int file)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bb0:	605a      	str	r2, [r3, #4]
  return 0;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <_isatty>:

int _isatty(int file)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bc8:	2301      	movs	r3, #1
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b085      	sub	sp, #20
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	60f8      	str	r0, [r7, #12]
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bf8:	4a14      	ldr	r2, [pc, #80]	@ (8003c4c <_sbrk+0x5c>)
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <_sbrk+0x60>)
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c04:	4b13      	ldr	r3, [pc, #76]	@ (8003c54 <_sbrk+0x64>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d102      	bne.n	8003c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c0c:	4b11      	ldr	r3, [pc, #68]	@ (8003c54 <_sbrk+0x64>)
 8003c0e:	4a12      	ldr	r2, [pc, #72]	@ (8003c58 <_sbrk+0x68>)
 8003c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c12:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <_sbrk+0x64>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d207      	bcs.n	8003c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c20:	f004 fc10 	bl	8008444 <__errno>
 8003c24:	4603      	mov	r3, r0
 8003c26:	220c      	movs	r2, #12
 8003c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2e:	e009      	b.n	8003c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c30:	4b08      	ldr	r3, [pc, #32]	@ (8003c54 <_sbrk+0x64>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c36:	4b07      	ldr	r3, [pc, #28]	@ (8003c54 <_sbrk+0x64>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	4a05      	ldr	r2, [pc, #20]	@ (8003c54 <_sbrk+0x64>)
 8003c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c42:	68fb      	ldr	r3, [r7, #12]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20030000 	.word	0x20030000
 8003c50:	00000400 	.word	0x00000400
 8003c54:	20000bd0 	.word	0x20000bd0
 8003c58:	20000d28 	.word	0x20000d28

08003c5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <SystemInit+0x20>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <SystemInit+0x20>)
 8003c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c70:	bf00      	nop
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 8003c86:	4b2c      	ldr	r3, [pc, #176]	@ (8003d38 <SystemCoreClockUpdate+0xb8>)
 8003c88:	69db      	ldr	r3, [r3, #28]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d034      	beq.n	8003cfc <SystemCoreClockUpdate+0x7c>
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d836      	bhi.n	8003d04 <SystemCoreClockUpdate+0x84>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <SystemCoreClockUpdate+0x20>
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d02a      	beq.n	8003cf4 <SystemCoreClockUpdate+0x74>
 8003c9e:	e031      	b.n	8003d04 <SystemCoreClockUpdate+0x84>
  {
  case 0x00:  /* MSIS used as system clock source */
    /* Read RCC ICSR1 register */
    tmp = RCC->ICSCR1;
 8003ca0:	4b25      	ldr	r3, [pc, #148]	@ (8003d38 <SystemCoreClockUpdate+0xb8>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	603b      	str	r3, [r7, #0]
    /* Check which MSIS Range is selected */
    if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00f      	beq.n	8003cd0 <SystemCoreClockUpdate+0x50>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmp & RCC_ICSCR1_MSISSEL) != 0x00u)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	da03      	bge.n	8003cbe <SystemCoreClockUpdate+0x3e>
      {
        /* MSI RC1 is selected */
        SystemCoreClock = MSIRC1_VALUE;
 8003cb6:	4b21      	ldr	r3, [pc, #132]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cb8:	4a21      	ldr	r2, [pc, #132]	@ (8003d40 <SystemCoreClockUpdate+0xc0>)
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	e002      	b.n	8003cc4 <SystemCoreClockUpdate+0x44>
      }
      else
      {
        /* MSI RC0 is selected */
        SystemCoreClock = MSIRC0_VALUE;
 8003cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cc0:	4a20      	ldr	r2, [pc, #128]	@ (8003d44 <SystemCoreClockUpdate+0xc4>)
 8003cc2:	601a      	str	r2, [r3, #0]
      }

      /* Get MSIS range */
      msirange = (tmp & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	0f5b      	lsrs	r3, r3, #29
 8003cc8:	f003 0303 	and.w	r3, r3, #3
 8003ccc:	607b      	str	r3, [r7, #4]
 8003cce:	e009      	b.n	8003ce4 <SystemCoreClockUpdate+0x64>
    }
    else
    {
      /* MSI RC1 is selected */
      SystemCoreClock = MSIRC1_VALUE;
 8003cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d40 <SystemCoreClockUpdate+0xc0>)
 8003cd4:	601a      	str	r2, [r3, #0]

      /* Get MSIS range */
      msirange = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8003cd6:	4b18      	ldr	r3, [pc, #96]	@ (8003d38 <SystemCoreClockUpdate+0xb8>)
 8003cd8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003cdc:	0b1b      	lsrs	r3, r3, #12
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	607b      	str	r3, [r7, #4]
    }

    /*MSIS frequency in HZ*/
    SystemCoreClock >>= msirange;
 8003ce4:	4b15      	ldr	r3, [pc, #84]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	fa22 f303 	lsr.w	r3, r2, r3
 8003cee:	4a13      	ldr	r2, [pc, #76]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cf0:	6013      	str	r3, [r2, #0]
    break;
 8003cf2:	e00c      	b.n	8003d0e <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_0:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cf6:	4a14      	ldr	r2, [pc, #80]	@ (8003d48 <SystemCoreClockUpdate+0xc8>)
 8003cf8:	601a      	str	r2, [r3, #0]
    break;
 8003cfa:	e008      	b.n	8003d0e <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
 8003cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003cfe:	4a12      	ldr	r2, [pc, #72]	@ (8003d48 <SystemCoreClockUpdate+0xc8>)
 8003d00:	601a      	str	r2, [r3, #0]
    break;
 8003d02:	e004      	b.n	8003d0e <SystemCoreClockUpdate+0x8e>

  default:
    SystemCoreClock = 0xFFFFFFFFu;
 8003d04:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003d06:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0a:	601a      	str	r2, [r3, #0]
    break;
 8003d0c:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d38 <SystemCoreClockUpdate+0xb8>)
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	4a0d      	ldr	r2, [pc, #52]	@ (8003d4c <SystemCoreClockUpdate+0xcc>)
 8003d18:	5cd3      	ldrb	r3, [r2, r3]
 8003d1a:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8003d1c:	4b07      	ldr	r3, [pc, #28]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	fa22 f303 	lsr.w	r3, r2, r3
 8003d26:	4a05      	ldr	r2, [pc, #20]	@ (8003d3c <SystemCoreClockUpdate+0xbc>)
 8003d28:	6013      	str	r3, [r2, #0]
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	40030c00 	.word	0x40030c00
 8003d3c:	20000010 	.word	0x20000010
 8003d40:	016e3600 	.word	0x016e3600
 8003d44:	05b8d800 	.word	0x05b8d800
 8003d48:	00f42400 	.word	0x00f42400
 8003d4c:	0800a9ec 	.word	0x0800a9ec

08003d50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8003d50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003d88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d54:	f7ff ff82 	bl	8003c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003d58:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003d5a:	e003      	b.n	8003d64 <LoopCopyDataInit>

08003d5c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d8c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003d5e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003d60:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003d62:	3104      	adds	r1, #4

08003d64 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003d64:	480a      	ldr	r0, [pc, #40]	@ (8003d90 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003d66:	4b0b      	ldr	r3, [pc, #44]	@ (8003d94 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003d68:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003d6a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003d6c:	d3f6      	bcc.n	8003d5c <CopyDataInit>
	ldr	r2, =_sbss
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d98 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003d70:	e002      	b.n	8003d78 <LoopFillZerobss>

08003d72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003d72:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003d74:	f842 3b04 	str.w	r3, [r2], #4

08003d78 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003d78:	4b08      	ldr	r3, [pc, #32]	@ (8003d9c <LoopForever+0x16>)
	cmp	r2, r3
 8003d7a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003d7c:	d3f9      	bcc.n	8003d72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003d7e:	f004 fb67 	bl	8008450 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003d82:	f7ff fb8f 	bl	80034a4 <main>

08003d86 <LoopForever>:

LoopForever:
    b LoopForever
 8003d86:	e7fe      	b.n	8003d86 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003d88:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8003d8c:	0800adbc 	.word	0x0800adbc
	ldr	r0, =_sdata
 8003d90:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003d94:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 8003d98:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 8003d9c:	20000d24 	.word	0x20000d24

08003da0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003da0:	e7fe      	b.n	8003da0 <ADC1_IRQHandler>
	...

08003da4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003da8:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <HAL_Init+0x3c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a0c      	ldr	r2, [pc, #48]	@ (8003de0 <HAL_Init+0x3c>)
 8003dae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003db4:	2003      	movs	r0, #3
 8003db6:	f000 f984 	bl	80040c2 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 8003dba:	f7ff ff61 	bl	8003c80 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003dbe:	2004      	movs	r0, #4
 8003dc0:	f000 f9d4 	bl	800416c <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on MSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003dc4:	200f      	movs	r0, #15
 8003dc6:	f000 f80d 	bl	8003de4 <HAL_InitTick>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e002      	b.n	8003dda <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003dd4:	f7ff fd64 	bl	80038a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	40022000 	.word	0x40022000

08003de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003df0:	4b36      	ldr	r3, [pc, #216]	@ (8003ecc <HAL_InitTick+0xe8>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e062      	b.n	8003ec2 <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003dfc:	4b34      	ldr	r3, [pc, #208]	@ (8003ed0 <HAL_InitTick+0xec>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d10c      	bne.n	8003e22 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003e08:	4b32      	ldr	r3, [pc, #200]	@ (8003ed4 <HAL_InitTick+0xf0>)
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8003ecc <HAL_InitTick+0xe8>)
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	4619      	mov	r1, r3
 8003e12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1e:	60fb      	str	r3, [r7, #12]
 8003e20:	e03d      	b.n	8003e9e <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 8003e22:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed8 <HAL_InitTick+0xf4>)
 8003e24:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003e28:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003e2c:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e34:	d025      	beq.n	8003e82 <HAL_InitTick+0x9e>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e3c:	d82e      	bhi.n	8003e9c <HAL_InitTick+0xb8>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d004      	beq.n	8003e4e <HAL_InitTick+0x6a>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e4a:	d00d      	beq.n	8003e68 <HAL_InitTick+0x84>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;

      default:
        /* Nothing to do */
        break;
 8003e4c:	e026      	b.n	8003e9c <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003e4e:	4b21      	ldr	r3, [pc, #132]	@ (8003ed4 <HAL_InitTick+0xf0>)
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ecc <HAL_InitTick+0xe8>)
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	4619      	mov	r1, r3
 8003e58:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003e5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e64:	60fb      	str	r3, [r7, #12]
        break;
 8003e66:	e01a      	b.n	8003e9e <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003e68:	4b18      	ldr	r3, [pc, #96]	@ (8003ecc <HAL_InitTick+0xe8>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e72:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e76:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e7e:	60fb      	str	r3, [r7, #12]
        break;
 8003e80:	e00d      	b.n	8003e9e <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003e82:	4b12      	ldr	r3, [pc, #72]	@ (8003ecc <HAL_InitTick+0xe8>)
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	461a      	mov	r2, r3
 8003e88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e90:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e98:	60fb      	str	r3, [r7, #12]
        break;
 8003e9a:	e000      	b.n	8003e9e <HAL_InitTick+0xba>
        break;
 8003e9c:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f942 	bl	8004128 <HAL_SYSTICK_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e009      	b.n	8003ec2 <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb6:	f000 f90f 	bl	80040d8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003eba:	4a08      	ldr	r2, [pc, #32]	@ (8003edc <HAL_InitTick+0xf8>)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000018 	.word	0x20000018
 8003ed0:	e000e010 	.word	0xe000e010
 8003ed4:	20000010 	.word	0x20000010
 8003ed8:	40030c00 	.word	0x40030c00
 8003edc:	20000014 	.word	0x20000014

08003ee0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <HAL_IncTick+0x20>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <HAL_IncTick+0x24>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4413      	add	r3, r2
 8003ef0:	4a04      	ldr	r2, [pc, #16]	@ (8003f04 <HAL_IncTick+0x24>)
 8003ef2:	6013      	str	r3, [r2, #0]
}
 8003ef4:	bf00      	nop
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	20000018 	.word	0x20000018
 8003f04:	20000bd4 	.word	0x20000bd4

08003f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f0c:	4b03      	ldr	r3, [pc, #12]	@ (8003f1c <HAL_GetTick+0x14>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20000bd4 	.word	0x20000bd4

08003f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f28:	f7ff ffee 	bl	8003f08 <HAL_GetTick>
 8003f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f38:	d005      	beq.n	8003f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f64 <HAL_Delay+0x44>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f46:	bf00      	nop
 8003f48:	f7ff ffde 	bl	8003f08 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d8f7      	bhi.n	8003f48 <HAL_Delay+0x28>
  {
  }
}
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20000018 	.word	0x20000018

08003f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f78:	4b0c      	ldr	r3, [pc, #48]	@ (8003fac <__NVIC_SetPriorityGrouping+0x44>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f84:	4013      	ands	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f9a:	4a04      	ldr	r2, [pc, #16]	@ (8003fac <__NVIC_SetPriorityGrouping+0x44>)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	60d3      	str	r3, [r2, #12]
}
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	e000ed00 	.word	0xe000ed00

08003fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fb4:	4b04      	ldr	r3, [pc, #16]	@ (8003fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	f003 0307 	and.w	r3, r3, #7
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	db0b      	blt.n	8003ff6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fde:	79fb      	ldrb	r3, [r7, #7]
 8003fe0:	f003 021f 	and.w	r2, r3, #31
 8003fe4:	4907      	ldr	r1, [pc, #28]	@ (8004004 <__NVIC_EnableIRQ+0x38>)
 8003fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	2001      	movs	r0, #1
 8003fee:	fa00 f202 	lsl.w	r2, r0, r2
 8003ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	e000e100 	.word	0xe000e100

08004008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	6039      	str	r1, [r7, #0]
 8004012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	db0a      	blt.n	8004032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	490c      	ldr	r1, [pc, #48]	@ (8004054 <__NVIC_SetPriority+0x4c>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	0112      	lsls	r2, r2, #4
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	440b      	add	r3, r1
 800402c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004030:	e00a      	b.n	8004048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	b2da      	uxtb	r2, r3
 8004036:	4908      	ldr	r1, [pc, #32]	@ (8004058 <__NVIC_SetPriority+0x50>)
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	3b04      	subs	r3, #4
 8004040:	0112      	lsls	r2, r2, #4
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	440b      	add	r3, r1
 8004046:	761a      	strb	r2, [r3, #24]
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	e000e100 	.word	0xe000e100
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800405c:	b480      	push	{r7}
 800405e:	b089      	sub	sp, #36	@ 0x24
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f1c3 0307 	rsb	r3, r3, #7
 8004076:	2b04      	cmp	r3, #4
 8004078:	bf28      	it	cs
 800407a:	2304      	movcs	r3, #4
 800407c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3304      	adds	r3, #4
 8004082:	2b06      	cmp	r3, #6
 8004084:	d902      	bls.n	800408c <NVIC_EncodePriority+0x30>
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	3b03      	subs	r3, #3
 800408a:	e000      	b.n	800408e <NVIC_EncodePriority+0x32>
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	f04f 32ff 	mov.w	r2, #4294967295
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	401a      	ands	r2, r3
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040a4:	f04f 31ff 	mov.w	r1, #4294967295
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	fa01 f303 	lsl.w	r3, r1, r3
 80040ae:	43d9      	mvns	r1, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b4:	4313      	orrs	r3, r2
         );
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3724      	adds	r7, #36	@ 0x24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7ff ff4c 	bl	8003f68 <__NVIC_SetPriorityGrouping>
}
 80040d0:	bf00      	nop
 80040d2:	3708      	adds	r7, #8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	4603      	mov	r3, r0
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
 80040e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 80040e6:	f7ff ff63 	bl	8003fb0 <__NVIC_GetPriorityGrouping>
 80040ea:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	68b9      	ldr	r1, [r7, #8]
 80040f0:	6978      	ldr	r0, [r7, #20]
 80040f2:	f7ff ffb3 	bl	800405c <NVIC_EncodePriority>
 80040f6:	4602      	mov	r2, r0
 80040f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040fc:	4611      	mov	r1, r2
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff ff82 	bl	8004008 <__NVIC_SetPriority>
}
 8004104:	bf00      	nop
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32u3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	4603      	mov	r3, r0
 8004114:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff ff56 	bl	8003fcc <__NVIC_EnableIRQ>
}
 8004120:	bf00      	nop
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3b01      	subs	r3, #1
 8004134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004138:	d301      	bcc.n	800413e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800413a:	2301      	movs	r3, #1
 800413c:	e00d      	b.n	800415a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800413e:	4a0a      	ldr	r2, [pc, #40]	@ (8004168 <HAL_SYSTICK_Config+0x40>)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3b01      	subs	r3, #1
 8004144:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004146:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <HAL_SYSTICK_Config+0x40>)
 8004148:	2200      	movs	r2, #0
 800414a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800414c:	4b06      	ldr	r3, [pc, #24]	@ (8004168 <HAL_SYSTICK_Config+0x40>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a05      	ldr	r2, [pc, #20]	@ (8004168 <HAL_SYSTICK_Config+0x40>)
 8004152:	f043 0303 	orr.w	r3, r3, #3
 8004156:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	e000e010 	.word	0xe000e010

0800416c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b04      	cmp	r3, #4
 8004178:	d844      	bhi.n	8004204 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	080041a3 	.word	0x080041a3
 8004184:	080041c1 	.word	0x080041c1
 8004188:	080041e3 	.word	0x080041e3
 800418c:	08004205 	.word	0x08004205
 8004190:	08004195 	.word	0x08004195
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004194:	4b1f      	ldr	r3, [pc, #124]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a1e      	ldr	r2, [pc, #120]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800419a:	f043 0304 	orr.w	r3, r3, #4
 800419e:	6013      	str	r3, [r2, #0]
      break;
 80041a0:	e031      	b.n	8004206 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80041a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041a8:	f023 0304 	bic.w	r3, r3, #4
 80041ac:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80041ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041b0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80041b4:	4a18      	ldr	r2, [pc, #96]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041b6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041ba:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 80041be:	e022      	b.n	8004206 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80041c0:	4b14      	ldr	r3, [pc, #80]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a13      	ldr	r2, [pc, #76]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041c6:	f023 0304 	bic.w	r3, r3, #4
 80041ca:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80041cc:	4b12      	ldr	r3, [pc, #72]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80041d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041d6:	4a10      	ldr	r2, [pc, #64]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041dc:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 80041e0:	e011      	b.n	8004206 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80041e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004214 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80041e8:	f023 0304 	bic.w	r3, r3, #4
 80041ec:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80041ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80041f4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041f8:	4a07      	ldr	r2, [pc, #28]	@ (8004218 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80041fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041fe:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 8004202:	e000      	b.n	8004206 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004204:	bf00      	nop
  }
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	e000e010 	.word	0xe000e010
 8004218:	40030c00 	.word	0x40030c00

0800421c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004226:	2300      	movs	r3, #0
 8004228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800422a:	e162      	b.n	80044f2 <HAL_GPIO_Init+0x2d6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	2101      	movs	r1, #1
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	fa01 f303 	lsl.w	r3, r1, r3
 8004238:	4013      	ands	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 8154 	beq.w	80044ec <HAL_GPIO_Init+0x2d0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f003 0303 	and.w	r3, r3, #3
 800424c:	2b01      	cmp	r3, #1
 800424e:	d005      	beq.n	800425c <HAL_GPIO_Init+0x40>
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f003 0303 	and.w	r3, r3, #3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d130      	bne.n	80042be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	2203      	movs	r2, #3
 8004268:	fa02 f303 	lsl.w	r3, r2, r3
 800426c:	43db      	mvns	r3, r3
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	4013      	ands	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	4313      	orrs	r3, r2
 8004284:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004292:	2201      	movs	r2, #1
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43db      	mvns	r3, r3
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	4013      	ands	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	091b      	lsrs	r3, r3, #4
 80042a8:	f003 0201 	and.w	r2, r3, #1
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d109      	bne.n	80042de <HAL_GPIO_Init+0xc2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d11b      	bne.n	800430e <HAL_GPIO_Init+0xf2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d017      	beq.n	800430e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	2203      	movs	r2, #3
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4013      	ands	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d123      	bne.n	8004362 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	08da      	lsrs	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3208      	adds	r2, #8
 8004322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004326:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	220f      	movs	r2, #15
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43db      	mvns	r3, r3
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	08da      	lsrs	r2, r3, #3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3208      	adds	r2, #8
 800435c:	6939      	ldr	r1, [r7, #16]
 800435e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	2203      	movs	r2, #3
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 0203 	and.w	r2, r3, #3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 80a4 	beq.w	80044ec <HAL_GPIO_Init+0x2d0>
      {
        temp = EXTI->EXTICR[position >> 2U];
 80043a4:	4a5a      	ldr	r2, [pc, #360]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	089b      	lsrs	r3, r3, #2
 80043aa:	3318      	adds	r3, #24
 80043ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f003 0303 	and.w	r3, r3, #3
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	220f      	movs	r2, #15
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4013      	ands	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a52      	ldr	r2, [pc, #328]	@ (8004514 <HAL_GPIO_Init+0x2f8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d025      	beq.n	800441c <HAL_GPIO_Init+0x200>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a51      	ldr	r2, [pc, #324]	@ (8004518 <HAL_GPIO_Init+0x2fc>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d01f      	beq.n	8004418 <HAL_GPIO_Init+0x1fc>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a50      	ldr	r2, [pc, #320]	@ (800451c <HAL_GPIO_Init+0x300>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d019      	beq.n	8004414 <HAL_GPIO_Init+0x1f8>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a4f      	ldr	r2, [pc, #316]	@ (8004520 <HAL_GPIO_Init+0x304>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d013      	beq.n	8004410 <HAL_GPIO_Init+0x1f4>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a4e      	ldr	r2, [pc, #312]	@ (8004524 <HAL_GPIO_Init+0x308>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d00d      	beq.n	800440c <HAL_GPIO_Init+0x1f0>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a4d      	ldr	r2, [pc, #308]	@ (8004528 <HAL_GPIO_Init+0x30c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d007      	beq.n	8004408 <HAL_GPIO_Init+0x1ec>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a4c      	ldr	r2, [pc, #304]	@ (800452c <HAL_GPIO_Init+0x310>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d101      	bne.n	8004404 <HAL_GPIO_Init+0x1e8>
 8004400:	2307      	movs	r3, #7
 8004402:	e00c      	b.n	800441e <HAL_GPIO_Init+0x202>
 8004404:	2310      	movs	r3, #16
 8004406:	e00a      	b.n	800441e <HAL_GPIO_Init+0x202>
 8004408:	2306      	movs	r3, #6
 800440a:	e008      	b.n	800441e <HAL_GPIO_Init+0x202>
 800440c:	2304      	movs	r3, #4
 800440e:	e006      	b.n	800441e <HAL_GPIO_Init+0x202>
 8004410:	2303      	movs	r3, #3
 8004412:	e004      	b.n	800441e <HAL_GPIO_Init+0x202>
 8004414:	2302      	movs	r3, #2
 8004416:	e002      	b.n	800441e <HAL_GPIO_Init+0x202>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <HAL_GPIO_Init+0x202>
 800441c:	2300      	movs	r3, #0
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	f002 0203 	and.w	r2, r2, #3
 8004424:	00d2      	lsls	r2, r2, #3
 8004426:	4093      	lsls	r3, r2
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	4313      	orrs	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 800442e:	4938      	ldr	r1, [pc, #224]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	089b      	lsrs	r3, r3, #2
 8004434:	3318      	adds	r3, #24
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800443c:	4b34      	ldr	r3, [pc, #208]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 800443e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	43db      	mvns	r3, r3
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004462:	4a2b      	ldr	r2, [pc, #172]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800446a:	4b29      	ldr	r3, [pc, #164]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 800446c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	43db      	mvns	r3, r3
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4013      	ands	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004490:	4a1f      	ldr	r2, [pc, #124]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004498:	4b1d      	ldr	r3, [pc, #116]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	43db      	mvns	r3, r3
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	4013      	ands	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044bc:	4a14      	ldr	r2, [pc, #80]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80044c2:	4b13      	ldr	r3, [pc, #76]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43db      	mvns	r3, r3
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x2ca>
        {
          temp |= iocurrent;
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80044e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004510 <HAL_GPIO_Init+0x2f4>)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	3301      	adds	r3, #1
 80044f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f47f ae95 	bne.w	800422c <HAL_GPIO_Init+0x10>
  }
}
 8004502:	bf00      	nop
 8004504:	bf00      	nop
 8004506:	371c      	adds	r7, #28
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	40032000 	.word	0x40032000
 8004514:	42020000 	.word	0x42020000
 8004518:	42020400 	.word	0x42020400
 800451c:	42020800 	.word	0x42020800
 8004520:	42020c00 	.word	0x42020c00
 8004524:	42021000 	.word	0x42021000
 8004528:	42021800 	.word	0x42021800
 800452c:	42021c00 	.word	0x42021c00

08004530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	807b      	strh	r3, [r7, #2]
 800453c:	4613      	mov	r3, r2
 800453e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004540:	787b      	ldrb	r3, [r7, #1]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004546:	887a      	ldrh	r2, [r7, #2]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800454c:	e002      	b.n	8004554 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800454e:	887a      	ldrh	r2, [r7, #2]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00U)
 800456a:	4b0f      	ldr	r3, [pc, #60]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d006      	beq.n	8004584 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004576:	4a0c      	ldr	r2, [pc, #48]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800457c:	88fb      	ldrh	r3, [r7, #6]
 800457e:	4618      	mov	r0, r3
 8004580:	f000 f814 	bl	80045ac <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00U)
 8004584:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	4013      	ands	r3, r2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d006      	beq.n	800459e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004590:	4a05      	ldr	r2, [pc, #20]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8004592:	88fb      	ldrh	r3, [r7, #6]
 8004594:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	4618      	mov	r0, r3
 800459a:	f7ff f96d 	bl	8003878 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800459e:	bf00      	nop
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40032000 	.word	0x40032000

080045ac <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
	...

080045c4 <HAL_PWREx_ControlVoltageScaling>:
  * @note   Before moving to voltage scaling 2, it is mandatory to ensure that
  *         the system frequency is equal or below 16 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Set voltage scaling level */
  vosr = (PWR->VOSR & ~(PWR_VOSR_R2EN | PWR_VOSR_R1EN));
 80045cc:	4b19      	ldr	r3, [pc, #100]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f023 0303 	bic.w	r3, r3, #3
 80045d4:	60bb      	str	r3, [r7, #8]
  vosr |= VoltageScaling;
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4313      	orrs	r3, r2
 80045dc:	60bb      	str	r3, [r7, #8]
  PWR->VOSR = vosr;
 80045de:	4a15      	ldr	r2, [pc, #84]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	60d3      	str	r3, [r2, #12]

  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80045e4:	4b14      	ldr	r3, [pc, #80]	@ (8004638 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2232      	movs	r2, #50	@ 0x32
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	4a13      	ldr	r2, [pc, #76]	@ (800463c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80045f0:	fba2 2303 	umull	r2, r3, r2, r3
 80045f4:	0c9b      	lsrs	r3, r3, #18
 80045f6:	3301      	adds	r3, #1
 80045f8:	60fb      	str	r3, [r7, #12]

  /* store expected ready flag */
  vosr = (VoltageScaling << (PWR_VOSR_R1RDY_Pos - PWR_VOSR_R1EN_Pos));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	041b      	lsls	r3, r3, #16
 80045fe:	60bb      	str	r3, [r7, #8]

  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 8004600:	e002      	b.n	8004608 <HAL_PWREx_ControlVoltageScaling+0x44>
  {
    timeout--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	3b01      	subs	r3, #1
 8004606:	60fb      	str	r3, [r7, #12]
  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 8004608:	4b0a      	ldr	r3, [pc, #40]	@ (8004634 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800460a:	68da      	ldr	r2, [r3, #12]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4013      	ands	r3, r2
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	429a      	cmp	r2, r3
 8004614:	d002      	beq.n	800461c <HAL_PWREx_ControlVoltageScaling+0x58>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1f2      	bne.n	8004602 <HAL_PWREx_ControlVoltageScaling+0x3e>
  }

  /* Check time out */
  if (timeout == 0U)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d101      	bne.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x62>
  {
    return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e000      	b.n	8004628 <HAL_PWREx_ControlVoltageScaling+0x64>
  }
  else
  {
    return HAL_OK;
 8004626:	2300      	movs	r3, #0
  }
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr
 8004634:	40030800 	.word	0x40030800
 8004638:	20000010 	.word	0x20000010
 800463c:	431bde83 	.word	0x431bde83

08004640 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b088      	sub	sp, #32
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t sysclksrc;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d101      	bne.n	8004652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e340      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004652:	4b98      	ldr	r3, [pc, #608]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	f003 030c 	and.w	r3, r3, #12
 800465a:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) != 0x00u)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 80ad 	beq.w	80047c4 <HAL_RCC_OscConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock source, it is not allowed to be disabled */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	2b08      	cmp	r3, #8
 800466e:	d106      	bne.n	800467e <HAL_RCC_OscConfig+0x3e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	f040 80a5 	bne.w	80047c4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e32a      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d04f      	beq.n	8004726 <HAL_RCC_OscConfig+0xe6>
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800468e:	d106      	bne.n	800469e <HAL_RCC_OscConfig+0x5e>
 8004690:	4b88      	ldr	r3, [pc, #544]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a87      	ldr	r2, [pc, #540]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800469a:	6013      	str	r3, [r2, #0]
 800469c:	e02f      	b.n	80046fe <HAL_RCC_OscConfig+0xbe>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046a6:	d10c      	bne.n	80046c2 <HAL_RCC_OscConfig+0x82>
 80046a8:	4b82      	ldr	r3, [pc, #520]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a81      	ldr	r2, [pc, #516]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046b2:	6013      	str	r3, [r2, #0]
 80046b4:	4b7f      	ldr	r3, [pc, #508]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a7e      	ldr	r2, [pc, #504]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	e01d      	b.n	80046fe <HAL_RCC_OscConfig+0xbe>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80046ca:	d10c      	bne.n	80046e6 <HAL_RCC_OscConfig+0xa6>
 80046cc:	4b79      	ldr	r3, [pc, #484]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a78      	ldr	r2, [pc, #480]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046d2:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 80046d6:	6013      	str	r3, [r2, #0]
 80046d8:	4b76      	ldr	r3, [pc, #472]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a75      	ldr	r2, [pc, #468]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	e00b      	b.n	80046fe <HAL_RCC_OscConfig+0xbe>
 80046e6:	4b73      	ldr	r3, [pc, #460]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a72      	ldr	r2, [pc, #456]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	4b70      	ldr	r3, [pc, #448]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a6f      	ldr	r2, [pc, #444]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80046f8:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 80046fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fe:	f7ff fc03 	bl	8003f08 <HAL_GetTick>
 8004702:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004704:	e008      	b.n	8004718 <HAL_RCC_OscConfig+0xd8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004706:	f7ff fbff 	bl	8003f08 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b64      	cmp	r3, #100	@ 0x64
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0xd8>
          {
            return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e2dd      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004718:	4b66      	ldr	r3, [pc, #408]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0f0      	beq.n	8004706 <HAL_RCC_OscConfig+0xc6>
 8004724:	e04e      	b.n	80047c4 <HAL_RCC_OscConfig+0x184>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800472e:	d106      	bne.n	800473e <HAL_RCC_OscConfig+0xfe>
 8004730:	4b60      	ldr	r3, [pc, #384]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a5f      	ldr	r2, [pc, #380]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	e02f      	b.n	800479e <HAL_RCC_OscConfig+0x15e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004746:	d10c      	bne.n	8004762 <HAL_RCC_OscConfig+0x122>
 8004748:	4b5a      	ldr	r3, [pc, #360]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a59      	ldr	r2, [pc, #356]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800474e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	4b57      	ldr	r3, [pc, #348]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a56      	ldr	r2, [pc, #344]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800475a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	e01d      	b.n	800479e <HAL_RCC_OscConfig+0x15e>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800476a:	d10c      	bne.n	8004786 <HAL_RCC_OscConfig+0x146>
 800476c:	4b51      	ldr	r3, [pc, #324]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a50      	ldr	r2, [pc, #320]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004772:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	4b4e      	ldr	r3, [pc, #312]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a4d      	ldr	r2, [pc, #308]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	e00b      	b.n	800479e <HAL_RCC_OscConfig+0x15e>
 8004786:	4b4b      	ldr	r3, [pc, #300]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a4a      	ldr	r2, [pc, #296]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800478c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b48      	ldr	r3, [pc, #288]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a47      	ldr	r2, [pc, #284]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004798:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 800479c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479e:	f7ff fbb3 	bl	8003f08 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a6:	f7ff fbaf 	bl	8003f08 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b64      	cmp	r3, #100	@ 0x64
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e28d      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047b8:	4b3e      	ldr	r3, [pc, #248]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1f0      	bne.n	80047a6 <HAL_RCC_OscConfig+0x166>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) != 0x00u)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d054      	beq.n	800487a <HAL_RCC_OscConfig+0x23a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	d110      	bne.n	80047f8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e278      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	041b      	lsls	r3, r3, #16
 80047f0:	4930      	ldr	r1, [pc, #192]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	610b      	str	r3, [r1, #16]
 80047f6:	e040      	b.n	800487a <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d023      	beq.n	8004848 <HAL_RCC_OscConfig+0x208>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004800:	4b2c      	ldr	r3, [pc, #176]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a2b      	ldr	r2, [pc, #172]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004806:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800480a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7ff fb7c 	bl	8003f08 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x1e6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004814:	f7ff fb78 	bl	8003f08 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e256      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004826:	4b23      	ldr	r3, [pc, #140]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0f0      	beq.n	8004814 <HAL_RCC_OscConfig+0x1d4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004832:	4b20      	ldr	r3, [pc, #128]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	041b      	lsls	r3, r3, #16
 8004840:	491c      	ldr	r1, [pc, #112]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004842:	4313      	orrs	r3, r2
 8004844:	610b      	str	r3, [r1, #16]
 8004846:	e018      	b.n	800487a <HAL_RCC_OscConfig+0x23a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004848:	4b1a      	ldr	r3, [pc, #104]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 800484e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004854:	f7ff fb58 	bl	8003f08 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800485c:	f7ff fb54 	bl	8003f08 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b02      	cmp	r3, #2
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e232      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800486e:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f0      	bne.n	800485c <HAL_RCC_OscConfig+0x21c>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) != 0x00u)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0310 	and.w	r3, r3, #16
 8004882:	2b00      	cmp	r3, #0
 8004884:	d038      	beq.n	80048f8 <HAL_RCC_OscConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d01b      	beq.n	80048c6 <HAL_RCC_OscConfig+0x286>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800488e:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a08      	ldr	r2, [pc, #32]	@ (80048b4 <HAL_RCC_OscConfig+0x274>)
 8004894:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004898:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489a:	f7ff fb35 	bl	8003f08 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80048a0:	e00a      	b.n	80048b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048a2:	f7ff fb31 	bl	8003f08 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d903      	bls.n	80048b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e20f      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
 80048b4:	40030c00 	.word	0x40030c00
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80048b8:	4ba0      	ldr	r3, [pc, #640]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0ee      	beq.n	80048a2 <HAL_RCC_OscConfig+0x262>
 80048c4:	e018      	b.n	80048f8 <HAL_RCC_OscConfig+0x2b8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80048c6:	4b9d      	ldr	r3, [pc, #628]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a9c      	ldr	r2, [pc, #624]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80048cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048d0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d2:	f7ff fb19 	bl	8003f08 <HAL_GetTick>
 80048d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048d8:	e008      	b.n	80048ec <HAL_RCC_OscConfig+0x2ac>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048da:	f7ff fb15 	bl	8003f08 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x2ac>
        {
          return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e1f3      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80048ec:	4b93      	ldr	r3, [pc, #588]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1f0      	bne.n	80048da <HAL_RCC_OscConfig+0x29a>
    }
  }


  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) != 0x00u)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 80a7 	beq.w	8004a54 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004906:	2300      	movs	r3, #0
 8004908:	76fb      	strb	r3, [r7, #27]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 800490a:	4b8c      	ldr	r3, [pc, #560]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 800490c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	d110      	bne.n	800493a <HAL_RCC_OscConfig+0x2fa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004918:	4b88      	ldr	r3, [pc, #544]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 800491a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800491e:	4a87      	ldr	r2, [pc, #540]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004920:	f043 0304 	orr.w	r3, r3, #4
 8004924:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004928:	4b84      	ldr	r3, [pc, #528]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 800492a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800492e:	f003 0304 	and.w	r3, r3, #4
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004936:	2301      	movs	r3, #1
 8004938:	76fb      	strb	r3, [r7, #27]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800493a:	4b81      	ldr	r3, [pc, #516]	@ (8004b40 <HAL_RCC_OscConfig+0x500>)
 800493c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493e:	4a80      	ldr	r2, [pc, #512]	@ (8004b40 <HAL_RCC_OscConfig+0x500>)
 8004940:	f043 0301 	orr.w	r3, r3, #1
 8004944:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d051      	beq.n	80049f2 <HAL_RCC_OscConfig+0x3b2>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR & ~RCC_BDCR_LSESYSEN);
 800494e:	4b7b      	ldr	r3, [pc, #492]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004950:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004954:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004958:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	4313      	orrs	r3, r2
 8004962:	61fb      	str	r3, [r7, #28]
      RCC->BDCR = tmpreg1;
 8004964:	4a75      	ldr	r2, [pc, #468]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496c:	f7ff facc 	bl	8003f08 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004972:	e00a      	b.n	800498a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004974:	f7ff fac8 	bl	8003f08 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e1a4      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800498a:	4b6c      	ldr	r3, [pc, #432]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 800498c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0ed      	beq.n	8004974 <HAL_RCC_OscConfig+0x334>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01e      	beq.n	80049e2 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80049a4:	e00a      	b.n	80049bc <HAL_RCC_OscConfig+0x37c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049a6:	f7ff faaf 	bl	8003f08 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d901      	bls.n	80049bc <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e18b      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80049bc:	4b5f      	ldr	r3, [pc, #380]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80049be:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80049c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0ed      	beq.n	80049a6 <HAL_RCC_OscConfig+0x366>
 80049ca:	e038      	b.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049cc:	f7ff fa9c 	bl	8003f08 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e178      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80049e2:	4b56      	ldr	r3, [pc, #344]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80049e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80049e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1ed      	bne.n	80049cc <HAL_RCC_OscConfig+0x38c>
 80049f0:	e025      	b.n	8004a3e <HAL_RCC_OscConfig+0x3fe>
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEON | RCC_BDCR_LSESYSEN));
 80049f2:	4b52      	ldr	r3, [pc, #328]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80049f4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80049f8:	4a50      	ldr	r2, [pc, #320]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 80049fa:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 80049fe:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004a02:	4b4e      	ldr	r3, [pc, #312]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a04:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004a08:	4a4c      	ldr	r2, [pc, #304]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a0a:	f023 0304 	bic.w	r3, r3, #4
 8004a0e:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a12:	f7ff fa79 	bl	8003f08 <HAL_GetTick>
 8004a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a18:	e00a      	b.n	8004a30 <HAL_RCC_OscConfig+0x3f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a1a:	f7ff fa75 	bl	8003f08 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d901      	bls.n	8004a30 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e151      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a30:	4b42      	ldr	r3, [pc, #264]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a32:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1ed      	bne.n	8004a1a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a3e:	7efb      	ldrb	r3, [r7, #27]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d107      	bne.n	8004a54 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a44:	4b3d      	ldr	r3, [pc, #244]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a4a:	4a3c      	ldr	r2, [pc, #240]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a4c:	f023 0304 	bic.w	r3, r3, #4
 8004a50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) != 0x00u)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d078      	beq.n	8004b52 <HAL_RCC_OscConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Get CSR register value */
    tmpreg1 = RCC->CSR;
 8004a60:	4b36      	ldr	r3, [pc, #216]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a62:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004a66:	61fb      	str	r3, [r7, #28]

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d050      	beq.n	8004b12 <HAL_RCC_OscConfig+0x4d2>
    {
      /* Check LSI division factor */
      assert_param(IS_RCC_LSI_DIV(RCC_OscInitStruct->LSIDiv));

      /* Check is LSIDiv is requested to be changed and LSI is already ON */
      if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_CSR_LSIPREDIV)) && ((tmpreg1 & RCC_CSR_LSIRDY) != 0x00u))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	69da      	ldr	r2, [r3, #28]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f003 0304 	and.w	r3, r3, #4
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d023      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x486>
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d01e      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x486>
      {
        /* Disable LSI (end clear ready bit from tmpreg to avoid its propagation below) */
        tmpreg1 &= ~(RCC_CSR_LSION | RCC_CSR_LSIRDY);
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	f023 0303 	bic.w	r3, r3, #3
 8004a8e:	61fb      	str	r3, [r7, #28]
        RCC->CSR = tmpreg1;
 8004a90:	4a2a      	ldr	r2, [pc, #168]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a98:	f7ff fa36 	bl	8003f08 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x472>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aa0:	f7ff fa32 	bl	8003f08 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b14      	cmp	r3, #20
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x472>
          {
            /* LSI may be forced ON by IWDG */
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e110      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8004ab2:	4b22      	ldr	r3, [pc, #136]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004ab4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004ab8:	f003 0302 	and.w	r3, r3, #2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1ef      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x460>
          }
        }
        /* Wait at least a half of LSI clock period before applying the new LSI prediv value */
        HAL_Delay(1);
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	f7ff fa2d 	bl	8003f20 <HAL_Delay>
      }

      /* Set LSI division factor */
      tmpreg1 &= ~RCC_CSR_LSIPREDIV;
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f023 0304 	bic.w	r3, r3, #4
 8004acc:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	69fa      	ldr	r2, [r7, #28]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	61fb      	str	r3, [r7, #28]

      /* Enable  LSI */
      tmpreg1 |= RCC_CSR_LSION;
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	f043 0301 	orr.w	r3, r3, #1
 8004ade:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8004ae0:	4a16      	ldr	r2, [pc, #88]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae8:	f7ff fa0e 	bl	8003f08 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x4c2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004af0:	f7ff fa0a 	bl	8003f08 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b14      	cmp	r3, #20
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e0e8      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8004b02:	4b0e      	ldr	r3, [pc, #56]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004b04:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0ef      	beq.n	8004af0 <HAL_RCC_OscConfig+0x4b0>
 8004b10:	e01f      	b.n	8004b52 <HAL_RCC_OscConfig+0x512>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator */
      tmpreg1 &= ~RCC_CSR_LSION;
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	f023 0301 	bic.w	r3, r3, #1
 8004b18:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8004b1a:	4a08      	ldr	r2, [pc, #32]	@ (8004b3c <HAL_RCC_OscConfig+0x4fc>)
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b22:	f7ff f9f1 	bl	8003f08 <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8004b28:	e00c      	b.n	8004b44 <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b2a:	f7ff f9ed 	bl	8003f08 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b14      	cmp	r3, #20
 8004b36:	d905      	bls.n	8004b44 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e0cb      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
 8004b3c:	40030c00 	.word	0x40030c00
 8004b40:	40030800 	.word	0x40030800
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8004b44:	4b65      	ldr	r3, [pc, #404]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004b46:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1eb      	bne.n	8004b2a <HAL_RCC_OscConfig+0x4ea>
      }
    }
  }

  /*------------------------------ MSIS Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIS) != 0x00u)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d068      	beq.n	8004c30 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSISState));

    /* Check if MSIS is asked to be turn off */
    if (RCC_OscInitStruct->MSISState == RCC_MSI_OFF)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10d      	bne.n	8004b82 <HAL_RCC_OscConfig+0x542>
    {
      /* When MSIS is used as system clock it will not be disabled */
      if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_RCC_OscConfig+0x530>
      {
        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0b1      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Disable the MSIS */
        __HAL_RCC_MSIS_DISABLE();
 8004b70:	4b5a      	ldr	r3, [pc, #360]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a59      	ldr	r2, [pc, #356]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004b76:	f023 0301 	bic.w	r3, r3, #1
 8004b7a:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = 0x00u;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e03b      	b.n	8004bfa <HAL_RCC_OscConfig+0x5ba>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSISSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSISDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSISON | RCC_CR_MSISRDY)) == RCC_CR_MSISON)
 8004b82:	4b56      	ldr	r3, [pc, #344]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0305 	and.w	r3, r3, #5
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_RCC_OscConfig+0x552>
      {
        return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e0a0      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIS source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSISSEL | RCC_ICSCR1_MSISDIV);
 8004b92:	4b52      	ldr	r3, [pc, #328]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8004b9a:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | RCC_OscInitStruct->MSISSource | RCC_OscInitStruct->MSISDiv);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bae:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8004bb0:	4a4a      	ldr	r2, [pc, #296]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	6093      	str	r3, [r2, #8]

        /* If MSIS is already selected as system clock, update Systick */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d116      	bne.n	8004bea <HAL_RCC_OscConfig+0x5aa>
        {
          /* Update the SystemCoreClock global variable */
          SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004bbc:	f000 f982 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	4b46      	ldr	r3, [pc, #280]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	4945      	ldr	r1, [pc, #276]	@ (8004ce0 <HAL_RCC_OscConfig+0x6a0>)
 8004bcc:	5ccb      	ldrb	r3, [r1, r3]
 8004bce:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd2:	4a44      	ldr	r2, [pc, #272]	@ (8004ce4 <HAL_RCC_OscConfig+0x6a4>)
 8004bd4:	6013      	str	r3, [r2, #0]

          /* Configure the source of time base considering new system clocks settings*/
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004bd6:	4b44      	ldr	r3, [pc, #272]	@ (8004ce8 <HAL_RCC_OscConfig+0x6a8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7ff f902 	bl	8003de4 <HAL_InitTick>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d007      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e074      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
          }
        }
        else
        {
          /* Enable the MSIS */
          __HAL_RCC_MSIS_ENABLE();
 8004bea:	4b3c      	ldr	r3, [pc, #240]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a3b      	ldr	r2, [pc, #236]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004bf0:	f043 0301 	orr.w	r3, r3, #1
 8004bf4:	6013      	str	r3, [r2, #0]
        }

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSISRDY;
 8004bf6:	2304      	movs	r3, #4
 8004bf8:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bfa:	f7ff f985 	bl	8003f08 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8004c00:	e00f      	b.n	8004c22 <HAL_RCC_OscConfig+0x5e2>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c02:	f7ff f981 	bl	8003f08 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d908      	bls.n	8004c22 <HAL_RCC_OscConfig+0x5e2>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8004c10:	4b32      	ldr	r3, [pc, #200]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	69fa      	ldr	r2, [r7, #28]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d001      	beq.n	8004c22 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e058      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8004c22:	4b2e      	ldr	r3, [pc, #184]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0304 	and.w	r3, r3, #4
 8004c2a:	69fa      	ldr	r2, [r7, #28]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d1e8      	bne.n	8004c02 <HAL_RCC_OscConfig+0x5c2>
      }
    }
  }

  /*------------------------------ MSIK Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) != 0x00u)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d04a      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x692>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIKState));

    /* Check if MSIK is asked to be turn off */
    if (RCC_OscInitStruct->MSIKState == RCC_MSI_OFF)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d108      	bne.n	8004c56 <HAL_RCC_OscConfig+0x616>
    {
      /* Disable the MSIK */
      __HAL_RCC_MSIK_DISABLE();
 8004c44:	4b25      	ldr	r3, [pc, #148]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a24      	ldr	r2, [pc, #144]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c4a:	f023 0308 	bic.w	r3, r3, #8
 8004c4e:	6013      	str	r3, [r2, #0]

      /* Store ready bit value for timeout */
      tmpreg1 = 0x00u;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
 8004c54:	e022      	b.n	8004c9c <HAL_RCC_OscConfig+0x65c>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSIKSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSIKDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSIKON | RCC_CR_MSIKRDY)) == RCC_CR_MSIKON)
 8004c56:	4b21      	ldr	r3, [pc, #132]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0318 	and.w	r3, r3, #24
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d101      	bne.n	8004c66 <HAL_RCC_OscConfig+0x626>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e036      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIK source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSIKSEL | RCC_ICSCR1_MSIKDIV);
 8004c66:	4b1d      	ldr	r3, [pc, #116]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
 8004c6e:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | ((RCC_OscInitStruct->MSIKSource | RCC_OscInitStruct->MSIKDiv) >> (RCC_ICSCR1_MSISSEL_Pos - RCC_ICSCR1_MSIKSEL_Pos)));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	08da      	lsrs	r2, r3, #3
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c84:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8004c86:	4a15      	ldr	r2, [pc, #84]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	6093      	str	r3, [r2, #8]

        /* Enable the MSIK */
        __HAL_RCC_MSIK_ENABLE();
 8004c8c:	4b13      	ldr	r3, [pc, #76]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a12      	ldr	r2, [pc, #72]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004c92:	f043 0308 	orr.w	r3, r3, #8
 8004c96:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSIKRDY;
 8004c98:	2310      	movs	r3, #16
 8004c9a:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c9c:	f7ff f934 	bl	8003f08 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8004ca2:	e00f      	b.n	8004cc4 <HAL_RCC_OscConfig+0x684>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ca4:	f7ff f930 	bl	8003f08 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d908      	bls.n	8004cc4 <HAL_RCC_OscConfig+0x684>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8004cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0310 	and.w	r3, r3, #16
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d001      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x684>
        {
          return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e007      	b.n	8004cd4 <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8004cc4:	4b05      	ldr	r3, [pc, #20]	@ (8004cdc <HAL_RCC_OscConfig+0x69c>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0310 	and.w	r3, r3, #16
 8004ccc:	69fa      	ldr	r2, [r7, #28]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d1e8      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x664>
        }
      }
    }
  }

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3720      	adds	r7, #32
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	40030c00 	.word	0x40030c00
 8004ce0:	0800a9ec 	.word	0x0800a9ec
 8004ce4:	20000010 	.word	0x20000010
 8004ce8:	20000014 	.word	0x20000014

08004cec <HAL_RCC_ClockConfig>:
  * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e0d2      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d00:	4b6b      	ldr	r3, [pc, #428]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 030f 	and.w	r3, r3, #15
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d910      	bls.n	8004d30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0e:	4b68      	ldr	r3, [pc, #416]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f023 020f 	bic.w	r2, r3, #15
 8004d16:	4966      	ldr	r1, [pc, #408]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d1e:	4b64      	ldr	r3, [pc, #400]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 030f 	and.w	r3, r3, #15
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d001      	beq.n	8004d30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e0ba      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d040      	beq.n	8004dbe <HAL_RCC_ClockConfig+0xd2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8004d3c:	4b5d      	ldr	r3, [pc, #372]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	617b      	str	r3, [r7, #20]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d106      	bne.n	8004d58 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the HSE ready flag */
      if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d113      	bne.n	8004d7c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e0a6      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d106      	bne.n	8004d6e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSI ready flag */
      if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d108      	bne.n	8004d7c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e09b      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* MSIS is selected as System Clock Source */
    else
    {
      /* Check the MSIS ready flag */
      if ((tmpreg1 & RCC_CR_MSISRDY) == 0U)
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e094      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	f023 0203 	bic.w	r2, r3, #3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	494a      	ldr	r1, [pc, #296]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d8e:	f7ff f8bb 	bl	8003f08 <HAL_GetTick>
 8004d92:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8004d94:	e00a      	b.n	8004dac <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d96:	f7ff f8b7 	bl	8003f08 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d901      	bls.n	8004dac <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e07c      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8004dac:	4b41      	ldr	r3, [pc, #260]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	f003 020c 	and.w	r2, r3, #12
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d1eb      	bne.n	8004d96 <HAL_RCC_ClockConfig+0xaa>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8004dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <HAL_RCC_ClockConfig+0xfe>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	f023 030f 	bic.w	r3, r3, #15
 8004dda:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8004de6:	2301      	movs	r3, #1
 8004de8:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0304 	and.w	r3, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00a      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfc:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00b      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004e1e:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	011b      	lsls	r3, r3, #4
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d002      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x150>
  {
    RCC->CFGR2 = tmpreg1;
 8004e36:	4a1f      	ldr	r2, [pc, #124]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0310 	and.w	r3, r3, #16
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d003      	beq.n	8004e50 <HAL_RCC_ClockConfig+0x164>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB3CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB3CLKDivider);
 8004e48:	4a1a      	ldr	r2, [pc, #104]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e50:	4b17      	ldr	r3, [pc, #92]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 030f 	and.w	r3, r3, #15
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d210      	bcs.n	8004e80 <HAL_RCC_ClockConfig+0x194>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e5e:	4b14      	ldr	r3, [pc, #80]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f023 020f 	bic.w	r2, r3, #15
 8004e66:	4912      	ldr	r1, [pc, #72]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e6e:	4b10      	ldr	r3, [pc, #64]	@ (8004eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d001      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x194>
    {
      return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e012      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004e80:	f000 f820 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004e84:	4602      	mov	r2, r0
 8004e86:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	490a      	ldr	r1, [pc, #40]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1cc>)
 8004e90:	5ccb      	ldrb	r3, [r1, r3]
 8004e92:	fa22 f303 	lsr.w	r3, r2, r3
 8004e96:	4a09      	ldr	r2, [pc, #36]	@ (8004ebc <HAL_RCC_ClockConfig+0x1d0>)
 8004e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <HAL_RCC_ClockConfig+0x1d4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7fe ffa0 	bl	8003de4 <HAL_InitTick>
 8004ea4:	4603      	mov	r3, r0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40022000 	.word	0x40022000
 8004eb4:	40030c00 	.word	0x40030c00
 8004eb8:	0800a9ec 	.word	0x0800a9ec
 8004ebc:	20000010 	.word	0x20000010
 8004ec0:	20000014 	.word	0x20000014

08004ec4 <HAL_RCC_GetSysClockFreq>:
  * @note   This function can be used by the user application to compute the
  *         baudrate for the communication peripherals or configure other parameters.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
  uint32_t tmpcfgr;
  uint32_t sysclk;

  /* Get SYSCLK source */
  tmpcfgr = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004eca:	4b1e      	ldr	r3, [pc, #120]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x80>)
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f003 030c 	and.w	r3, r3, #12
 8004ed2:	607b      	str	r3, [r7, #4]

  if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b08      	cmp	r3, #8
 8004ed8:	d102      	bne.n	8004ee0 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSE used as system clock source */
    sysclk = HSE_VALUE;
 8004eda:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0x84>)
 8004edc:	603b      	str	r3, [r7, #0]
 8004ede:	e029      	b.n	8004f34 <HAL_RCC_GetSysClockFreq+0x70>
  }
  else if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d102      	bne.n	8004eec <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8004ee6:	4b18      	ldr	r3, [pc, #96]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0x84>)
 8004ee8:	603b      	str	r3, [r7, #0]
 8004eea:	e023      	b.n	8004f34 <HAL_RCC_GetSysClockFreq+0x70>
  }
  else
  {
    /* MSIS used as system clock source. Read ICSR1 register */
    tmpcfgr = RCC->ICSCR1;
 8004eec:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x80>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	607b      	str	r3, [r7, #4]

    /* Check which MSIS Range is selected */
    if ((tmpcfgr & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00d      	beq.n	8004f18 <HAL_RCC_GetSysClockFreq+0x54>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmpcfgr & RCC_ICSCR1_MSISSEL) != 0x00u)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	da02      	bge.n	8004f08 <HAL_RCC_GetSysClockFreq+0x44>
      {
        /* MSI RC1 is selected */
        sysclk = MSIRC1_VALUE;
 8004f02:	4b12      	ldr	r3, [pc, #72]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0x88>)
 8004f04:	603b      	str	r3, [r7, #0]
 8004f06:	e001      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x48>
      }
      else
      {
        /* MSI RC0 is selected */
        sysclk = MSIRC0_VALUE;
 8004f08:	4b11      	ldr	r3, [pc, #68]	@ (8004f50 <HAL_RCC_GetSysClockFreq+0x8c>)
 8004f0a:	603b      	str	r3, [r7, #0]
      }

      /* Get MSIS range */
      tmpcfgr = (tmpcfgr & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	0f5b      	lsrs	r3, r3, #29
 8004f10:	f003 0303 	and.w	r3, r3, #3
 8004f14:	607b      	str	r3, [r7, #4]
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_GetSysClockFreq+0x66>
    }
    else
    {
      /* MSI RC1 is selected */
      sysclk = MSIRC1_VALUE;
 8004f18:	4b0c      	ldr	r3, [pc, #48]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0x88>)
 8004f1a:	603b      	str	r3, [r7, #0]

      /* Get MSIS range */
      tmpcfgr = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8004f1c:	4b09      	ldr	r3, [pc, #36]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x80>)
 8004f1e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004f22:	0b1b      	lsrs	r3, r3, #12
 8004f24:	f003 0303 	and.w	r3, r3, #3
 8004f28:	607b      	str	r3, [r7, #4]
    }

    /* MSIS frequency in HZ*/
    sysclk >>= tmpcfgr;
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f32:	603b      	str	r3, [r7, #0]
  }

  return sysclk;
 8004f34:	683b      	ldr	r3, [r7, #0]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40030c00 	.word	0x40030c00
 8004f48:	00f42400 	.word	0x00f42400
 8004f4c:	016e3600 	.word	0x016e3600
 8004f50:	05b8d800 	.word	0x05b8d800

08004f54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004f58:	f7ff ffb4 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	4b07      	ldr	r3, [pc, #28]	@ (8004f7c <HAL_RCC_GetHCLKFreq+0x28>)
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	4906      	ldr	r1, [pc, #24]	@ (8004f80 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004f68:	5ccb      	ldrb	r3, [r1, r3]
 8004f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f6e:	4a05      	ldr	r2, [pc, #20]	@ (8004f84 <HAL_RCC_GetHCLKFreq+0x30>)
 8004f70:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004f72:	4b04      	ldr	r3, [pc, #16]	@ (8004f84 <HAL_RCC_GetHCLKFreq+0x30>)
 8004f74:	681b      	ldr	r3, [r3, #0]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	40030c00 	.word	0x40030c00
 8004f80:	0800a9ec 	.word	0x0800a9ec
 8004f84:	20000010 	.word	0x20000010

08004f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004f8c:	f7ff ffe2 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8004f90:	4602      	mov	r2, r0
 8004f92:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	091b      	lsrs	r3, r3, #4
 8004f98:	f003 0307 	and.w	r3, r3, #7
 8004f9c:	4903      	ldr	r1, [pc, #12]	@ (8004fac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f9e:	5ccb      	ldrb	r3, [r1, r3]
 8004fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	40030c00 	.word	0x40030c00
 8004fac:	0800a9fc 	.word	0x0800a9fc

08004fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004fb4:	f7ff ffce 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b05      	ldr	r3, [pc, #20]	@ (8004fd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	0a1b      	lsrs	r3, r3, #8
 8004fc0:	f003 0307 	and.w	r3, r3, #7
 8004fc4:	4903      	ldr	r1, [pc, #12]	@ (8004fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fc6:	5ccb      	ldrb	r3, [r1, r3]
 8004fc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40030c00 	.word	0x40030c00
 8004fd4:	0800a9fc 	.word	0x0800a9fc

08004fd8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004fdc:	f7ff ffba 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	4b05      	ldr	r3, [pc, #20]	@ (8004ff8 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	091b      	lsrs	r3, r3, #4
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	4903      	ldr	r1, [pc, #12]	@ (8004ffc <HAL_RCC_GetPCLK3Freq+0x24>)
 8004fee:	5ccb      	ldrb	r3, [r1, r3]
 8004ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	40030c00 	.word	0x40030c00
 8004ffc:	0800a9fc 	.word	0x0800a9fc

08005000 <HAL_RCC_GetMSIKFreq>:
/**
  * @brief  Return the MSIK frequency.
  * @retval MSIK frequency in Hz
  */
uint32_t HAL_RCC_GetMSIKFreq(void)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
  uint32_t tmp;
  uint32_t msirange;

  /* Compute MSIK frequency ------------------------------------------------*/
  /* Read RCC ICSR1 register */
  tmp = RCC->ICSCR1;
 8005006:	4b16      	ldr	r3, [pc, #88]	@ (8005060 <HAL_RCC_GetMSIKFreq+0x60>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	607b      	str	r3, [r7, #4]

  /* Check which MSIK Range is selected */
  if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00f      	beq.n	8005036 <HAL_RCC_GetMSIKFreq+0x36>
  {
    /* Get MSIK range */
    msirange = (tmp & RCC_ICSCR1_MSIKDIV) >> RCC_ICSCR1_MSIKDIV_Pos;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	0e9b      	lsrs	r3, r3, #26
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	603b      	str	r3, [r7, #0]

    /* Check which MSIRCx is selected as MSIK source */
    if ((tmp & RCC_ICSCR1_MSIKSEL) != 0x00u)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d002      	beq.n	8005030 <HAL_RCC_GetMSIKFreq+0x30>
    {
      /* MSI RC1 is selected */
      tmp = MSIRC1_VALUE;
 800502a:	4b0e      	ldr	r3, [pc, #56]	@ (8005064 <HAL_RCC_GetMSIKFreq+0x64>)
 800502c:	607b      	str	r3, [r7, #4]
 800502e:	e00b      	b.n	8005048 <HAL_RCC_GetMSIKFreq+0x48>
    }
    else
    {
      /* MSI RC0 is selected */
      tmp = MSIRC0_VALUE;
 8005030:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <HAL_RCC_GetMSIKFreq+0x68>)
 8005032:	607b      	str	r3, [r7, #4]
 8005034:	e008      	b.n	8005048 <HAL_RCC_GetMSIKFreq+0x48>
    }
  }
  else
  {
    /* MSI RC1 is selected */
    tmp = MSIRC1_VALUE;
 8005036:	4b0b      	ldr	r3, [pc, #44]	@ (8005064 <HAL_RCC_GetMSIKFreq+0x64>)
 8005038:	607b      	str	r3, [r7, #4]

    /* Get MSIK range */
    msirange = (RCC->CSR & (RCC_CSR_MSIKDIVS_1 | RCC_CSR_MSIKDIVS_0)) >> RCC_CSR_MSIKDIVS_Pos;
 800503a:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <HAL_RCC_GetMSIKFreq+0x60>)
 800503c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005040:	0a1b      	lsrs	r3, r3, #8
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	603b      	str	r3, [r7, #0]
  }

  /*MSIK frequency in HZ*/
  tmp >>= msirange;
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	fa22 f303 	lsr.w	r3, r2, r3
 8005050:	607b      	str	r3, [r7, #4]

  return tmp;
 8005052:	687b      	ldr	r3, [r7, #4]
}
 8005054:	4618      	mov	r0, r3
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	40030c00 	.word	0x40030c00
 8005064:	016e3600 	.word	0x016e3600
 8005068:	05b8d800 	.word	0x05b8d800

0800506c <HAL_RCCEx_PeriphCLKConfig>:
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef *PeriphClkInit)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00a      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005080:	4bad      	ldr	r3, [pc, #692]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005082:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005086:	f023 0201 	bic.w	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	49aa      	ldr	r1, [pc, #680]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050a2:	4ba5      	ldr	r3, [pc, #660]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80050a8:	f023 0204 	bic.w	r2, r3, #4
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	49a1      	ldr	r1, [pc, #644]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- UART4 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00a      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050c4:	4b9c      	ldr	r3, [pc, #624]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050c6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80050ca:	f023 0210 	bic.w	r2, r3, #16
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	4999      	ldr	r1, [pc, #612]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- UART5 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0308 	and.w	r3, r3, #8
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050e6:	4b94      	ldr	r3, [pc, #592]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050e8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80050ec:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	691b      	ldr	r3, [r3, #16]
 80050f4:	4990      	ldr	r1, [pc, #576]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    /* Configure the I3C1 clock source */
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
 8005108:	4b8b      	ldr	r3, [pc, #556]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800510a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800510e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	4988      	ldr	r1, [pc, #544]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0320 	and.w	r3, r3, #32
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800512a:	4b83      	ldr	r3, [pc, #524]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800512c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005130:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	497f      	ldr	r1, [pc, #508]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800513a:	4313      	orrs	r3, r2
 800513c:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(I2C2)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800514c:	4b7a      	ldr	r3, [pc, #488]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800514e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005152:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	4977      	ldr	r1, [pc, #476]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* I2C2 */

#if defined(I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    /* Configure the I3C2 clock source */
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
 800516e:	4b72      	ldr	r3, [pc, #456]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005170:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005174:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	496e      	ldr	r1, [pc, #440]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800517e:	4313      	orrs	r3, r2
 8005180:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* I3C2 */

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00a      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
 8005190:	4b69      	ldr	r3, [pc, #420]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005192:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005196:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	4966      	ldr	r1, [pc, #408]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00a      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051b2:	4b61      	ldr	r3, [pc, #388]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80051b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c0:	495d      	ldr	r1, [pc, #372]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00a      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 80051d4:	4b58      	ldr	r3, [pc, #352]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051d6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80051da:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e2:	4955      	ldr	r1, [pc, #340]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- SYSTICK clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SYSTICK) == RCC_PERIPHCLK_SYSTICK)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00a      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SYSTICKCLKSOURCE(PeriphClkInit->SystickClockSelection));

    /* Configure the SYSTICK clock source */
    __HAL_RCC_SYSTICK_CONFIG(PeriphClkInit->SystickClockSelection);
 80051f6:	4b50      	ldr	r3, [pc, #320]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80051f8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80051fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005204:	494c      	ldr	r1, [pc, #304]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005206:	4313      	orrs	r3, r2
 8005208:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00a      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN1 clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005218:	4b47      	ldr	r3, [pc, #284]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800521a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800521e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005226:	4944      	ldr	r1, [pc, #272]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005228:	4313      	orrs	r3, r2
 800522a:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* FDCAN1 */

  /*-------------------------- ICLK clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00a      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(PeriphClkInit->IclkClockSelection));

    /* Set the source of ICLK clock*/
    __HAL_RCC_ICLK_CONFIG(PeriphClkInit->IclkClockSelection);
 800523a:	4b3f      	ldr	r3, [pc, #252]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800523c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005240:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005248:	493b      	ldr	r1, [pc, #236]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800524a:	4313      	orrs	r3, r2
 800524c:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- USB1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB1) == RCC_PERIPHCLK_USB1)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00a      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USB1CLKSOURCE(PeriphClkInit->Usb1ClockSelection));

    /* Set the source of USB1 clock*/
    __HAL_RCC_USB1_CONFIG(PeriphClkInit->Usb1ClockSelection);
 800525c:	4b36      	ldr	r3, [pc, #216]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800525e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005262:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800526a:	4933      	ldr	r1, [pc, #204]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800526c:	4313      	orrs	r3, r2
 800526e:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- TIMIC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMIC) == RCC_PERIPHCLK_TIMIC)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00a      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMICCLKSOURCE(PeriphClkInit->TimIcClockSelection));

    /* Configure the TIMIC clock source */
    __HAL_RCC_TIMIC_CONFIG(PeriphClkInit->TimIcClockSelection);
 800527e:	4b2e      	ldr	r3, [pc, #184]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005280:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005284:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528c:	492a      	ldr	r1, [pc, #168]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800528e:	4313      	orrs	r3, r2
 8005290:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(ADF1)
  /*-------------------------- ADF1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 80052a0:	4b25      	ldr	r3, [pc, #148]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052a2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80052a6:	f023 0203 	bic.w	r2, r3, #3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ae:	4922      	ldr	r1, [pc, #136]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }
#endif /* ADF1 */

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
 80052c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052c4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80052c8:	f023 0208 	bic.w	r2, r3, #8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d0:	4919      	ldr	r1, [pc, #100]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052e4:	4b14      	ldr	r3, [pc, #80]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052e6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80052ea:	f023 0260 	bic.w	r2, r3, #96	@ 0x60
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f2:	4911      	ldr	r1, [pc, #68]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }
#endif /* SAI1 */

  /*-------------------------- RNG clock source configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Set the source of RNG clock*/
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005306:	4b0c      	ldr	r3, [pc, #48]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005308:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800530c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005314:	4908      	ldr	r1, [pc, #32]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d019      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(PeriphClkInit->AdcDacClockSelection));
    assert_param(IS_RCC_ADCDAC_DIV(PeriphClkInit->AdcDacClockDivider));

    /* Configure the ADC12 and DAC1 interface clock source */
    __HAL_RCC_ADCDAC_CONFIG(PeriphClkInit->AdcDacClockSelection);
 8005328:	4b03      	ldr	r3, [pc, #12]	@ (8005338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800532a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800532e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	e002      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8005336:	bf00      	nop
 8005338:	40030c00 	.word	0x40030c00
 800533c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533e:	4980      	ldr	r1, [pc, #512]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104

    /* Configure the ADC12 and DAC1 interface clock divider */
    __HAL_RCC_ADCDAC_DIV_CONFIG(PeriphClkInit->AdcDacClockDivider);
 8005346:	4b7e      	ldr	r3, [pc, #504]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005348:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800534c:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005354:	497a      	ldr	r1, [pc, #488]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- DAC1SH clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1SH) == RCC_PERIPHCLK_DAC1SH)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00a      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DAC1SHCLKSOURCE(PeriphClkInit->Dac1SampleHoldClockSelection));

    /* Configure the DAC1 sample and hold interface clock source */
    __HAL_RCC_DAC1SH_CONFIG(PeriphClkInit->Dac1SampleHoldClockSelection);
 8005368:	4b75      	ldr	r3, [pc, #468]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800536a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800536e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005376:	4972      	ldr	r1, [pc, #456]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- OCTOSPI1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OCTOSPI1) == RCC_PERIPHCLK_OCTOSPI1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OCTOSPICLKSOURCE(PeriphClkInit->Octospi1ClockSelection));

    /* Configure the OCTOSPI1 clock source */
    __HAL_RCC_OCTOSPI_CONFIG(PeriphClkInit->Octospi1ClockSelection);
 800538a:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800538c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005390:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005398:	4969      	ldr	r1, [pc, #420]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00a      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053ac:	4b64      	ldr	r3, [pc, #400]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80053ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053b2:	f023 0203 	bic.w	r2, r3, #3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053ba:	4961      	ldr	r1, [pc, #388]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x378>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053ce:	4b5c      	ldr	r3, [pc, #368]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80053d0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053d4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053dc:	4958      	ldr	r1, [pc, #352]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM34CLKSOURCE(PeriphClkInit->Lptim34ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_LPTIM34_CONFIG(PeriphClkInit->Lptim34ClockSelection);
 80053f0:	4b53      	ldr	r3, [pc, #332]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80053f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053fe:	4950      	ldr	r1, [pc, #320]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005412:	4b4b      	ldr	r3, [pc, #300]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005414:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005418:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005420:	4947      	ldr	r1, [pc, #284]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
  }
#endif /* SPI4 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	f280 8082 	bge.w	8005536 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Reset the Backup domain only if the RTC Clock source selection is different then axisting one */
    tmpreg1 = RCC->BDCR;
 8005432:	4b43      	ldr	r3, [pc, #268]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005434:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005438:	61fb      	str	r3, [r7, #28]
    tmpreg2 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800543a:	4b41      	ldr	r3, [pc, #260]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800543c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005440:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005444:	617b      	str	r3, [r7, #20]

    /* Check if RTC clock source needs to be changed */
    if (tmpreg2 != PeriphClkInit->RTCClockSelection)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	d072      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      FlagStatus       pwrclkchanged = RESET;
 8005450:	2300      	movs	r3, #0
 8005452:	76fb      	strb	r3, [r7, #27]

      /* Enable Power Clock */
      if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01u)
 8005454:	4b3a      	ldr	r3, [pc, #232]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005456:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800545a:	f003 0304 	and.w	r3, r3, #4
 800545e:	2b00      	cmp	r3, #0
 8005460:	d110      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x418>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005462:	4b37      	ldr	r3, [pc, #220]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005464:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005468:	4a35      	ldr	r2, [pc, #212]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800546a:	f043 0304 	orr.w	r3, r3, #4
 800546e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005472:	4b33      	ldr	r3, [pc, #204]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005474:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	60fb      	str	r3, [r7, #12]
 800547e:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005480:	2301      	movs	r3, #1
 8005482:	76fb      	strb	r3, [r7, #27]
      }

      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005484:	4b2f      	ldr	r3, [pc, #188]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0x4d8>)
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	4a2e      	ldr	r2, [pc, #184]	@ (8005544 <HAL_RCCEx_PeriphCLKConfig+0x4d8>)
 800548a:	f043 0301 	orr.w	r3, r3, #1
 800548e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Check if a backup domain reset is required */
      if (tmpreg2 != RCC_RTCCLKSOURCE_DISABLE)
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00f      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005496:	4b2a      	ldr	r3, [pc, #168]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005498:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800549c:	4a28      	ldr	r2, [pc, #160]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800549e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a2:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054a6:	4b26      	ldr	r3, [pc, #152]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80054a8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80054ac:	4a24      	ldr	r2, [pc, #144]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80054ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054b2:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
      }

      /* Apply new RTC clock source selection */
      tmpreg1 &= ~(RCC_BDCR_RTCSEL | RCC_BDCR_RTCEN);
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80054bc:	61fb      	str	r3, [r7, #28]

      /* Check is RTC disable is asked */
      if (PeriphClkInit->RTCClockSelection != RCC_RTCCLKSOURCE_DISABLE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d006      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
      {
        tmpreg1 |= (RCC_BDCR_RTCEN | PeriphClkInit->RTCClockSelection);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054d2:	61fb      	str	r3, [r7, #28]
      }
      RCC->BDCR = tmpreg1;
 80054d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Check if an oscillator was enable */
      if ((tmpreg1 & RCC_BDCR_LSEON) != 0x00u)
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d01c      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e6:	f7fe fd0f 	bl	8003f08 <HAL_GetTick>
 80054ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 80054ec:	e011      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ee:	f7fe fd0b 	bl	8003f08 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d908      	bls.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
          {
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 8005500:	4b0f      	ldr	r3, [pc, #60]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005502:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
            {
              return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e012      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 8005512:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005514:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0e6      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x482>
            }
          }
        }
      }
      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005520:	7efb      	ldrb	r3, [r7, #27]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d107      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005526:	4b06      	ldr	r3, [pc, #24]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005528:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800552c:	4a04      	ldr	r2, [pc, #16]	@ (8005540 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800552e:	f023 0304 	bic.w	r3, r3, #4
 8005532:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }
    }
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3720      	adds	r7, #32
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40030c00 	.word	0x40030c00
 8005544:	40030800 	.word	0x40030800

08005548 <HAL_RCCEx_GetPeriphCLKFreq>:
  *
  *            (*) value not defined in all devices.
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	60fb      	str	r3, [r7, #12]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800555a:	f000 8469 	beq.w	8005e30 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005564:	f200 84a0 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800556e:	f000 8420 	beq.w	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005578:	f200 8496 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005582:	f000 83d3 	beq.w	8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800558c:	f200 848c 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005596:	f000 83b8 	beq.w	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055a0:	f200 8482 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055aa:	f000 8378 	beq.w	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055b4:	f200 8478 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055be:	f000 835d 	beq.w	8005c7c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055c8:	f200 846e 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055d2:	f000 8326 	beq.w	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055dc:	f200 8464 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055e6:	f000 82db 	beq.w	8005ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055f0:	f200 845a 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80055fa:	f000 82b9 	beq.w	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005604:	f200 8450 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800560e:	f000 828c 	beq.w	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005618:	f200 8446 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005622:	f000 8271 	beq.w	8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800562c:	f200 843c 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005636:	f000 8246 	beq.w	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005640:	f200 8432 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800564a:	f000 8228 	beq.w	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005654:	f200 8428 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800565e:	f000 81ef 	beq.w	8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005668:	f200 841e 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005672:	f000 81ce 	beq.w	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800567c:	f200 8414 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005686:	f000 8189 	beq.w	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x454>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005690:	f200 840a 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800569a:	f000 816e 	beq.w	800597a <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a4:	f200 8400 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056ae:	f000 8121 	beq.w	80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056b8:	f200 83f6 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c2:	f000 8106 	beq.w	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056cc:	f200 83ec 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b80      	cmp	r3, #128	@ 0x80
 80056d4:	f000 80ec 	beq.w	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b80      	cmp	r3, #128	@ 0x80
 80056dc:	f200 83e4 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b20      	cmp	r3, #32
 80056e4:	d84c      	bhi.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 83dd 	beq.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3b01      	subs	r3, #1
 80056f2:	2b1f      	cmp	r3, #31
 80056f4:	f200 83d8 	bhi.w	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80056f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80056fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fe:	bf00      	nop
 8005700:	0800578b 	.word	0x0800578b
 8005704:	080057bb 	.word	0x080057bb
 8005708:	08005ea9 	.word	0x08005ea9
 800570c:	080057eb 	.word	0x080057eb
 8005710:	08005ea9 	.word	0x08005ea9
 8005714:	08005ea9 	.word	0x08005ea9
 8005718:	08005ea9 	.word	0x08005ea9
 800571c:	0800581b 	.word	0x0800581b
 8005720:	08005ea9 	.word	0x08005ea9
 8005724:	08005ea9 	.word	0x08005ea9
 8005728:	08005ea9 	.word	0x08005ea9
 800572c:	08005ea9 	.word	0x08005ea9
 8005730:	08005ea9 	.word	0x08005ea9
 8005734:	08005ea9 	.word	0x08005ea9
 8005738:	08005ea9 	.word	0x08005ea9
 800573c:	0800584b 	.word	0x0800584b
 8005740:	08005ea9 	.word	0x08005ea9
 8005744:	08005ea9 	.word	0x08005ea9
 8005748:	08005ea9 	.word	0x08005ea9
 800574c:	08005ea9 	.word	0x08005ea9
 8005750:	08005ea9 	.word	0x08005ea9
 8005754:	08005ea9 	.word	0x08005ea9
 8005758:	08005ea9 	.word	0x08005ea9
 800575c:	08005ea9 	.word	0x08005ea9
 8005760:	08005ea9 	.word	0x08005ea9
 8005764:	08005ea9 	.word	0x08005ea9
 8005768:	08005ea9 	.word	0x08005ea9
 800576c:	08005ea9 	.word	0x08005ea9
 8005770:	08005ea9 	.word	0x08005ea9
 8005774:	08005ea9 	.word	0x08005ea9
 8005778:	08005ea9 	.word	0x08005ea9
 800577c:	0800586d 	.word	0x0800586d
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b40      	cmp	r3, #64	@ 0x40
 8005784:	f000 8083 	beq.w	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
      break;

    /* Do nothing for Timer input capture as clock source is selected in timer block */
    case RCC_PERIPHCLK_TIMIC:
    default:
      break;
 8005788:	e38e      	b.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800578a:	4ba9      	ldr	r3, [pc, #676]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800578c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d103      	bne.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
        frequency = HAL_RCC_GetPCLK2Freq();
 800579c:	f7ff fc08 	bl	8004fb0 <HAL_RCC_GetPCLK2Freq>
 80057a0:	60f8      	str	r0, [r7, #12]
      break;
 80057a2:	e383      	b.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x964>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057a4:	4ba2      	ldr	r3, [pc, #648]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057b0:	f040 837c 	bne.w	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x964>
          frequency = HSI_VALUE;
 80057b4:	4b9f      	ldr	r3, [pc, #636]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80057b6:	60fb      	str	r3, [r7, #12]
      break;
 80057b8:	e378      	b.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x964>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80057ba:	4b9d      	ldr	r3, [pc, #628]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80057bc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d103      	bne.n	80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = HAL_RCC_GetPCLK1Freq();
 80057cc:	f7ff fbdc 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 80057d0:	60f8      	str	r0, [r7, #12]
      break;
 80057d2:	e36d      	b.n	8005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057d4:	4b96      	ldr	r3, [pc, #600]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e0:	f040 8366 	bne.w	8005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
          frequency = HSI_VALUE;
 80057e4:	4b93      	ldr	r3, [pc, #588]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80057e6:	60fb      	str	r3, [r7, #12]
      break;
 80057e8:	e362      	b.n	8005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80057ea:	4b91      	ldr	r3, [pc, #580]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80057ec:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d103      	bne.n	8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HAL_RCC_GetPCLK1Freq();
 80057fc:	f7ff fbc4 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 8005800:	60f8      	str	r0, [r7, #12]
      break;
 8005802:	e357      	b.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005804:	4b8a      	ldr	r3, [pc, #552]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800580c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005810:	f040 8350 	bne.w	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = HSI_VALUE;
 8005814:	4b87      	ldr	r3, [pc, #540]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8005816:	60fb      	str	r3, [r7, #12]
      break;
 8005818:	e34c      	b.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800581a:	4b85      	ldr	r3, [pc, #532]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800581c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005824:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d103      	bne.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
        frequency = HAL_RCC_GetPCLK1Freq();
 800582c:	f7ff fbac 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 8005830:	60f8      	str	r0, [r7, #12]
      break;
 8005832:	e341      	b.n	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005834:	4b7e      	ldr	r3, [pc, #504]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800583c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005840:	f040 833a 	bne.w	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          frequency = HSI_VALUE;
 8005844:	4b7b      	ldr	r3, [pc, #492]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8005846:	60fb      	str	r3, [r7, #12]
      break;
 8005848:	e336      	b.n	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
      srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800584a:	4b79      	ldr	r3, [pc, #484]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800584c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005854:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d103      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
        frequency = HAL_RCC_GetPCLK1Freq();
 800585c:	f7ff fb94 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 8005860:	60f8      	str	r0, [r7, #12]
      break;
 8005862:	e340      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005864:	f7ff fbcc 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005868:	60f8      	str	r0, [r7, #12]
      break;
 800586a:	e33c      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800586c:	4b70      	ldr	r3, [pc, #448]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800586e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005876:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d103      	bne.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
        frequency = HAL_RCC_GetPCLK1Freq();
 800587e:	f7ff fb83 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 8005882:	60f8      	str	r0, [r7, #12]
      break;
 8005884:	e32f      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005886:	f7ff fbbb 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 800588a:	60f8      	str	r0, [r7, #12]
      break;
 800588c:	e32b      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800588e:	4b68      	ldr	r3, [pc, #416]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005890:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005894:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005898:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d103      	bne.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        frequency = HAL_RCC_GetPCLK1Freq();
 80058a0:	f7ff fb72 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 80058a4:	60f8      	str	r0, [r7, #12]
      break;
 80058a6:	e31e      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80058a8:	f7ff fbaa 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 80058ac:	60f8      	str	r0, [r7, #12]
      break;
 80058ae:	e31a      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80058b0:	4b5f      	ldr	r3, [pc, #380]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80058b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80058b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058ba:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C2CLKSOURCE_PCLK2)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d103      	bne.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x382>
        frequency = HAL_RCC_GetPCLK2Freq();
 80058c2:	f7ff fb75 	bl	8004fb0 <HAL_RCC_GetPCLK2Freq>
 80058c6:	60f8      	str	r0, [r7, #12]
      break;
 80058c8:	e30d      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80058ca:	f7ff fb99 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 80058ce:	60f8      	str	r0, [r7, #12]
      break;
 80058d0:	e309      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80058d2:	4b57      	ldr	r3, [pc, #348]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80058d4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80058d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058dc:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI2CLKSOURCE_PCLK1)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d103      	bne.n	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
        frequency = HAL_RCC_GetPCLK1Freq();
 80058e4:	f7ff fb50 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 80058e8:	60f8      	str	r0, [r7, #12]
      break;
 80058ea:	e2fc      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80058ec:	f7ff fb88 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 80058f0:	60f8      	str	r0, [r7, #12]
      break;
 80058f2:	e2f8      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80058f4:	4b4e      	ldr	r3, [pc, #312]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80058f6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80058fa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80058fe:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d103      	bne.n	800590e <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005906:	f7ff fb3f 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 800590a:	60f8      	str	r0, [r7, #12]
      break;
 800590c:	e2d6      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_LSI)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005914:	d116      	bne.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005916:	4b46      	ldr	r3, [pc, #280]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005918:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b02      	cmp	r3, #2
 8005922:	f040 82cb 	bne.w	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSI_VALUE;
 8005926:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800592a:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800592c:	4b40      	ldr	r3, [pc, #256]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800592e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b04      	cmp	r3, #4
 8005938:	f040 82c0 	bne.w	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
            frequency /= 128U;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	09db      	lsrs	r3, r3, #7
 8005940:	60fb      	str	r3, [r7, #12]
      break;
 8005942:	e2bb      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_HSI)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800594a:	d10a      	bne.n	8005962 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800594c:	4b38      	ldr	r3, [pc, #224]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005958:	f040 82b0 	bne.w	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HSI_VALUE;
 800595c:	4b35      	ldr	r3, [pc, #212]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800595e:	60fb      	str	r3, [r7, #12]
      break;
 8005960:	e2ac      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005962:	4b33      	ldr	r3, [pc, #204]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005964:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b02      	cmp	r3, #2
 800596e:	f040 82a5 	bne.w	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSE_VALUE;
 8005972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005976:	60fb      	str	r3, [r7, #12]
      break;
 8005978:	e2a0      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800597a:	4b2d      	ldr	r3, [pc, #180]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800597c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005980:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005984:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI1CLKSOURCE_PCLK2)
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d103      	bne.n	8005994 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
        frequency = HAL_RCC_GetPCLK2Freq();
 800598c:	f7ff fb10 	bl	8004fb0 <HAL_RCC_GetPCLK2Freq>
 8005990:	60f8      	str	r0, [r7, #12]
      break;
 8005992:	e2a8      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005994:	f7ff fb34 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005998:	60f8      	str	r0, [r7, #12]
      break;
 800599a:	e2a4      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SYSTICK_SOURCE();
 800599c:	4b24      	ldr	r3, [pc, #144]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800599e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80059a2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80059a6:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SYSTICKCLKSOURCE_HCLK_DIV8)
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d105      	bne.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
        frequency = (HAL_RCC_GetHCLKFreq() / 8u);
 80059ae:	f7ff fad1 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 80059b2:	4603      	mov	r3, r0
 80059b4:	08db      	lsrs	r3, r3, #3
 80059b6:	60fb      	str	r3, [r7, #12]
      break;
 80059b8:	e282      	b.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSE)
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80059c0:	d10b      	bne.n	80059da <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80059c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80059c4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	f040 8277 	bne.w	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSE_VALUE;
 80059d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059d6:	60fb      	str	r3, [r7, #12]
      break;
 80059d8:	e272      	b.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSI)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059e0:	f040 826e 	bne.w	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80059e4:	4b12      	ldr	r3, [pc, #72]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80059e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	f040 8266 	bne.w	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSI_VALUE;
 80059f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80059f8:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80059fc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	f040 825b 	bne.w	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
            frequency /= 128u;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	09db      	lsrs	r3, r3, #7
 8005a0e:	60fb      	str	r3, [r7, #12]
      break;
 8005a10:	e256      	b.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005a12:	4b07      	ldr	r3, [pc, #28]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8005a14:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005a18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a1c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_FDCANCLKSOURCE_MSIK)
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a24:	d108      	bne.n	8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        frequency = HAL_RCC_GetMSIKFreq();
 8005a26:	f7ff faeb 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005a2a:	60f8      	str	r0, [r7, #12]
      break;
 8005a2c:	e25b      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8005a2e:	bf00      	nop
 8005a30:	40030c00 	.word	0x40030c00
 8005a34:	00f42400 	.word	0x00f42400
        frequency = HAL_RCC_GetSysClockFreq();
 8005a38:	f7ff fa44 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8005a3c:	60f8      	str	r0, [r7, #12]
      break;
 8005a3e:	e252      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005a40:	4ba4      	ldr	r3, [pc, #656]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005a42:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005a46:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005a4a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ICLKCLKSOURCE_HSI48)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005a52:	4ba0      	ldr	r3, [pc, #640]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a5e:	f040 8231 	bne.w	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSI48_VALUE;
 8005a62:	4b9d      	ldr	r3, [pc, #628]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8005a64:	60fb      	str	r3, [r7, #12]
      break;
 8005a66:	e22d      	b.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_MSIK)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a6e:	d103      	bne.n	8005a78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
        frequency = HAL_RCC_GetMSIKFreq();
 8005a70:	f7ff fac6 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005a74:	60f8      	str	r0, [r7, #12]
      break;
 8005a76:	e225      	b.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_HSE)
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a7e:	d10a      	bne.n	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005a80:	4b94      	ldr	r3, [pc, #592]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a8c:	f040 821a 	bne.w	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSE_VALUE;
 8005a90:	4b92      	ldr	r3, [pc, #584]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8005a92:	60fb      	str	r3, [r7, #12]
      break;
 8005a94:	e216      	b.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
        frequency = HAL_RCC_GetSysClockFreq();
 8005a96:	f7ff fa15 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8005a9a:	60f8      	str	r0, [r7, #12]
      break;
 8005a9c:	e212      	b.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ICLK);
 8005a9e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005aa2:	f7ff fd51 	bl	8005548 <HAL_RCCEx_GetPeriphCLKFreq>
 8005aa6:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_USB1_SOURCE();
 8005aa8:	4b8a      	ldr	r3, [pc, #552]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005aaa:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ab2:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USB1CLKSOURCE_ICLK_DIV2)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005aba:	f040 8205 	bne.w	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
        frequency = (frequency >> 1u);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	085b      	lsrs	r3, r3, #1
 8005ac2:	60fb      	str	r3, [r7, #12]
      break;
 8005ac4:	e200      	b.n	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8005ac6:	4b83      	ldr	r3, [pc, #524]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005ac8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005acc:	f003 0303 	and.w	r3, r3, #3
 8005ad0:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADF1CLKSOURCE_HCLK)
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d103      	bne.n	8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCC_GetHCLKFreq();
 8005ad8:	f7ff fa3c 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8005adc:	60f8      	str	r0, [r7, #12]
      break;
 8005ade:	e202      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_PIN)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d103      	bne.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005ae6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005aea:	60fb      	str	r3, [r7, #12]
      break;
 8005aec:	e1fb      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_MSIK)
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d103      	bne.n	8005afc <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
        frequency = HAL_RCC_GetMSIKFreq();
 8005af4:	f7ff fa84 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005af8:	60f8      	str	r0, [r7, #12]
      break;
 8005afa:	e1f4      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005afc:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8005b00:	f7ff fd22 	bl	8005548 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b04:	60f8      	str	r0, [r7, #12]
      break;
 8005b06:	e1ee      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005b08:	4b72      	ldr	r3, [pc, #456]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005b0a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005b0e:	f003 0308 	and.w	r3, r3, #8
 8005b12:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI3CLKSOURCE_PCLK1)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d103      	bne.n	8005b22 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005b1a:	f7ff fa35 	bl	8004f88 <HAL_RCC_GetPCLK1Freq>
 8005b1e:	60f8      	str	r0, [r7, #12]
      break;
 8005b20:	e1e1      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005b22:	f7ff fa6d 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005b26:	60f8      	str	r0, [r7, #12]
      break;
 8005b28:	e1dd      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005b2a:	4b6a      	ldr	r3, [pc, #424]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005b2c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005b30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005b34:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SAI1CLKSOURCE_MSIK)
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d103      	bne.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
        frequency = HAL_RCC_GetMSIKFreq();
 8005b3c:	f7ff fa60 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005b40:	60f8      	str	r0, [r7, #12]
      break;
 8005b42:	e1c3      	b.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	d103      	bne.n	8005b52 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005b4a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005b4e:	60fb      	str	r3, [r7, #12]
      break;
 8005b50:	e1bc      	b.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_HSE)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	2b40      	cmp	r3, #64	@ 0x40
 8005b56:	f040 81b9 	bne.w	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005b5a:	4b5e      	ldr	r3, [pc, #376]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b66:	f040 81b1 	bne.w	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
          frequency = HSE_VALUE;
 8005b6a:	4b5c      	ldr	r3, [pc, #368]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8005b6c:	60fb      	str	r3, [r7, #12]
      break;
 8005b6e:	e1ad      	b.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005b70:	4b58      	ldr	r3, [pc, #352]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005b72:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005b76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b7a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RNGCLKSOURCE_HSI48)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10a      	bne.n	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005b82:	4b54      	ldr	r3, [pc, #336]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8e:	f040 819f 	bne.w	8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = HSI48_VALUE;
 8005b92:	4b51      	ldr	r3, [pc, #324]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8005b94:	60fb      	str	r3, [r7, #12]
      break;
 8005b96:	e19b      	b.n	8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        frequency = HAL_RCC_GetMSIKFreq();
 8005b98:	f7ff fa32 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005b9c:	60f8      	str	r0, [r7, #12]
      break;
 8005b9e:	e197      	b.n	8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
      srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005ba0:	4b4c      	ldr	r3, [pc, #304]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005ba2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005ba6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005baa:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d103      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x672>
        frequency = HAL_RCC_GetHCLKFreq();
 8005bb2:	f7ff f9cf 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	e014      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_HSE)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc0:	d109      	bne.n	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005bc2:	4b44      	ldr	r3, [pc, #272]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bce:	d109      	bne.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          frequency = HSE_VALUE;
 8005bd0:	4b42      	ldr	r3, [pc, #264]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	e006      	b.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bdc:	d102      	bne.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
        frequency = HAL_RCC_GetMSIKFreq();
 8005bde:	f7ff fa0f 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005be2:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_ADCDAC_DIV();
 8005be4:	4b3b      	ldr	r3, [pc, #236]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005be6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005bea:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005bee:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLK_DIV1)
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d102      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        srcclk = 0u;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]
 8005bfa:	e00c      	b.n	8005c16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
      else if (srcclk < RCC_CCIPR2_ADCDACPRE_3)
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c02:	d202      	bcs.n	8005c0a <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        srcclk = 1u;
 8005c04:	2301      	movs	r3, #1
 8005c06:	60bb      	str	r3, [r7, #8]
 8005c08:	e005      	b.n	8005c16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        srcclk = ((srcclk & ~RCC_CCIPR2_ADCDACPRE_3) >> RCC_CCIPR2_ADCDACPRE_Pos) + 2u;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	0b1a      	lsrs	r2, r3, #12
 8005c0e:	4b34      	ldr	r3, [pc, #208]	@ (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	3302      	adds	r3, #2
 8005c14:	60bb      	str	r3, [r7, #8]
      frequency = (frequency >> srcclk);
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c1e:	60fb      	str	r3, [r7, #12]
      break;
 8005c20:	e161      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_DAC1SH_SOURCE();
 8005c22:	4b2c      	ldr	r3, [pc, #176]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005c24:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005c28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c2c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_DAC1SHCLKSOURCE_LSI)
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c34:	d116      	bne.n	8005c64 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005c36:	4b27      	ldr	r3, [pc, #156]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005c38:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005c3c:	f003 0302 	and.w	r3, r3, #2
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	f040 8147 	bne.w	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSI_VALUE;
 8005c46:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005c4a:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8005c4c:	4b21      	ldr	r3, [pc, #132]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005c4e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005c52:	f003 0304 	and.w	r3, r3, #4
 8005c56:	2b04      	cmp	r3, #4
 8005c58:	f040 813c 	bne.w	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
            frequency /= 128u;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	09db      	lsrs	r3, r3, #7
 8005c60:	60fb      	str	r3, [r7, #12]
      break;
 8005c62:	e137      	b.n	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005c64:	4b1b      	ldr	r3, [pc, #108]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005c66:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	f040 8130 	bne.w	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSE_VALUE;
 8005c74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c78:	60fb      	str	r3, [r7, #12]
      break;
 8005c7a:	e12b      	b.n	8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      srcclk = __HAL_RCC_GET_OCTOSPI_SOURCE();
 8005c7c:	4b15      	ldr	r3, [pc, #84]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005c7e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005c82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c86:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_OCTOSPICLKSOURCE_SYSCLK)
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d103      	bne.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
        frequency = HAL_RCC_GetSysClockFreq();
 8005c8e:	f7ff f919 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8005c92:	60f8      	str	r0, [r7, #12]
      break;
 8005c94:	e127      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005c96:	f7ff f9b3 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005c9a:	60f8      	str	r0, [r7, #12]
      break;
 8005c9c:	e123      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005ca0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005ca4:	f003 0303 	and.w	r3, r3, #3
 8005ca8:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d103      	bne.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
        frequency = HAL_RCC_GetPCLK3Freq();
 8005cb0:	f7ff f992 	bl	8004fd8 <HAL_RCC_GetPCLK3Freq>
 8005cb4:	60f8      	str	r0, [r7, #12]
      break;
 8005cb6:	e10f      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d112      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cbe:	4b05      	ldr	r3, [pc, #20]	@ (8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cca:	f040 8105 	bne.w	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = HSI_VALUE;
 8005cce:	4b03      	ldr	r3, [pc, #12]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8005cd0:	60fb      	str	r3, [r7, #12]
      break;
 8005cd2:	e101      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 8005cd4:	40030c00 	.word	0x40030c00
 8005cd8:	02dc6c00 	.word	0x02dc6c00
 8005cdc:	00f42400 	.word	0x00f42400
 8005ce0:	000ffff7 	.word	0x000ffff7
      else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d10b      	bne.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005cea:	4b81      	ldr	r3, [pc, #516]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005cec:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005cf0:	f003 0302 	and.w	r3, r3, #2
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	f040 80ef 	bne.w	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = LSE_VALUE;
 8005cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cfe:	60fb      	str	r3, [r7, #12]
      break;
 8005d00:	e0ea      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
        frequency = HAL_RCC_GetMSIKFreq();
 8005d02:	f7ff f97d 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005d06:	60f8      	str	r0, [r7, #12]
      break;
 8005d08:	e0e6      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005d0a:	4b79      	ldr	r3, [pc, #484]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d0c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d14:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d103      	bne.n	8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        frequency = HAL_RCC_GetPCLK3Freq();
 8005d1c:	f7ff f95c 	bl	8004fd8 <HAL_RCC_GetPCLK3Freq>
 8005d20:	60f8      	str	r0, [r7, #12]
      break;
 8005d22:	e0e0      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8005d24:	f7ff f96c 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005d28:	60f8      	str	r0, [r7, #12]
      break;
 8005d2a:	e0dc      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005d2c:	4b70      	ldr	r3, [pc, #448]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d2e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005d32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d36:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d103      	bne.n	8005d46 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
        frequency = HAL_RCC_GetMSIKFreq();
 8005d3e:	f7ff f95f 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005d42:	60f8      	str	r0, [r7, #12]
      break;
 8005d44:	e0ca      	b.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_LSI)
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d4c:	d116      	bne.n	8005d7c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005d4e:	4b68      	ldr	r3, [pc, #416]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d50:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	f040 80bf 	bne.w	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSI_VALUE;
 8005d5e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005d62:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8005d64:	4b62      	ldr	r3, [pc, #392]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d66:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005d6a:	f003 0304 	and.w	r3, r3, #4
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	f040 80b4 	bne.w	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
            frequency /= 128u;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	09db      	lsrs	r3, r3, #7
 8005d78:	60fb      	str	r3, [r7, #12]
      break;
 8005d7a:	e0af      	b.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_HSI)
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d82:	d10a      	bne.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d84:	4b5a      	ldr	r3, [pc, #360]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d90:	f040 80a4 	bne.w	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = HSI_VALUE;
 8005d94:	4b57      	ldr	r3, [pc, #348]	@ (8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 8005d96:	60fb      	str	r3, [r7, #12]
      break;
 8005d98:	e0a0      	b.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005d9a:	4b55      	ldr	r3, [pc, #340]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005d9c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005da0:	f003 0302 	and.w	r3, r3, #2
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	f040 8099 	bne.w	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSE_VALUE;
 8005daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dae:	60fb      	str	r3, [r7, #12]
      break;
 8005db0:	e094      	b.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005db2:	4b4f      	ldr	r3, [pc, #316]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005db4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005db8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005dbc:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d103      	bne.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        frequency = HAL_RCC_GetMSIKFreq();
 8005dc4:	f7ff f91c 	bl	8005000 <HAL_RCC_GetMSIKFreq>
 8005dc8:	60f8      	str	r0, [r7, #12]
      break;
 8005dca:	e089      	b.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_LSI)
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dd2:	d114      	bne.n	8005dfe <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005dd4:	4b46      	ldr	r3, [pc, #280]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005dd6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d17e      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSI_VALUE;
 8005de2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005de6:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8005de8:	4b41      	ldr	r3, [pc, #260]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005dea:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005dee:	f003 0304 	and.w	r3, r3, #4
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d174      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
            frequency /= 128u;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	09db      	lsrs	r3, r3, #7
 8005dfa:	60fb      	str	r3, [r7, #12]
      break;
 8005dfc:	e070      	b.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_HSI)
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e04:	d109      	bne.n	8005e1a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005e06:	4b3a      	ldr	r3, [pc, #232]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e12:	d165      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = HSI_VALUE;
 8005e14:	4b37      	ldr	r3, [pc, #220]	@ (8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 8005e16:	60fb      	str	r3, [r7, #12]
      break;
 8005e18:	e062      	b.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e1a:	4b35      	ldr	r3, [pc, #212]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e1c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d15b      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSE_VALUE;
 8005e28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e2c:	60fb      	str	r3, [r7, #12]
      break;
 8005e2e:	e057      	b.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005e30:	4b2f      	ldr	r3, [pc, #188]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e32:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e3a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RTCCLKSOURCE_LSE)
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e42:	d10a      	bne.n	8005e5a <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e44:	4b2a      	ldr	r3, [pc, #168]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e46:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d148      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSE_VALUE;
 8005e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e56:	60fb      	str	r3, [r7, #12]
      break;
 8005e58:	e044      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e60:	d114      	bne.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005e62:	4b23      	ldr	r3, [pc, #140]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e64:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d139      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSI_VALUE;
 8005e70:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005e74:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8005e76:	4b1e      	ldr	r3, [pc, #120]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e78:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	d12f      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
            frequency /= 128u;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	09db      	lsrs	r3, r3, #7
 8005e88:	60fb      	str	r3, [r7, #12]
      break;
 8005e8a:	e02b      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e92:	d127      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005e94:	4b16      	ldr	r3, [pc, #88]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ea0:	d120      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = HSE_VALUE / 32u;
 8005ea2:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>)
 8005ea4:	60fb      	str	r3, [r7, #12]
      break;
 8005ea6:	e01d      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      break;
 8005ea8:	bf00      	nop
 8005eaa:	e01c      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005eac:	bf00      	nop
 8005eae:	e01a      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005eb0:	bf00      	nop
 8005eb2:	e018      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005eb4:	bf00      	nop
 8005eb6:	e016      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005eb8:	bf00      	nop
 8005eba:	e014      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ebc:	bf00      	nop
 8005ebe:	e012      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ec0:	bf00      	nop
 8005ec2:	e010      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ec4:	bf00      	nop
 8005ec6:	e00e      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ec8:	bf00      	nop
 8005eca:	e00c      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ecc:	bf00      	nop
 8005ece:	e00a      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ed0:	bf00      	nop
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ed4:	bf00      	nop
 8005ed6:	e006      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ed8:	bf00      	nop
 8005eda:	e004      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005edc:	bf00      	nop
 8005ede:	e002      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ee0:	bf00      	nop
 8005ee2:	e000      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8005ee4:	bf00      	nop
  }

  return (frequency);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	40030c00 	.word	0x40030c00
 8005ef4:	00f42400 	.word	0x00f42400
 8005ef8:	0007a120 	.word	0x0007a120

08005efc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e0dc      	b.n	80060c8 <HAL_SPI_Init+0x1cc>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a6d      	ldr	r2, [pc, #436]	@ (80060d0 <HAL_SPI_Init+0x1d4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d105      	bne.n	8005f2a <HAL_SPI_Init+0x2e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	2b0f      	cmp	r3, #15
 8005f24:	d901      	bls.n	8005f2a <HAL_SPI_Init+0x2e>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0ce      	b.n	80060c8 <HAL_SPI_Init+0x1cc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 fee8 	bl	8006d00 <SPI_GetPacketSize>
 8005f30:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a66      	ldr	r2, [pc, #408]	@ (80060d0 <HAL_SPI_Init+0x1d4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d102      	bne.n	8005f42 <HAL_SPI_Init+0x46>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b08      	cmp	r3, #8
 8005f40:	d80c      	bhi.n	8005f5c <HAL_SPI_Init+0x60>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005f46:	4a63      	ldr	r2, [pc, #396]	@ (80060d4 <HAL_SPI_Init+0x1d8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d004      	beq.n	8005f56 <HAL_SPI_Init+0x5a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a61      	ldr	r2, [pc, #388]	@ (80060d8 <HAL_SPI_Init+0x1dc>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d104      	bne.n	8005f60 <HAL_SPI_Init+0x64>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2b10      	cmp	r3, #16
 8005f5a:	d901      	bls.n	8005f60 <HAL_SPI_Init+0x64>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e0b3      	b.n	80060c8 <HAL_SPI_Init+0x1cc>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d106      	bne.n	8005f7a <HAL_SPI_Init+0x7e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f7fd fcad 	bl	80038d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0201 	bic.w	r2, r2, #1
 8005f90:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005f9c:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fa6:	d119      	bne.n	8005fdc <HAL_SPI_Init+0xe0>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fb0:	d103      	bne.n	8005fba <HAL_SPI_Init+0xbe>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d008      	beq.n	8005fcc <HAL_SPI_Init+0xd0>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10c      	bne.n	8005fdc <HAL_SPI_Init+0xe0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005fc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fca:	d107      	bne.n	8005fdc <HAL_SPI_Init+0xe0>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005fda:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00f      	beq.n	8006008 <HAL_SPI_Init+0x10c>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	2b06      	cmp	r3, #6
 8005fee:	d90b      	bls.n	8006008 <HAL_SPI_Init+0x10c>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	601a      	str	r2, [r3, #0]
 8006006:	e007      	b.n	8006018 <HAL_SPI_Init+0x11c>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006016:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006020:	431a      	orrs	r2, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602a:	ea42 0103 	orr.w	r1, r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	430a      	orrs	r2, r1
 8006038:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	431a      	orrs	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	431a      	orrs	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	431a      	orrs	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	431a      	orrs	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	431a      	orrs	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800606c:	431a      	orrs	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	431a      	orrs	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006078:	431a      	orrs	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006084:	ea42 0103 	orr.w	r1, r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00a      	beq.n	80060b6 <HAL_SPI_Init+0x1ba>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	40002000 	.word	0x40002000
 80060d4:	40013000 	.word	0x40013000
 80060d8:	40003800 	.word	0x40003800

080060dc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b088      	sub	sp, #32
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	4613      	mov	r3, r2
 80060ea:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3320      	adds	r3, #32
 80060f2:	617b      	str	r3, [r7, #20]
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060f4:	f7fd ff08 	bl	8003f08 <HAL_GetTick>
 80060f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b01      	cmp	r3, #1
 8006104:	d001      	beq.n	800610a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006106:	2302      	movs	r3, #2
 8006108:	e1e5      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
  }

  if ((pData == NULL) || (Size == 0UL))
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <HAL_SPI_Transmit+0x3a>
 8006110:	88fb      	ldrh	r3, [r7, #6]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d101      	bne.n	800611a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e1dd      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006120:	2b01      	cmp	r3, #1
 8006122:	d101      	bne.n	8006128 <HAL_SPI_Transmit+0x4c>
 8006124:	2302      	movs	r3, #2
 8006126:	e1d6      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2203      	movs	r2, #3
 8006134:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	88fa      	ldrh	r2, [r7, #6]
 800614a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	88fa      	ldrh	r2, [r7, #6]
 8006152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006180:	d108      	bne.n	8006194 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	e009      	b.n	80061a8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80061a6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	0c1b      	lsrs	r3, r3, #16
 80061b0:	041b      	lsls	r3, r3, #16
 80061b2:	88f9      	ldrh	r1, [r7, #6]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	6812      	ldr	r2, [r2, #0]
 80061b8:	430b      	orrs	r3, r1
 80061ba:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0201 	orr.w	r2, r2, #1
 80061ca:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10c      	bne.n	80061f4 <HAL_SPI_Transmit+0x118>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061e2:	d107      	bne.n	80061f4 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	2b0f      	cmp	r3, #15
 80061fa:	d951      	bls.n	80062a0 <HAL_SPI_Transmit+0x1c4>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a8a      	ldr	r2, [pc, #552]	@ (800642c <HAL_SPI_Transmit+0x350>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d045      	beq.n	8006292 <HAL_SPI_Transmit+0x1b6>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a89      	ldr	r2, [pc, #548]	@ (8006430 <HAL_SPI_Transmit+0x354>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d147      	bne.n	80062a0 <HAL_SPI_Transmit+0x1c4>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006210:	e03f      	b.n	8006292 <HAL_SPI_Transmit+0x1b6>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b02      	cmp	r3, #2
 800621e:	d114      	bne.n	800624a <HAL_SPI_Transmit+0x16e>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6812      	ldr	r2, [r2, #0]
 800622a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006230:	1d1a      	adds	r2, r3, #4
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006248:	e023      	b.n	8006292 <HAL_SPI_Transmit+0x1b6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800624a:	f7fd fe5d 	bl	8003f08 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d803      	bhi.n	8006262 <HAL_SPI_Transmit+0x186>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006260:	d102      	bne.n	8006268 <HAL_SPI_Transmit+0x18c>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d114      	bne.n	8006292 <HAL_SPI_Transmit+0x1b6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 fc7b 	bl	8006b64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006274:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e121      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1b9      	bne.n	8006212 <HAL_SPI_Transmit+0x136>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800629e:	e0f4      	b.n	800648a <HAL_SPI_Transmit+0x3ae>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	2b07      	cmp	r3, #7
 80062a6:	f240 80e9 	bls.w	800647c <HAL_SPI_Transmit+0x3a0>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80062aa:	e05d      	b.n	8006368 <HAL_SPI_Transmit+0x28c>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	f003 0302 	and.w	r3, r3, #2
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d132      	bne.n	8006320 <HAL_SPI_Transmit+0x244>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d918      	bls.n	80062f8 <HAL_SPI_Transmit+0x21c>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d014      	beq.n	80062f8 <HAL_SPI_Transmit+0x21c>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	6812      	ldr	r2, [r2, #0]
 80062d8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062de:	1d1a      	adds	r2, r3, #4
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b02      	subs	r3, #2
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80062f6:	e037      	b.n	8006368 <HAL_SPI_Transmit+0x28c>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062fc:	881a      	ldrh	r2, [r3, #0]
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006306:	1c9a      	adds	r2, r3, #2
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006312:	b29b      	uxth	r3, r3
 8006314:	3b01      	subs	r3, #1
 8006316:	b29a      	uxth	r2, r3
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800631e:	e023      	b.n	8006368 <HAL_SPI_Transmit+0x28c>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006320:	f7fd fdf2 	bl	8003f08 <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d803      	bhi.n	8006338 <HAL_SPI_Transmit+0x25c>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006336:	d102      	bne.n	800633e <HAL_SPI_Transmit+0x262>
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d114      	bne.n	8006368 <HAL_SPI_Transmit+0x28c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 fc10 	bl	8006b64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800634a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2200      	movs	r2, #0
 8006360:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e0b6      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800636e:	b29b      	uxth	r3, r3
 8006370:	2b00      	cmp	r3, #0
 8006372:	d19b      	bne.n	80062ac <HAL_SPI_Transmit+0x1d0>
 8006374:	e089      	b.n	800648a <HAL_SPI_Transmit+0x3ae>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b02      	cmp	r3, #2
 8006382:	d157      	bne.n	8006434 <HAL_SPI_Transmit+0x358>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800638a:	b29b      	uxth	r3, r3
 800638c:	2b03      	cmp	r3, #3
 800638e:	d918      	bls.n	80063c2 <HAL_SPI_Transmit+0x2e6>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	2b40      	cmp	r3, #64	@ 0x40
 8006396:	d914      	bls.n	80063c2 <HAL_SPI_Transmit+0x2e6>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6812      	ldr	r2, [r2, #0]
 80063a2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063a8:	1d1a      	adds	r2, r3, #4
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	3b04      	subs	r3, #4
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80063c0:	e05c      	b.n	800647c <HAL_SPI_Transmit+0x3a0>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d917      	bls.n	80063fe <HAL_SPI_Transmit+0x322>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d013      	beq.n	80063fe <HAL_SPI_Transmit+0x322>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063da:	881a      	ldrh	r2, [r3, #0]
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063e4:	1c9a      	adds	r2, r3, #2
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b02      	subs	r3, #2
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80063fc:	e03e      	b.n	800647c <HAL_SPI_Transmit+0x3a0>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3320      	adds	r3, #32
 8006408:	7812      	ldrb	r2, [r2, #0]
 800640a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800641c:	b29b      	uxth	r3, r3
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006428:	e028      	b.n	800647c <HAL_SPI_Transmit+0x3a0>
 800642a:	bf00      	nop
 800642c:	40013000 	.word	0x40013000
 8006430:	40003800 	.word	0x40003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006434:	f7fd fd68 	bl	8003f08 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	683a      	ldr	r2, [r7, #0]
 8006440:	429a      	cmp	r2, r3
 8006442:	d803      	bhi.n	800644c <HAL_SPI_Transmit+0x370>
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644a:	d102      	bne.n	8006452 <HAL_SPI_Transmit+0x376>
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d114      	bne.n	800647c <HAL_SPI_Transmit+0x3a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f000 fb86 	bl	8006b64 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800645e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e02c      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	f47f af76 	bne.w	8006376 <HAL_SPI_Transmit+0x29a>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2200      	movs	r2, #0
 8006492:	2108      	movs	r1, #8
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 fc05 	bl	8006ca4 <SPI_WaitOnFlagUntilTimeout>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <HAL_SPI_Transmit+0x3d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064a6:	f043 0220 	orr.w	r2, r3, #32
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 fb57 	bl	8006b64 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d001      	beq.n	80064d4 <HAL_SPI_Transmit+0x3f8>
  {
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e000      	b.n	80064d6 <HAL_SPI_Transmit+0x3fa>
  }
  else
  {
    return HAL_OK;
 80064d4:	2300      	movs	r3, #0
  }
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop

080064e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b08e      	sub	sp, #56	@ 0x38
 80064e4:	af02      	add	r7, sp, #8
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
 80064ec:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	3320      	adds	r3, #32
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3330      	adds	r3, #48	@ 0x30
 80064fc:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	b29b      	uxth	r3, r3
 8006506:	3301      	adds	r3, #1
 8006508:	83fb      	strh	r3, [r7, #30]
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800650a:	f7fd fcfd 	bl	8003f08 <HAL_GetTick>
 800650e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8006510:	887b      	ldrh	r3, [r7, #2]
 8006512:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8006514:	887b      	ldrh	r3, [r7, #2]
 8006516:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b01      	cmp	r3, #1
 8006522:	d001      	beq.n	8006528 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8006524:	2302      	movs	r3, #2
 8006526:	e318      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d005      	beq.n	800653a <HAL_SPI_TransmitReceive+0x5a>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d002      	beq.n	800653a <HAL_SPI_TransmitReceive+0x5a>
 8006534:	887b      	ldrh	r3, [r7, #2]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e30d      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006544:	2b01      	cmp	r3, #1
 8006546:	d101      	bne.n	800654c <HAL_SPI_TransmitReceive+0x6c>
 8006548:	2302      	movs	r3, #2
 800654a:	e306      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2205      	movs	r2, #5
 8006558:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	887a      	ldrh	r2, [r7, #2]
 800656e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	887a      	ldrh	r2, [r7, #2]
 8006576:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	887a      	ldrh	r2, [r7, #2]
 8006584:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	887a      	ldrh	r2, [r7, #2]
 800658c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68da      	ldr	r2, [r3, #12]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80065aa:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a76      	ldr	r2, [pc, #472]	@ (800678c <HAL_SPI_TransmitReceive+0x2ac>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d004      	beq.n	80065c0 <HAL_SPI_TransmitReceive+0xe0>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a75      	ldr	r2, [pc, #468]	@ (8006790 <HAL_SPI_TransmitReceive+0x2b0>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d102      	bne.n	80065c6 <HAL_SPI_TransmitReceive+0xe6>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80065c0:	2310      	movs	r3, #16
 80065c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065c4:	e001      	b.n	80065ca <HAL_SPI_TransmitReceive+0xea>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80065c6:	2308      	movs	r3, #8
 80065c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	041b      	lsls	r3, r3, #16
 80065d4:	8879      	ldrh	r1, [r7, #2]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	6812      	ldr	r2, [r2, #0]
 80065da:	430b      	orrs	r3, r1
 80065dc:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0201 	orr.w	r2, r2, #1
 80065ec:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d10c      	bne.n	8006616 <HAL_SPI_TransmitReceive+0x136>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006604:	d107      	bne.n	8006616 <HAL_SPI_TransmitReceive+0x136>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006614:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	2b0f      	cmp	r3, #15
 800661c:	f240 80ad 	bls.w	800677a <HAL_SPI_TransmitReceive+0x29a>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a59      	ldr	r2, [pc, #356]	@ (800678c <HAL_SPI_TransmitReceive+0x2ac>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d005      	beq.n	8006636 <HAL_SPI_TransmitReceive+0x156>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a58      	ldr	r2, [pc, #352]	@ (8006790 <HAL_SPI_TransmitReceive+0x2b0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	f040 80a2 	bne.w	800677a <HAL_SPI_TransmitReceive+0x29a>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8006636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006638:	089b      	lsrs	r3, r3, #2
 800663a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800663c:	e094      	b.n	8006768 <HAL_SPI_TransmitReceive+0x288>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	f003 0302 	and.w	r3, r3, #2
 8006648:	2b02      	cmp	r3, #2
 800664a:	d120      	bne.n	800668e <HAL_SPI_TransmitReceive+0x1ae>
 800664c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800664e:	2b00      	cmp	r3, #0
 8006650:	d01d      	beq.n	800668e <HAL_SPI_TransmitReceive+0x1ae>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006652:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006654:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800665a:	429a      	cmp	r2, r3
 800665c:	d217      	bcs.n	800668e <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800666e:	1d1a      	adds	r2, r3, #4
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800668c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006696:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006698:	2b00      	cmp	r3, #0
 800669a:	d065      	beq.n	8006768 <HAL_SPI_TransmitReceive+0x288>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d118      	bne.n	80066dc <HAL_SPI_TransmitReceive+0x1fc>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066b4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066ba:	1d1a      	adds	r2, r3, #4
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	3b01      	subs	r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80066d8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80066da:	e045      	b.n	8006768 <HAL_SPI_TransmitReceive+0x288>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80066dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80066de:	8bfb      	ldrh	r3, [r7, #30]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d21d      	bcs.n	8006720 <HAL_SPI_TransmitReceive+0x240>
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d018      	beq.n	8006720 <HAL_SPI_TransmitReceive+0x240>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80066f8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066fe:	1d1a      	adds	r2, r3, #4
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800671c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800671e:	e023      	b.n	8006768 <HAL_SPI_TransmitReceive+0x288>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006720:	f7fd fbf2 	bl	8003f08 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800672c:	429a      	cmp	r2, r3
 800672e:	d803      	bhi.n	8006738 <HAL_SPI_TransmitReceive+0x258>
 8006730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006736:	d102      	bne.n	800673e <HAL_SPI_TransmitReceive+0x25e>
 8006738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673a:	2b00      	cmp	r3, #0
 800673c:	d114      	bne.n	8006768 <HAL_SPI_TransmitReceive+0x288>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 fa10 	bl	8006b64 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800674a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e1f8      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006768:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800676a:	2b00      	cmp	r3, #0
 800676c:	f47f af67 	bne.w	800663e <HAL_SPI_TransmitReceive+0x15e>
 8006770:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006772:	2b00      	cmp	r3, #0
 8006774:	f47f af63 	bne.w	800663e <HAL_SPI_TransmitReceive+0x15e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8006778:	e1c9      	b.n	8006b0e <HAL_SPI_TransmitReceive+0x62e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	2b07      	cmp	r3, #7
 8006780:	f240 81bd 	bls.w	8006afe <HAL_SPI_TransmitReceive+0x61e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8006784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006786:	085b      	lsrs	r3, r3, #1
 8006788:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800678a:	e0c4      	b.n	8006916 <HAL_SPI_TransmitReceive+0x436>
 800678c:	40013000 	.word	0x40013000
 8006790:	40003800 	.word	0x40003800
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f003 0302 	and.w	r3, r3, #2
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d11f      	bne.n	80067e2 <HAL_SPI_TransmitReceive+0x302>
 80067a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01c      	beq.n	80067e2 <HAL_SPI_TransmitReceive+0x302>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80067a8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067aa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80067ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ae:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d216      	bcs.n	80067e2 <HAL_SPI_TransmitReceive+0x302>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067b8:	881a      	ldrh	r2, [r3, #0]
 80067ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067bc:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067c2:	1c9a      	adds	r2, r3, #2
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80067ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 8092 	beq.w	8006916 <HAL_SPI_TransmitReceive+0x436>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	f003 0301 	and.w	r3, r3, #1
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d118      	bne.n	8006832 <HAL_SPI_TransmitReceive+0x352>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006804:	6a3a      	ldr	r2, [r7, #32]
 8006806:	8812      	ldrh	r2, [r2, #0]
 8006808:	b292      	uxth	r2, r2
 800680a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006810:	1c9a      	adds	r2, r3, #2
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800681c:	b29b      	uxth	r3, r3
 800681e:	3b01      	subs	r3, #1
 8006820:	b29a      	uxth	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800682e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006830:	e071      	b.n	8006916 <HAL_SPI_TransmitReceive+0x436>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006832:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006834:	8bfb      	ldrh	r3, [r7, #30]
 8006836:	429a      	cmp	r2, r3
 8006838:	d228      	bcs.n	800688c <HAL_SPI_TransmitReceive+0x3ac>
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d023      	beq.n	800688c <HAL_SPI_TransmitReceive+0x3ac>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006848:	6a3a      	ldr	r2, [r7, #32]
 800684a:	8812      	ldrh	r2, [r2, #0]
 800684c:	b292      	uxth	r2, r2
 800684e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006854:	1c9a      	adds	r2, r3, #2
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800685e:	6a3a      	ldr	r2, [r7, #32]
 8006860:	8812      	ldrh	r2, [r2, #0]
 8006862:	b292      	uxth	r2, r2
 8006864:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800686a:	1c9a      	adds	r2, r3, #2
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006876:	b29b      	uxth	r3, r3
 8006878:	3b02      	subs	r3, #2
 800687a:	b29a      	uxth	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006888:	853b      	strh	r3, [r7, #40]	@ 0x28
 800688a:	e044      	b.n	8006916 <HAL_SPI_TransmitReceive+0x436>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800688c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800688e:	2b01      	cmp	r3, #1
 8006890:	d11d      	bne.n	80068ce <HAL_SPI_TransmitReceive+0x3ee>
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d018      	beq.n	80068ce <HAL_SPI_TransmitReceive+0x3ee>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068a0:	6a3a      	ldr	r2, [r7, #32]
 80068a2:	8812      	ldrh	r2, [r2, #0]
 80068a4:	b292      	uxth	r2, r2
 80068a6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068ac:	1c9a      	adds	r2, r3, #2
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	3b01      	subs	r3, #1
 80068bc:	b29a      	uxth	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80068ca:	853b      	strh	r3, [r7, #40]	@ 0x28
 80068cc:	e023      	b.n	8006916 <HAL_SPI_TransmitReceive+0x436>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068ce:	f7fd fb1b 	bl	8003f08 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068da:	429a      	cmp	r2, r3
 80068dc:	d803      	bhi.n	80068e6 <HAL_SPI_TransmitReceive+0x406>
 80068de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e4:	d102      	bne.n	80068ec <HAL_SPI_TransmitReceive+0x40c>
 80068e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d114      	bne.n	8006916 <HAL_SPI_TransmitReceive+0x436>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f939 	bl	8006b64 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e121      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006916:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006918:	2b00      	cmp	r3, #0
 800691a:	f47f af3b 	bne.w	8006794 <HAL_SPI_TransmitReceive+0x2b4>
 800691e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006920:	2b00      	cmp	r3, #0
 8006922:	f47f af37 	bne.w	8006794 <HAL_SPI_TransmitReceive+0x2b4>
 8006926:	e0f2      	b.n	8006b0e <HAL_SPI_TransmitReceive+0x62e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b02      	cmp	r3, #2
 8006934:	d121      	bne.n	800697a <HAL_SPI_TransmitReceive+0x49a>
 8006936:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006938:	2b00      	cmp	r3, #0
 800693a:	d01e      	beq.n	800697a <HAL_SPI_TransmitReceive+0x49a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800693c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800693e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006942:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006944:	429a      	cmp	r2, r3
 8006946:	d218      	bcs.n	800697a <HAL_SPI_TransmitReceive+0x49a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3320      	adds	r3, #32
 8006952:	7812      	ldrb	r2, [r2, #0]
 8006954:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006966:	b29b      	uxth	r3, r3
 8006968:	3b01      	subs	r3, #1
 800696a:	b29a      	uxth	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006978:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006982:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 80ba 	beq.w	8006afe <HAL_SPI_TransmitReceive+0x61e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b01      	cmp	r3, #1
 8006996:	d11b      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x4f0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069a4:	7812      	ldrb	r2, [r2, #0]
 80069a6:	b2d2      	uxtb	r2, r2
 80069a8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069ae:	1c5a      	adds	r2, r3, #1
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	3b01      	subs	r3, #1
 80069be:	b29a      	uxth	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80069cc:	853b      	strh	r3, [r7, #40]	@ 0x28
 80069ce:	e096      	b.n	8006afe <HAL_SPI_TransmitReceive+0x61e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80069d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80069d2:	8bfb      	ldrh	r3, [r7, #30]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d24a      	bcs.n	8006a6e <HAL_SPI_TransmitReceive+0x58e>
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d045      	beq.n	8006a6e <HAL_SPI_TransmitReceive+0x58e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069ee:	7812      	ldrb	r2, [r2, #0]
 80069f0:	b2d2      	uxtb	r2, r2
 80069f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a0a:	7812      	ldrb	r2, [r2, #0]
 8006a0c:	b2d2      	uxtb	r2, r2
 8006a0e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a26:	7812      	ldrb	r2, [r2, #0]
 8006a28:	b2d2      	uxtb	r2, r2
 8006a2a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a30:	1c5a      	adds	r2, r3, #1
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a42:	7812      	ldrb	r2, [r2, #0]
 8006a44:	b2d2      	uxtb	r2, r2
 8006a46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b04      	subs	r3, #4
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006a6a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006a6c:	e047      	b.n	8006afe <HAL_SPI_TransmitReceive+0x61e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006a6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006a70:	2b03      	cmp	r3, #3
 8006a72:	d820      	bhi.n	8006ab6 <HAL_SPI_TransmitReceive+0x5d6>
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d01b      	beq.n	8006ab6 <HAL_SPI_TransmitReceive+0x5d6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a8a:	7812      	ldrb	r2, [r2, #0]
 8006a8c:	b2d2      	uxtb	r2, r2
 8006a8e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a94:	1c5a      	adds	r2, r3, #1
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006ab2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006ab4:	e023      	b.n	8006afe <HAL_SPI_TransmitReceive+0x61e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ab6:	f7fd fa27 	bl	8003f08 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d803      	bhi.n	8006ace <HAL_SPI_TransmitReceive+0x5ee>
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d102      	bne.n	8006ad4 <HAL_SPI_TransmitReceive+0x5f4>
 8006ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d114      	bne.n	8006afe <HAL_SPI_TransmitReceive+0x61e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f000 f845 	bl	8006b64 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ae0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e02d      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006afe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f47f af11 	bne.w	8006928 <HAL_SPI_TransmitReceive+0x448>
 8006b06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f47f af0d 	bne.w	8006928 <HAL_SPI_TransmitReceive+0x448>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b14:	2200      	movs	r2, #0
 8006b16:	2108      	movs	r1, #8
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f8c3 	bl	8006ca4 <SPI_WaitOnFlagUntilTimeout>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d007      	beq.n	8006b34 <HAL_SPI_TransmitReceive+0x654>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b2a:	f043 0220 	orr.w	r2, r3, #32
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 f815 	bl	8006b64 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <HAL_SPI_TransmitReceive+0x678>
  {
    return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e000      	b.n	8006b5a <HAL_SPI_TransmitReceive+0x67a>
  }
  else
  {
    return HAL_OK;
 8006b58:	2300      	movs	r3, #0
  }
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3730      	adds	r7, #48	@ 0x30
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop

08006b64 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0208 	orr.w	r2, r2, #8
 8006b82:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	699a      	ldr	r2, [r3, #24]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f042 0210 	orr.w	r2, r2, #16
 8006b92:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0201 	bic.w	r2, r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8006bb2:	f023 0303 	bic.w	r3, r3, #3
 8006bb6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006bc6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b04      	cmp	r3, #4
 8006bd2:	d014      	beq.n	8006bfe <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00f      	beq.n	8006bfe <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006be4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	699a      	ldr	r2, [r3, #24]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f042 0220 	orr.w	r2, r2, #32
 8006bfc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b03      	cmp	r3, #3
 8006c08:	d014      	beq.n	8006c34 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00f      	beq.n	8006c34 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c1a:	f043 0204 	orr.w	r2, r3, #4
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	699a      	ldr	r2, [r3, #24]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c32:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00f      	beq.n	8006c5e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c44:	f043 0201 	orr.w	r2, r3, #1
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	699a      	ldr	r2, [r3, #24]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c5c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00f      	beq.n	8006c88 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c6e:	f043 0208 	orr.w	r2, r3, #8
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	699a      	ldr	r2, [r3, #24]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c86:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8006c98:	bf00      	nop
 8006c9a:	3714      	adds	r7, #20
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	603b      	str	r3, [r7, #0]
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006cb4:	e010      	b.n	8006cd8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cb6:	f7fd f927 	bl	8003f08 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d803      	bhi.n	8006cce <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ccc:	d102      	bne.n	8006cd4 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e00f      	b.n	8006cf8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695a      	ldr	r2, [r3, #20]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	bf0c      	ite	eq
 8006ce8:	2301      	moveq	r3, #1
 8006cea:	2300      	movne	r3, #0
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	461a      	mov	r2, r3
 8006cf0:	79fb      	ldrb	r3, [r7, #7]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d0df      	beq.n	8006cb6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d0c:	095b      	lsrs	r3, r3, #5
 8006d0e:	3301      	adds	r3, #1
 8006d10:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	3301      	adds	r3, #1
 8006d18:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	3307      	adds	r3, #7
 8006d1e:	08db      	lsrs	r3, r3, #3
 8006d20:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	fb02 f303 	mul.w	r3, r2, r3
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b083      	sub	sp, #12
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
 8006d3e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d12e      	bne.n	8006daa <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d101      	bne.n	8006d5a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8006d56:	2302      	movs	r3, #2
 8006d58:	e028      	b.n	8006dac <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2202      	movs	r2, #2
 8006d66:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f022 0201 	bic.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8006d86:	ea42 0103 	orr.w	r1, r2, r3
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	689a      	ldr	r2, [r3, #8]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	430a      	orrs	r2, r1
 8006d94:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	e000      	b.n	8006dac <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
  }
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d101      	bne.n	8006dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e042      	b.n	8006e50 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d106      	bne.n	8006de2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f7fc fddd 	bl	800399c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2224      	movs	r2, #36	@ 0x24
 8006de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0201 	bic.w	r2, r2, #1
 8006df8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d002      	beq.n	8006e08 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 fa2a 	bl	800725c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 f8b3 	bl	8006f74 <UART_SetConfig>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d101      	bne.n	8006e18 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e01b      	b.n	8006e50 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 faa9 	bl	80073a0 <UART_CheckIdleState>
 8006e4e:	4603      	mov	r3, r0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3708      	adds	r7, #8
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b08a      	sub	sp, #40	@ 0x28
 8006e5c:	af02      	add	r7, sp, #8
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	603b      	str	r3, [r7, #0]
 8006e64:	4613      	mov	r3, r2
 8006e66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e6e:	2b20      	cmp	r3, #32
 8006e70:	d17b      	bne.n	8006f6a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <HAL_UART_Transmit+0x26>
 8006e78:	88fb      	ldrh	r3, [r7, #6]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e074      	b.n	8006f6c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2221      	movs	r2, #33	@ 0x21
 8006e8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e92:	f7fd f839 	bl	8003f08 <HAL_GetTick>
 8006e96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	88fa      	ldrh	r2, [r7, #6]
 8006e9c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	88fa      	ldrh	r2, [r7, #6]
 8006ea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb0:	d108      	bne.n	8006ec4 <HAL_UART_Transmit+0x6c>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d104      	bne.n	8006ec4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	61bb      	str	r3, [r7, #24]
 8006ec2:	e003      	b.n	8006ecc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ecc:	e030      	b.n	8006f30 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2180      	movs	r1, #128	@ 0x80
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fb0b 	bl	80074f4 <UART_WaitOnFlagUntilTimeout>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e03d      	b.n	8006f6c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10b      	bne.n	8006f0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	881b      	ldrh	r3, [r3, #0]
 8006efa:	461a      	mov	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	3302      	adds	r3, #2
 8006f0a:	61bb      	str	r3, [r7, #24]
 8006f0c:	e007      	b.n	8006f1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	781a      	ldrb	r2, [r3, #0]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	3b01      	subs	r3, #1
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1c8      	bne.n	8006ece <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	2200      	movs	r2, #0
 8006f44:	2140      	movs	r1, #64	@ 0x40
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f000 fad4 	bl	80074f4 <UART_WaitOnFlagUntilTimeout>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d005      	beq.n	8006f5e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e006      	b.n	8006f6c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2220      	movs	r2, #32
 8006f62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f66:	2300      	movs	r3, #0
 8006f68:	e000      	b.n	8006f6c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f6a:	2302      	movs	r3, #2
  }
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3720      	adds	r7, #32
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f78:	b08e      	sub	sp, #56	@ 0x38
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	4b9b      	ldr	r3, [pc, #620]	@ (8007210 <UART_SetConfig+0x29c>)
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006fac:	430b      	orrs	r3, r1
 8006fae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a90      	ldr	r2, [pc, #576]	@ (8007214 <UART_SetConfig+0x2a0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d004      	beq.n	8006fe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006fea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006fee:	697a      	ldr	r2, [r7, #20]
 8006ff0:	6812      	ldr	r2, [r2, #0]
 8006ff2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006ff4:	430b      	orrs	r3, r1
 8006ff6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ffe:	f023 010f 	bic.w	r1, r3, #15
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a81      	ldr	r2, [pc, #516]	@ (8007218 <UART_SetConfig+0x2a4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d102      	bne.n	800701e <UART_SetConfig+0xaa>
 8007018:	2301      	movs	r3, #1
 800701a:	633b      	str	r3, [r7, #48]	@ 0x30
 800701c:	e022      	b.n	8007064 <UART_SetConfig+0xf0>
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a7e      	ldr	r2, [pc, #504]	@ (800721c <UART_SetConfig+0x2a8>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d102      	bne.n	800702e <UART_SetConfig+0xba>
 8007028:	2302      	movs	r3, #2
 800702a:	633b      	str	r3, [r7, #48]	@ 0x30
 800702c:	e01a      	b.n	8007064 <UART_SetConfig+0xf0>
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a7b      	ldr	r2, [pc, #492]	@ (8007220 <UART_SetConfig+0x2ac>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d102      	bne.n	800703e <UART_SetConfig+0xca>
 8007038:	2304      	movs	r3, #4
 800703a:	633b      	str	r3, [r7, #48]	@ 0x30
 800703c:	e012      	b.n	8007064 <UART_SetConfig+0xf0>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a78      	ldr	r2, [pc, #480]	@ (8007224 <UART_SetConfig+0x2b0>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d102      	bne.n	800704e <UART_SetConfig+0xda>
 8007048:	2308      	movs	r3, #8
 800704a:	633b      	str	r3, [r7, #48]	@ 0x30
 800704c:	e00a      	b.n	8007064 <UART_SetConfig+0xf0>
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a70      	ldr	r2, [pc, #448]	@ (8007214 <UART_SetConfig+0x2a0>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d103      	bne.n	8007060 <UART_SetConfig+0xec>
 8007058:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800705c:	633b      	str	r3, [r7, #48]	@ 0x30
 800705e:	e001      	b.n	8007064 <UART_SetConfig+0xf0>
 8007060:	2300      	movs	r3, #0
 8007062:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a6a      	ldr	r2, [pc, #424]	@ (8007214 <UART_SetConfig+0x2a0>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d16c      	bne.n	8007148 <UART_SetConfig+0x1d4>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800706e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007070:	f7fe fa6a 	bl	8005548 <HAL_RCCEx_GetPeriphCLKFreq>
 8007074:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
 8007076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 80da 	beq.w	8007232 <UART_SetConfig+0x2be>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007082:	4a69      	ldr	r2, [pc, #420]	@ (8007228 <UART_SetConfig+0x2b4>)
 8007084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007088:	461a      	mov	r2, r3
 800708a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007090:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	4613      	mov	r3, r2
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	4413      	add	r3, r2
 800709c:	69fa      	ldr	r2, [r7, #28]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d305      	bcc.n	80070ae <UART_SetConfig+0x13a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070a8:	69fa      	ldr	r2, [r7, #28]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d903      	bls.n	80070b6 <UART_SetConfig+0x142>
      {
        ret = HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80070b4:	e0bd      	b.n	8007232 <UART_SetConfig+0x2be>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b8:	2200      	movs	r2, #0
 80070ba:	60bb      	str	r3, [r7, #8]
 80070bc:	60fa      	str	r2, [r7, #12]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c2:	4a59      	ldr	r2, [pc, #356]	@ (8007228 <UART_SetConfig+0x2b4>)
 80070c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2200      	movs	r2, #0
 80070cc:	603b      	str	r3, [r7, #0]
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070d8:	f7f9 fec8 	bl	8000e6c <__aeabi_uldivmod>
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	4610      	mov	r0, r2
 80070e2:	4619      	mov	r1, r3
 80070e4:	f04f 0200 	mov.w	r2, #0
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	020b      	lsls	r3, r1, #8
 80070ee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070f2:	0202      	lsls	r2, r0, #8
 80070f4:	6979      	ldr	r1, [r7, #20]
 80070f6:	6849      	ldr	r1, [r1, #4]
 80070f8:	0849      	lsrs	r1, r1, #1
 80070fa:	2000      	movs	r0, #0
 80070fc:	460c      	mov	r4, r1
 80070fe:	4605      	mov	r5, r0
 8007100:	eb12 0804 	adds.w	r8, r2, r4
 8007104:	eb43 0905 	adc.w	r9, r3, r5
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	469a      	mov	sl, r3
 8007110:	4693      	mov	fp, r2
 8007112:	4652      	mov	r2, sl
 8007114:	465b      	mov	r3, fp
 8007116:	4640      	mov	r0, r8
 8007118:	4649      	mov	r1, r9
 800711a:	f7f9 fea7 	bl	8000e6c <__aeabi_uldivmod>
 800711e:	4602      	mov	r2, r0
 8007120:	460b      	mov	r3, r1
 8007122:	4613      	mov	r3, r2
 8007124:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007128:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800712c:	d308      	bcc.n	8007140 <UART_SetConfig+0x1cc>
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007134:	d204      	bcs.n	8007140 <UART_SetConfig+0x1cc>
        {
          huart->Instance->BRR = usartdiv;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713c:	60da      	str	r2, [r3, #12]
 800713e:	e078      	b.n	8007232 <UART_SetConfig+0x2be>
        }
        else
        {
          ret = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007146:	e074      	b.n	8007232 <UART_SetConfig+0x2be>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007150:	d137      	bne.n	80071c2 <UART_SetConfig+0x24e>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007152:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007154:	f7fe f9f8 	bl	8005548 <HAL_RCCEx_GetPeriphCLKFreq>
 8007158:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800715a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715c:	2b00      	cmp	r3, #0
 800715e:	d068      	beq.n	8007232 <UART_SetConfig+0x2be>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007164:	4a30      	ldr	r2, [pc, #192]	@ (8007228 <UART_SetConfig+0x2b4>)
 8007166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800716a:	461a      	mov	r2, r3
 800716c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007172:	005a      	lsls	r2, r3, #1
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	085b      	lsrs	r3, r3, #1
 800717a:	441a      	add	r2, r3
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	fbb2 f3f3 	udiv	r3, r2, r3
 8007184:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	2b0f      	cmp	r3, #15
 800718a:	d916      	bls.n	80071ba <UART_SetConfig+0x246>
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007192:	d212      	bcs.n	80071ba <UART_SetConfig+0x246>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007196:	b29b      	uxth	r3, r3
 8007198:	f023 030f 	bic.w	r3, r3, #15
 800719c:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	085b      	lsrs	r3, r3, #1
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	f003 0307 	and.w	r3, r3, #7
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80071ac:	4313      	orrs	r3, r2
 80071ae:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80071b6:	60da      	str	r2, [r3, #12]
 80071b8:	e03b      	b.n	8007232 <UART_SetConfig+0x2be>
      }
      else
      {
        ret = HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80071c0:	e037      	b.n	8007232 <UART_SetConfig+0x2be>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80071c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071c4:	f7fe f9c0 	bl	8005548 <HAL_RCCEx_GetPeriphCLKFreq>
 80071c8:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
 80071ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d030      	beq.n	8007232 <UART_SetConfig+0x2be>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d4:	4a14      	ldr	r2, [pc, #80]	@ (8007228 <UART_SetConfig+0x2b4>)
 80071d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071da:	461a      	mov	r2, r3
 80071dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071de:	fbb3 f2f2 	udiv	r2, r3, r2
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	085b      	lsrs	r3, r3, #1
 80071e8:	441a      	add	r2, r3
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f2:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	2b0f      	cmp	r3, #15
 80071f8:	d918      	bls.n	800722c <UART_SetConfig+0x2b8>
 80071fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007200:	d214      	bcs.n	800722c <UART_SetConfig+0x2b8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007204:	b29a      	uxth	r2, r3
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	60da      	str	r2, [r3, #12]
 800720c:	e011      	b.n	8007232 <UART_SetConfig+0x2be>
 800720e:	bf00      	nop
 8007210:	cfff69f3 	.word	0xcfff69f3
 8007214:	40042400 	.word	0x40042400
 8007218:	40013800 	.word	0x40013800
 800721c:	40004800 	.word	0x40004800
 8007220:	40004c00 	.word	0x40004c00
 8007224:	40005000 	.word	0x40005000
 8007228:	0800aa04 	.word	0x0800aa04
      }
      else
      {
        ret = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	2201      	movs	r2, #1
 8007236:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2201      	movs	r2, #1
 800723e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	2200      	movs	r2, #0
 8007246:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	2200      	movs	r2, #0
 800724c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800724e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007252:	4618      	mov	r0, r3
 8007254:	3738      	adds	r7, #56	@ 0x38
 8007256:	46bd      	mov	sp, r7
 8007258:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800725c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007268:	f003 0308 	and.w	r3, r3, #8
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00a      	beq.n	8007286 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00a      	beq.n	80072a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	430a      	orrs	r2, r1
 80072a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	430a      	orrs	r2, r1
 80072ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f0:	f003 0310 	and.w	r3, r3, #16
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00a      	beq.n	800730e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007312:	f003 0320 	and.w	r3, r3, #32
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00a      	beq.n	8007330 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	430a      	orrs	r2, r1
 800732e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007338:	2b00      	cmp	r3, #0
 800733a:	d01a      	beq.n	8007372 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800735a:	d10a      	bne.n	8007372 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	430a      	orrs	r2, r1
 8007392:	605a      	str	r2, [r3, #4]
  }
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b098      	sub	sp, #96	@ 0x60
 80073a4:	af02      	add	r7, sp, #8
 80073a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073b0:	f7fc fdaa 	bl	8003f08 <HAL_GetTick>
 80073b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0308 	and.w	r3, r3, #8
 80073c0:	2b08      	cmp	r3, #8
 80073c2:	d12f      	bne.n	8007424 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073cc:	2200      	movs	r2, #0
 80073ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f88e 	bl	80074f4 <UART_WaitOnFlagUntilTimeout>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d022      	beq.n	8007424 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e6:	e853 3f00 	ldrex	r3, [r3]
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	461a      	mov	r2, r3
 80073fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80073fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007402:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800740a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e6      	bne.n	80073de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2220      	movs	r2, #32
 8007414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e063      	b.n	80074ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b04      	cmp	r3, #4
 8007430:	d149      	bne.n	80074c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007432:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800743a:	2200      	movs	r2, #0
 800743c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f857 	bl	80074f4 <UART_WaitOnFlagUntilTimeout>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d03c      	beq.n	80074c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	e853 3f00 	ldrex	r3, [r3]
 8007458:	623b      	str	r3, [r7, #32]
   return(result);
 800745a:	6a3b      	ldr	r3, [r7, #32]
 800745c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	461a      	mov	r2, r3
 8007468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800746a:	633b      	str	r3, [r7, #48]	@ 0x30
 800746c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007472:	e841 2300 	strex	r3, r2, [r1]
 8007476:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1e6      	bne.n	800744c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3308      	adds	r3, #8
 8007484:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	60fb      	str	r3, [r7, #12]
   return(result);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f023 0301 	bic.w	r3, r3, #1
 8007494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3308      	adds	r3, #8
 800749c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800749e:	61fa      	str	r2, [r7, #28]
 80074a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	69b9      	ldr	r1, [r7, #24]
 80074a4:	69fa      	ldr	r2, [r7, #28]
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	617b      	str	r3, [r7, #20]
   return(result);
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e5      	bne.n	800747e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e012      	b.n	80074ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2220      	movs	r2, #32
 80074ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2220      	movs	r2, #32
 80074d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3758      	adds	r7, #88	@ 0x58
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	603b      	str	r3, [r7, #0]
 8007500:	4613      	mov	r3, r2
 8007502:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007504:	e04f      	b.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800750c:	d04b      	beq.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800750e:	f7fc fcfb 	bl	8003f08 <HAL_GetTick>
 8007512:	4602      	mov	r2, r0
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	429a      	cmp	r2, r3
 800751c:	d302      	bcc.n	8007524 <UART_WaitOnFlagUntilTimeout+0x30>
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e04e      	b.n	80075c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 0304 	and.w	r3, r3, #4
 8007532:	2b00      	cmp	r3, #0
 8007534:	d037      	beq.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	2b80      	cmp	r3, #128	@ 0x80
 800753a:	d034      	beq.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b40      	cmp	r3, #64	@ 0x40
 8007540:	d031      	beq.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	69db      	ldr	r3, [r3, #28]
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b08      	cmp	r3, #8
 800754e:	d110      	bne.n	8007572 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2208      	movs	r2, #8
 8007556:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 f838 	bl	80075ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2208      	movs	r2, #8
 8007562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e029      	b.n	80075c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800757c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007580:	d111      	bne.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800758a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 f81e 	bl	80075ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2220      	movs	r2, #32
 8007596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e00f      	b.n	80075c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69da      	ldr	r2, [r3, #28]
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	4013      	ands	r3, r2
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	bf0c      	ite	eq
 80075b6:	2301      	moveq	r3, #1
 80075b8:	2300      	movne	r3, #0
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	461a      	mov	r2, r3
 80075be:	79fb      	ldrb	r3, [r7, #7]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d0a0      	beq.n	8007506 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075ce:	b480      	push	{r7}
 80075d0:	b095      	sub	sp, #84	@ 0x54
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075de:	e853 3f00 	ldrex	r3, [r3]
 80075e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	461a      	mov	r2, r3
 80075f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80075f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e6      	bne.n	80075d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	3308      	adds	r3, #8
 800760e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6a3b      	ldr	r3, [r7, #32]
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	61fb      	str	r3, [r7, #28]
   return(result);
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800761e:	f023 0301 	bic.w	r3, r3, #1
 8007622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3308      	adds	r3, #8
 800762a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800762c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800762e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007630:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007634:	e841 2300 	strex	r3, r2, [r1]
 8007638:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1e3      	bne.n	8007608 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007644:	2b01      	cmp	r3, #1
 8007646:	d118      	bne.n	800767a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	60bb      	str	r3, [r7, #8]
   return(result);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f023 0310 	bic.w	r3, r3, #16
 800765c:	647b      	str	r3, [r7, #68]	@ 0x44
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007666:	61bb      	str	r3, [r7, #24]
 8007668:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	6979      	ldr	r1, [r7, #20]
 800766c:	69ba      	ldr	r2, [r7, #24]
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	613b      	str	r3, [r7, #16]
   return(result);
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e6      	bne.n	8007648 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800768e:	bf00      	nop
 8007690:	3754      	adds	r7, #84	@ 0x54
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800769a:	b480      	push	{r7}
 800769c:	b085      	sub	sp, #20
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d101      	bne.n	80076b0 <HAL_UARTEx_DisableFifoMode+0x16>
 80076ac:	2302      	movs	r3, #2
 80076ae:	e027      	b.n	8007700 <HAL_UARTEx_DisableFifoMode+0x66>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2224      	movs	r2, #36	@ 0x24
 80076bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0201 	bic.w	r2, r2, #1
 80076d6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80076de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800771c:	2b01      	cmp	r3, #1
 800771e:	d101      	bne.n	8007724 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007720:	2302      	movs	r3, #2
 8007722:	e02d      	b.n	8007780 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2224      	movs	r2, #36	@ 0x24
 8007730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f022 0201 	bic.w	r2, r2, #1
 800774a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 f84f 	bl	8007804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2220      	movs	r2, #32
 8007772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007798:	2b01      	cmp	r3, #1
 800779a:	d101      	bne.n	80077a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800779c:	2302      	movs	r3, #2
 800779e:	e02d      	b.n	80077fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2224      	movs	r2, #36	@ 0x24
 80077ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 0201 	bic.w	r2, r2, #1
 80077c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	683a      	ldr	r2, [r7, #0]
 80077d8:	430a      	orrs	r2, r1
 80077da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 f811 	bl	8007804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2220      	movs	r2, #32
 80077ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007810:	2b00      	cmp	r3, #0
 8007812:	d108      	bne.n	8007826 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007824:	e031      	b.n	800788a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007826:	2308      	movs	r3, #8
 8007828:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800782a:	2308      	movs	r3, #8
 800782c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	0e5b      	lsrs	r3, r3, #25
 8007836:	b2db      	uxtb	r3, r3
 8007838:	f003 0307 	and.w	r3, r3, #7
 800783c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	0f5b      	lsrs	r3, r3, #29
 8007846:	b2db      	uxtb	r3, r3
 8007848:	f003 0307 	and.w	r3, r3, #7
 800784c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800784e:	7bbb      	ldrb	r3, [r7, #14]
 8007850:	7b3a      	ldrb	r2, [r7, #12]
 8007852:	4911      	ldr	r1, [pc, #68]	@ (8007898 <UARTEx_SetNbDataToProcess+0x94>)
 8007854:	5c8a      	ldrb	r2, [r1, r2]
 8007856:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800785a:	7b3a      	ldrb	r2, [r7, #12]
 800785c:	490f      	ldr	r1, [pc, #60]	@ (800789c <UARTEx_SetNbDataToProcess+0x98>)
 800785e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007860:	fb93 f3f2 	sdiv	r3, r3, r2
 8007864:	b29a      	uxth	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800786c:	7bfb      	ldrb	r3, [r7, #15]
 800786e:	7b7a      	ldrb	r2, [r7, #13]
 8007870:	4909      	ldr	r1, [pc, #36]	@ (8007898 <UARTEx_SetNbDataToProcess+0x94>)
 8007872:	5c8a      	ldrb	r2, [r1, r2]
 8007874:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007878:	7b7a      	ldrb	r2, [r7, #13]
 800787a:	4908      	ldr	r1, [pc, #32]	@ (800789c <UARTEx_SetNbDataToProcess+0x98>)
 800787c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800787e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007882:	b29a      	uxth	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800788a:	bf00      	nop
 800788c:	3714      	adds	r7, #20
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	0800aa1c 	.word	0x0800aa1c
 800789c:	0800aa24 	.word	0x0800aa24

080078a0 <__cvt>:
 80078a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078a4:	ec57 6b10 	vmov	r6, r7, d0
 80078a8:	2f00      	cmp	r7, #0
 80078aa:	460c      	mov	r4, r1
 80078ac:	4619      	mov	r1, r3
 80078ae:	463b      	mov	r3, r7
 80078b0:	bfb4      	ite	lt
 80078b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80078b6:	2300      	movge	r3, #0
 80078b8:	4691      	mov	r9, r2
 80078ba:	bfbf      	itttt	lt
 80078bc:	4632      	movlt	r2, r6
 80078be:	461f      	movlt	r7, r3
 80078c0:	232d      	movlt	r3, #45	@ 0x2d
 80078c2:	4616      	movlt	r6, r2
 80078c4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80078c8:	700b      	strb	r3, [r1, #0]
 80078ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078cc:	f023 0820 	bic.w	r8, r3, #32
 80078d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80078d4:	d005      	beq.n	80078e2 <__cvt+0x42>
 80078d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80078da:	d100      	bne.n	80078de <__cvt+0x3e>
 80078dc:	3401      	adds	r4, #1
 80078de:	2102      	movs	r1, #2
 80078e0:	e000      	b.n	80078e4 <__cvt+0x44>
 80078e2:	2103      	movs	r1, #3
 80078e4:	ab03      	add	r3, sp, #12
 80078e6:	4622      	mov	r2, r4
 80078e8:	9301      	str	r3, [sp, #4]
 80078ea:	ab02      	add	r3, sp, #8
 80078ec:	ec47 6b10 	vmov	d0, r6, r7
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	4653      	mov	r3, sl
 80078f4:	f000 fe7c 	bl	80085f0 <_dtoa_r>
 80078f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80078fc:	4605      	mov	r5, r0
 80078fe:	d119      	bne.n	8007934 <__cvt+0x94>
 8007900:	f019 0f01 	tst.w	r9, #1
 8007904:	d00e      	beq.n	8007924 <__cvt+0x84>
 8007906:	eb00 0904 	add.w	r9, r0, r4
 800790a:	2200      	movs	r2, #0
 800790c:	2300      	movs	r3, #0
 800790e:	4630      	mov	r0, r6
 8007910:	4639      	mov	r1, r7
 8007912:	f7f9 f8dd 	bl	8000ad0 <__aeabi_dcmpeq>
 8007916:	b108      	cbz	r0, 800791c <__cvt+0x7c>
 8007918:	f8cd 900c 	str.w	r9, [sp, #12]
 800791c:	2230      	movs	r2, #48	@ 0x30
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	454b      	cmp	r3, r9
 8007922:	d31e      	bcc.n	8007962 <__cvt+0xc2>
 8007924:	9b03      	ldr	r3, [sp, #12]
 8007926:	4628      	mov	r0, r5
 8007928:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800792a:	1b5b      	subs	r3, r3, r5
 800792c:	6013      	str	r3, [r2, #0]
 800792e:	b004      	add	sp, #16
 8007930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007934:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007938:	eb00 0904 	add.w	r9, r0, r4
 800793c:	d1e5      	bne.n	800790a <__cvt+0x6a>
 800793e:	7803      	ldrb	r3, [r0, #0]
 8007940:	2b30      	cmp	r3, #48	@ 0x30
 8007942:	d10a      	bne.n	800795a <__cvt+0xba>
 8007944:	2200      	movs	r2, #0
 8007946:	2300      	movs	r3, #0
 8007948:	4630      	mov	r0, r6
 800794a:	4639      	mov	r1, r7
 800794c:	f7f9 f8c0 	bl	8000ad0 <__aeabi_dcmpeq>
 8007950:	b918      	cbnz	r0, 800795a <__cvt+0xba>
 8007952:	f1c4 0401 	rsb	r4, r4, #1
 8007956:	f8ca 4000 	str.w	r4, [sl]
 800795a:	f8da 3000 	ldr.w	r3, [sl]
 800795e:	4499      	add	r9, r3
 8007960:	e7d3      	b.n	800790a <__cvt+0x6a>
 8007962:	1c59      	adds	r1, r3, #1
 8007964:	9103      	str	r1, [sp, #12]
 8007966:	701a      	strb	r2, [r3, #0]
 8007968:	e7d9      	b.n	800791e <__cvt+0x7e>

0800796a <__exponent>:
 800796a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800796c:	2900      	cmp	r1, #0
 800796e:	7002      	strb	r2, [r0, #0]
 8007970:	bfba      	itte	lt
 8007972:	4249      	neglt	r1, r1
 8007974:	232d      	movlt	r3, #45	@ 0x2d
 8007976:	232b      	movge	r3, #43	@ 0x2b
 8007978:	2909      	cmp	r1, #9
 800797a:	7043      	strb	r3, [r0, #1]
 800797c:	dd28      	ble.n	80079d0 <__exponent+0x66>
 800797e:	f10d 0307 	add.w	r3, sp, #7
 8007982:	270a      	movs	r7, #10
 8007984:	461d      	mov	r5, r3
 8007986:	461a      	mov	r2, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	fbb1 f6f7 	udiv	r6, r1, r7
 800798e:	fb07 1416 	mls	r4, r7, r6, r1
 8007992:	3430      	adds	r4, #48	@ 0x30
 8007994:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007998:	460c      	mov	r4, r1
 800799a:	4631      	mov	r1, r6
 800799c:	2c63      	cmp	r4, #99	@ 0x63
 800799e:	dcf2      	bgt.n	8007986 <__exponent+0x1c>
 80079a0:	3130      	adds	r1, #48	@ 0x30
 80079a2:	1e94      	subs	r4, r2, #2
 80079a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80079a8:	1c41      	adds	r1, r0, #1
 80079aa:	4623      	mov	r3, r4
 80079ac:	42ab      	cmp	r3, r5
 80079ae:	d30a      	bcc.n	80079c6 <__exponent+0x5c>
 80079b0:	f10d 0309 	add.w	r3, sp, #9
 80079b4:	1a9b      	subs	r3, r3, r2
 80079b6:	42ac      	cmp	r4, r5
 80079b8:	bf88      	it	hi
 80079ba:	2300      	movhi	r3, #0
 80079bc:	3302      	adds	r3, #2
 80079be:	4403      	add	r3, r0
 80079c0:	1a18      	subs	r0, r3, r0
 80079c2:	b003      	add	sp, #12
 80079c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80079ca:	f801 6f01 	strb.w	r6, [r1, #1]!
 80079ce:	e7ed      	b.n	80079ac <__exponent+0x42>
 80079d0:	2330      	movs	r3, #48	@ 0x30
 80079d2:	3130      	adds	r1, #48	@ 0x30
 80079d4:	7083      	strb	r3, [r0, #2]
 80079d6:	1d03      	adds	r3, r0, #4
 80079d8:	70c1      	strb	r1, [r0, #3]
 80079da:	e7f1      	b.n	80079c0 <__exponent+0x56>

080079dc <_printf_float>:
 80079dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e0:	b08d      	sub	sp, #52	@ 0x34
 80079e2:	460c      	mov	r4, r1
 80079e4:	4616      	mov	r6, r2
 80079e6:	461f      	mov	r7, r3
 80079e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079ec:	4605      	mov	r5, r0
 80079ee:	f000 fcdf 	bl	80083b0 <_localeconv_r>
 80079f2:	6803      	ldr	r3, [r0, #0]
 80079f4:	4618      	mov	r0, r3
 80079f6:	9304      	str	r3, [sp, #16]
 80079f8:	f7f8 fc3e 	bl	8000278 <strlen>
 80079fc:	2300      	movs	r3, #0
 80079fe:	9005      	str	r0, [sp, #20]
 8007a00:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a02:	f8d8 3000 	ldr.w	r3, [r8]
 8007a06:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007a0a:	3307      	adds	r3, #7
 8007a0c:	f8d4 b000 	ldr.w	fp, [r4]
 8007a10:	f023 0307 	bic.w	r3, r3, #7
 8007a14:	f103 0208 	add.w	r2, r3, #8
 8007a18:	f8c8 2000 	str.w	r2, [r8]
 8007a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007a28:	f8cd 8018 	str.w	r8, [sp, #24]
 8007a2c:	9307      	str	r3, [sp, #28]
 8007a2e:	4b9d      	ldr	r3, [pc, #628]	@ (8007ca4 <_printf_float+0x2c8>)
 8007a30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a34:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007a38:	f7f9 f87c 	bl	8000b34 <__aeabi_dcmpun>
 8007a3c:	bb70      	cbnz	r0, 8007a9c <_printf_float+0xc0>
 8007a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a42:	4b98      	ldr	r3, [pc, #608]	@ (8007ca4 <_printf_float+0x2c8>)
 8007a44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a48:	f7f9 f856 	bl	8000af8 <__aeabi_dcmple>
 8007a4c:	bb30      	cbnz	r0, 8007a9c <_printf_float+0xc0>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	2300      	movs	r3, #0
 8007a52:	4640      	mov	r0, r8
 8007a54:	4649      	mov	r1, r9
 8007a56:	f7f9 f845 	bl	8000ae4 <__aeabi_dcmplt>
 8007a5a:	b110      	cbz	r0, 8007a62 <_printf_float+0x86>
 8007a5c:	232d      	movs	r3, #45	@ 0x2d
 8007a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a62:	4a91      	ldr	r2, [pc, #580]	@ (8007ca8 <_printf_float+0x2cc>)
 8007a64:	4b91      	ldr	r3, [pc, #580]	@ (8007cac <_printf_float+0x2d0>)
 8007a66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a6a:	bf8c      	ite	hi
 8007a6c:	4690      	movhi	r8, r2
 8007a6e:	4698      	movls	r8, r3
 8007a70:	2303      	movs	r3, #3
 8007a72:	f04f 0900 	mov.w	r9, #0
 8007a76:	6123      	str	r3, [r4, #16]
 8007a78:	f02b 0304 	bic.w	r3, fp, #4
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	4633      	mov	r3, r6
 8007a80:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a82:	4621      	mov	r1, r4
 8007a84:	4628      	mov	r0, r5
 8007a86:	9700      	str	r7, [sp, #0]
 8007a88:	f000 f9d2 	bl	8007e30 <_printf_common>
 8007a8c:	3001      	adds	r0, #1
 8007a8e:	f040 808d 	bne.w	8007bac <_printf_float+0x1d0>
 8007a92:	f04f 30ff 	mov.w	r0, #4294967295
 8007a96:	b00d      	add	sp, #52	@ 0x34
 8007a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9c:	4642      	mov	r2, r8
 8007a9e:	464b      	mov	r3, r9
 8007aa0:	4640      	mov	r0, r8
 8007aa2:	4649      	mov	r1, r9
 8007aa4:	f7f9 f846 	bl	8000b34 <__aeabi_dcmpun>
 8007aa8:	b140      	cbz	r0, 8007abc <_printf_float+0xe0>
 8007aaa:	464b      	mov	r3, r9
 8007aac:	4a80      	ldr	r2, [pc, #512]	@ (8007cb0 <_printf_float+0x2d4>)
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	bfbc      	itt	lt
 8007ab2:	232d      	movlt	r3, #45	@ 0x2d
 8007ab4:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8007cb4 <_printf_float+0x2d8>)
 8007aba:	e7d4      	b.n	8007a66 <_printf_float+0x8a>
 8007abc:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ac0:	6863      	ldr	r3, [r4, #4]
 8007ac2:	9206      	str	r2, [sp, #24]
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	d13b      	bne.n	8007b40 <_printf_float+0x164>
 8007ac8:	2306      	movs	r3, #6
 8007aca:	6063      	str	r3, [r4, #4]
 8007acc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	6022      	str	r2, [r4, #0]
 8007ad6:	9303      	str	r3, [sp, #12]
 8007ad8:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ada:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007ade:	ab09      	add	r3, sp, #36	@ 0x24
 8007ae0:	ec49 8b10 	vmov	d0, r8, r9
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007aea:	6861      	ldr	r1, [r4, #4]
 8007aec:	f7ff fed8 	bl	80078a0 <__cvt>
 8007af0:	9b06      	ldr	r3, [sp, #24]
 8007af2:	4680      	mov	r8, r0
 8007af4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007af6:	2b47      	cmp	r3, #71	@ 0x47
 8007af8:	d129      	bne.n	8007b4e <_printf_float+0x172>
 8007afa:	1cc8      	adds	r0, r1, #3
 8007afc:	db02      	blt.n	8007b04 <_printf_float+0x128>
 8007afe:	6863      	ldr	r3, [r4, #4]
 8007b00:	4299      	cmp	r1, r3
 8007b02:	dd41      	ble.n	8007b88 <_printf_float+0x1ac>
 8007b04:	f1aa 0a02 	sub.w	sl, sl, #2
 8007b08:	fa5f fa8a 	uxtb.w	sl, sl
 8007b0c:	3901      	subs	r1, #1
 8007b0e:	4652      	mov	r2, sl
 8007b10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007b14:	9109      	str	r1, [sp, #36]	@ 0x24
 8007b16:	f7ff ff28 	bl	800796a <__exponent>
 8007b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b1c:	4681      	mov	r9, r0
 8007b1e:	1813      	adds	r3, r2, r0
 8007b20:	2a01      	cmp	r2, #1
 8007b22:	6123      	str	r3, [r4, #16]
 8007b24:	dc02      	bgt.n	8007b2c <_printf_float+0x150>
 8007b26:	6822      	ldr	r2, [r4, #0]
 8007b28:	07d2      	lsls	r2, r2, #31
 8007b2a:	d501      	bpl.n	8007b30 <_printf_float+0x154>
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	6123      	str	r3, [r4, #16]
 8007b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d0a2      	beq.n	8007a7e <_printf_float+0xa2>
 8007b38:	232d      	movs	r3, #45	@ 0x2d
 8007b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b3e:	e79e      	b.n	8007a7e <_printf_float+0xa2>
 8007b40:	9a06      	ldr	r2, [sp, #24]
 8007b42:	2a47      	cmp	r2, #71	@ 0x47
 8007b44:	d1c2      	bne.n	8007acc <_printf_float+0xf0>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1c0      	bne.n	8007acc <_printf_float+0xf0>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e7bd      	b.n	8007aca <_printf_float+0xee>
 8007b4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b52:	d9db      	bls.n	8007b0c <_printf_float+0x130>
 8007b54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007b58:	d118      	bne.n	8007b8c <_printf_float+0x1b0>
 8007b5a:	2900      	cmp	r1, #0
 8007b5c:	6863      	ldr	r3, [r4, #4]
 8007b5e:	dd0b      	ble.n	8007b78 <_printf_float+0x19c>
 8007b60:	6121      	str	r1, [r4, #16]
 8007b62:	b913      	cbnz	r3, 8007b6a <_printf_float+0x18e>
 8007b64:	6822      	ldr	r2, [r4, #0]
 8007b66:	07d0      	lsls	r0, r2, #31
 8007b68:	d502      	bpl.n	8007b70 <_printf_float+0x194>
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	440b      	add	r3, r1
 8007b6e:	6123      	str	r3, [r4, #16]
 8007b70:	f04f 0900 	mov.w	r9, #0
 8007b74:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b76:	e7db      	b.n	8007b30 <_printf_float+0x154>
 8007b78:	b913      	cbnz	r3, 8007b80 <_printf_float+0x1a4>
 8007b7a:	6822      	ldr	r2, [r4, #0]
 8007b7c:	07d2      	lsls	r2, r2, #31
 8007b7e:	d501      	bpl.n	8007b84 <_printf_float+0x1a8>
 8007b80:	3302      	adds	r3, #2
 8007b82:	e7f4      	b.n	8007b6e <_printf_float+0x192>
 8007b84:	2301      	movs	r3, #1
 8007b86:	e7f2      	b.n	8007b6e <_printf_float+0x192>
 8007b88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b8e:	4299      	cmp	r1, r3
 8007b90:	db05      	blt.n	8007b9e <_printf_float+0x1c2>
 8007b92:	6823      	ldr	r3, [r4, #0]
 8007b94:	6121      	str	r1, [r4, #16]
 8007b96:	07d8      	lsls	r0, r3, #31
 8007b98:	d5ea      	bpl.n	8007b70 <_printf_float+0x194>
 8007b9a:	1c4b      	adds	r3, r1, #1
 8007b9c:	e7e7      	b.n	8007b6e <_printf_float+0x192>
 8007b9e:	2900      	cmp	r1, #0
 8007ba0:	bfd4      	ite	le
 8007ba2:	f1c1 0202 	rsble	r2, r1, #2
 8007ba6:	2201      	movgt	r2, #1
 8007ba8:	4413      	add	r3, r2
 8007baa:	e7e0      	b.n	8007b6e <_printf_float+0x192>
 8007bac:	6823      	ldr	r3, [r4, #0]
 8007bae:	055a      	lsls	r2, r3, #21
 8007bb0:	d407      	bmi.n	8007bc2 <_printf_float+0x1e6>
 8007bb2:	6923      	ldr	r3, [r4, #16]
 8007bb4:	4642      	mov	r2, r8
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b8      	blx	r7
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	d12b      	bne.n	8007c18 <_printf_float+0x23c>
 8007bc0:	e767      	b.n	8007a92 <_printf_float+0xb6>
 8007bc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007bc6:	f240 80dd 	bls.w	8007d84 <_printf_float+0x3a8>
 8007bca:	2200      	movs	r2, #0
 8007bcc:	2300      	movs	r3, #0
 8007bce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bd2:	f7f8 ff7d 	bl	8000ad0 <__aeabi_dcmpeq>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	d033      	beq.n	8007c42 <_printf_float+0x266>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4a36      	ldr	r2, [pc, #216]	@ (8007cb8 <_printf_float+0x2dc>)
 8007bde:	4631      	mov	r1, r6
 8007be0:	4628      	mov	r0, r5
 8007be2:	47b8      	blx	r7
 8007be4:	3001      	adds	r0, #1
 8007be6:	f43f af54 	beq.w	8007a92 <_printf_float+0xb6>
 8007bea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007bee:	4543      	cmp	r3, r8
 8007bf0:	db02      	blt.n	8007bf8 <_printf_float+0x21c>
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	07d8      	lsls	r0, r3, #31
 8007bf6:	d50f      	bpl.n	8007c18 <_printf_float+0x23c>
 8007bf8:	4631      	mov	r1, r6
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c00:	47b8      	blx	r7
 8007c02:	3001      	adds	r0, #1
 8007c04:	f43f af45 	beq.w	8007a92 <_printf_float+0xb6>
 8007c08:	f04f 0900 	mov.w	r9, #0
 8007c0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c10:	f104 0a1a 	add.w	sl, r4, #26
 8007c14:	45c8      	cmp	r8, r9
 8007c16:	dc09      	bgt.n	8007c2c <_printf_float+0x250>
 8007c18:	6823      	ldr	r3, [r4, #0]
 8007c1a:	079b      	lsls	r3, r3, #30
 8007c1c:	f100 8103 	bmi.w	8007e26 <_printf_float+0x44a>
 8007c20:	68e0      	ldr	r0, [r4, #12]
 8007c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c24:	4298      	cmp	r0, r3
 8007c26:	bfb8      	it	lt
 8007c28:	4618      	movlt	r0, r3
 8007c2a:	e734      	b.n	8007a96 <_printf_float+0xba>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	4652      	mov	r2, sl
 8007c30:	4631      	mov	r1, r6
 8007c32:	4628      	mov	r0, r5
 8007c34:	47b8      	blx	r7
 8007c36:	3001      	adds	r0, #1
 8007c38:	f43f af2b 	beq.w	8007a92 <_printf_float+0xb6>
 8007c3c:	f109 0901 	add.w	r9, r9, #1
 8007c40:	e7e8      	b.n	8007c14 <_printf_float+0x238>
 8007c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	dc39      	bgt.n	8007cbc <_printf_float+0x2e0>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007cb8 <_printf_float+0x2dc>)
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b8      	blx	r7
 8007c52:	3001      	adds	r0, #1
 8007c54:	f43f af1d 	beq.w	8007a92 <_printf_float+0xb6>
 8007c58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c5c:	ea59 0303 	orrs.w	r3, r9, r3
 8007c60:	d102      	bne.n	8007c68 <_printf_float+0x28c>
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	07d9      	lsls	r1, r3, #31
 8007c66:	d5d7      	bpl.n	8007c18 <_printf_float+0x23c>
 8007c68:	4631      	mov	r1, r6
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c70:	47b8      	blx	r7
 8007c72:	3001      	adds	r0, #1
 8007c74:	f43f af0d 	beq.w	8007a92 <_printf_float+0xb6>
 8007c78:	f04f 0a00 	mov.w	sl, #0
 8007c7c:	f104 0b1a 	add.w	fp, r4, #26
 8007c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c82:	425b      	negs	r3, r3
 8007c84:	4553      	cmp	r3, sl
 8007c86:	dc01      	bgt.n	8007c8c <_printf_float+0x2b0>
 8007c88:	464b      	mov	r3, r9
 8007c8a:	e793      	b.n	8007bb4 <_printf_float+0x1d8>
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	465a      	mov	r2, fp
 8007c90:	4631      	mov	r1, r6
 8007c92:	4628      	mov	r0, r5
 8007c94:	47b8      	blx	r7
 8007c96:	3001      	adds	r0, #1
 8007c98:	f43f aefb 	beq.w	8007a92 <_printf_float+0xb6>
 8007c9c:	f10a 0a01 	add.w	sl, sl, #1
 8007ca0:	e7ee      	b.n	8007c80 <_printf_float+0x2a4>
 8007ca2:	bf00      	nop
 8007ca4:	7fefffff 	.word	0x7fefffff
 8007ca8:	0800aa30 	.word	0x0800aa30
 8007cac:	0800aa2c 	.word	0x0800aa2c
 8007cb0:	0800aa38 	.word	0x0800aa38
 8007cb4:	0800aa34 	.word	0x0800aa34
 8007cb8:	0800aa3c 	.word	0x0800aa3c
 8007cbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007cbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007cc2:	4553      	cmp	r3, sl
 8007cc4:	bfa8      	it	ge
 8007cc6:	4653      	movge	r3, sl
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	4699      	mov	r9, r3
 8007ccc:	dc36      	bgt.n	8007d3c <_printf_float+0x360>
 8007cce:	f04f 0b00 	mov.w	fp, #0
 8007cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cd6:	f104 021a 	add.w	r2, r4, #26
 8007cda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007cdc:	9306      	str	r3, [sp, #24]
 8007cde:	eba3 0309 	sub.w	r3, r3, r9
 8007ce2:	455b      	cmp	r3, fp
 8007ce4:	dc31      	bgt.n	8007d4a <_printf_float+0x36e>
 8007ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce8:	459a      	cmp	sl, r3
 8007cea:	dc3a      	bgt.n	8007d62 <_printf_float+0x386>
 8007cec:	6823      	ldr	r3, [r4, #0]
 8007cee:	07da      	lsls	r2, r3, #31
 8007cf0:	d437      	bmi.n	8007d62 <_printf_float+0x386>
 8007cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cf4:	ebaa 0903 	sub.w	r9, sl, r3
 8007cf8:	9b06      	ldr	r3, [sp, #24]
 8007cfa:	ebaa 0303 	sub.w	r3, sl, r3
 8007cfe:	4599      	cmp	r9, r3
 8007d00:	bfa8      	it	ge
 8007d02:	4699      	movge	r9, r3
 8007d04:	f1b9 0f00 	cmp.w	r9, #0
 8007d08:	dc33      	bgt.n	8007d72 <_printf_float+0x396>
 8007d0a:	f04f 0800 	mov.w	r8, #0
 8007d0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d12:	f104 0b1a 	add.w	fp, r4, #26
 8007d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d18:	ebaa 0303 	sub.w	r3, sl, r3
 8007d1c:	eba3 0309 	sub.w	r3, r3, r9
 8007d20:	4543      	cmp	r3, r8
 8007d22:	f77f af79 	ble.w	8007c18 <_printf_float+0x23c>
 8007d26:	2301      	movs	r3, #1
 8007d28:	465a      	mov	r2, fp
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	47b8      	blx	r7
 8007d30:	3001      	adds	r0, #1
 8007d32:	f43f aeae 	beq.w	8007a92 <_printf_float+0xb6>
 8007d36:	f108 0801 	add.w	r8, r8, #1
 8007d3a:	e7ec      	b.n	8007d16 <_printf_float+0x33a>
 8007d3c:	4642      	mov	r2, r8
 8007d3e:	4631      	mov	r1, r6
 8007d40:	4628      	mov	r0, r5
 8007d42:	47b8      	blx	r7
 8007d44:	3001      	adds	r0, #1
 8007d46:	d1c2      	bne.n	8007cce <_printf_float+0x2f2>
 8007d48:	e6a3      	b.n	8007a92 <_printf_float+0xb6>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4628      	mov	r0, r5
 8007d50:	9206      	str	r2, [sp, #24]
 8007d52:	47b8      	blx	r7
 8007d54:	3001      	adds	r0, #1
 8007d56:	f43f ae9c 	beq.w	8007a92 <_printf_float+0xb6>
 8007d5a:	f10b 0b01 	add.w	fp, fp, #1
 8007d5e:	9a06      	ldr	r2, [sp, #24]
 8007d60:	e7bb      	b.n	8007cda <_printf_float+0x2fe>
 8007d62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d66:	4631      	mov	r1, r6
 8007d68:	4628      	mov	r0, r5
 8007d6a:	47b8      	blx	r7
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d1c0      	bne.n	8007cf2 <_printf_float+0x316>
 8007d70:	e68f      	b.n	8007a92 <_printf_float+0xb6>
 8007d72:	9a06      	ldr	r2, [sp, #24]
 8007d74:	464b      	mov	r3, r9
 8007d76:	4631      	mov	r1, r6
 8007d78:	4628      	mov	r0, r5
 8007d7a:	4442      	add	r2, r8
 8007d7c:	47b8      	blx	r7
 8007d7e:	3001      	adds	r0, #1
 8007d80:	d1c3      	bne.n	8007d0a <_printf_float+0x32e>
 8007d82:	e686      	b.n	8007a92 <_printf_float+0xb6>
 8007d84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d88:	f1ba 0f01 	cmp.w	sl, #1
 8007d8c:	dc01      	bgt.n	8007d92 <_printf_float+0x3b6>
 8007d8e:	07db      	lsls	r3, r3, #31
 8007d90:	d536      	bpl.n	8007e00 <_printf_float+0x424>
 8007d92:	2301      	movs	r3, #1
 8007d94:	4642      	mov	r2, r8
 8007d96:	4631      	mov	r1, r6
 8007d98:	4628      	mov	r0, r5
 8007d9a:	47b8      	blx	r7
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	f43f ae78 	beq.w	8007a92 <_printf_float+0xb6>
 8007da2:	4631      	mov	r1, r6
 8007da4:	4628      	mov	r0, r5
 8007da6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007daa:	47b8      	blx	r7
 8007dac:	3001      	adds	r0, #1
 8007dae:	f43f ae70 	beq.w	8007a92 <_printf_float+0xb6>
 8007db2:	2200      	movs	r2, #0
 8007db4:	2300      	movs	r3, #0
 8007db6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007dbe:	f7f8 fe87 	bl	8000ad0 <__aeabi_dcmpeq>
 8007dc2:	b9c0      	cbnz	r0, 8007df6 <_printf_float+0x41a>
 8007dc4:	4653      	mov	r3, sl
 8007dc6:	f108 0201 	add.w	r2, r8, #1
 8007dca:	4631      	mov	r1, r6
 8007dcc:	4628      	mov	r0, r5
 8007dce:	47b8      	blx	r7
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	d10c      	bne.n	8007dee <_printf_float+0x412>
 8007dd4:	e65d      	b.n	8007a92 <_printf_float+0xb6>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	465a      	mov	r2, fp
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4628      	mov	r0, r5
 8007dde:	47b8      	blx	r7
 8007de0:	3001      	adds	r0, #1
 8007de2:	f43f ae56 	beq.w	8007a92 <_printf_float+0xb6>
 8007de6:	f108 0801 	add.w	r8, r8, #1
 8007dea:	45d0      	cmp	r8, sl
 8007dec:	dbf3      	blt.n	8007dd6 <_printf_float+0x3fa>
 8007dee:	464b      	mov	r3, r9
 8007df0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007df4:	e6df      	b.n	8007bb6 <_printf_float+0x1da>
 8007df6:	f04f 0800 	mov.w	r8, #0
 8007dfa:	f104 0b1a 	add.w	fp, r4, #26
 8007dfe:	e7f4      	b.n	8007dea <_printf_float+0x40e>
 8007e00:	2301      	movs	r3, #1
 8007e02:	4642      	mov	r2, r8
 8007e04:	e7e1      	b.n	8007dca <_printf_float+0x3ee>
 8007e06:	2301      	movs	r3, #1
 8007e08:	464a      	mov	r2, r9
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	47b8      	blx	r7
 8007e10:	3001      	adds	r0, #1
 8007e12:	f43f ae3e 	beq.w	8007a92 <_printf_float+0xb6>
 8007e16:	f108 0801 	add.w	r8, r8, #1
 8007e1a:	68e3      	ldr	r3, [r4, #12]
 8007e1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e1e:	1a5b      	subs	r3, r3, r1
 8007e20:	4543      	cmp	r3, r8
 8007e22:	dcf0      	bgt.n	8007e06 <_printf_float+0x42a>
 8007e24:	e6fc      	b.n	8007c20 <_printf_float+0x244>
 8007e26:	f04f 0800 	mov.w	r8, #0
 8007e2a:	f104 0919 	add.w	r9, r4, #25
 8007e2e:	e7f4      	b.n	8007e1a <_printf_float+0x43e>

08007e30 <_printf_common>:
 8007e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e34:	4616      	mov	r6, r2
 8007e36:	4698      	mov	r8, r3
 8007e38:	688a      	ldr	r2, [r1, #8]
 8007e3a:	4607      	mov	r7, r0
 8007e3c:	690b      	ldr	r3, [r1, #16]
 8007e3e:	460c      	mov	r4, r1
 8007e40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e44:	4293      	cmp	r3, r2
 8007e46:	bfb8      	it	lt
 8007e48:	4613      	movlt	r3, r2
 8007e4a:	6033      	str	r3, [r6, #0]
 8007e4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e50:	b10a      	cbz	r2, 8007e56 <_printf_common+0x26>
 8007e52:	3301      	adds	r3, #1
 8007e54:	6033      	str	r3, [r6, #0]
 8007e56:	6823      	ldr	r3, [r4, #0]
 8007e58:	0699      	lsls	r1, r3, #26
 8007e5a:	bf42      	ittt	mi
 8007e5c:	6833      	ldrmi	r3, [r6, #0]
 8007e5e:	3302      	addmi	r3, #2
 8007e60:	6033      	strmi	r3, [r6, #0]
 8007e62:	6825      	ldr	r5, [r4, #0]
 8007e64:	f015 0506 	ands.w	r5, r5, #6
 8007e68:	d106      	bne.n	8007e78 <_printf_common+0x48>
 8007e6a:	f104 0a19 	add.w	sl, r4, #25
 8007e6e:	68e3      	ldr	r3, [r4, #12]
 8007e70:	6832      	ldr	r2, [r6, #0]
 8007e72:	1a9b      	subs	r3, r3, r2
 8007e74:	42ab      	cmp	r3, r5
 8007e76:	dc2b      	bgt.n	8007ed0 <_printf_common+0xa0>
 8007e78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e7c:	6822      	ldr	r2, [r4, #0]
 8007e7e:	3b00      	subs	r3, #0
 8007e80:	bf18      	it	ne
 8007e82:	2301      	movne	r3, #1
 8007e84:	0692      	lsls	r2, r2, #26
 8007e86:	d430      	bmi.n	8007eea <_printf_common+0xba>
 8007e88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e8c:	4641      	mov	r1, r8
 8007e8e:	4638      	mov	r0, r7
 8007e90:	47c8      	blx	r9
 8007e92:	3001      	adds	r0, #1
 8007e94:	d023      	beq.n	8007ede <_printf_common+0xae>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	341a      	adds	r4, #26
 8007e9a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8007e9e:	f003 0306 	and.w	r3, r3, #6
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	bf0a      	itet	eq
 8007ea6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8007eaa:	2500      	movne	r5, #0
 8007eac:	6833      	ldreq	r3, [r6, #0]
 8007eae:	f04f 0600 	mov.w	r6, #0
 8007eb2:	bf08      	it	eq
 8007eb4:	1aed      	subeq	r5, r5, r3
 8007eb6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007eba:	bf08      	it	eq
 8007ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	bfc4      	itt	gt
 8007ec4:	1a9b      	subgt	r3, r3, r2
 8007ec6:	18ed      	addgt	r5, r5, r3
 8007ec8:	42b5      	cmp	r5, r6
 8007eca:	d11a      	bne.n	8007f02 <_printf_common+0xd2>
 8007ecc:	2000      	movs	r0, #0
 8007ece:	e008      	b.n	8007ee2 <_printf_common+0xb2>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	4652      	mov	r2, sl
 8007ed4:	4641      	mov	r1, r8
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	47c8      	blx	r9
 8007eda:	3001      	adds	r0, #1
 8007edc:	d103      	bne.n	8007ee6 <_printf_common+0xb6>
 8007ede:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee6:	3501      	adds	r5, #1
 8007ee8:	e7c1      	b.n	8007e6e <_printf_common+0x3e>
 8007eea:	18e1      	adds	r1, r4, r3
 8007eec:	1c5a      	adds	r2, r3, #1
 8007eee:	2030      	movs	r0, #48	@ 0x30
 8007ef0:	3302      	adds	r3, #2
 8007ef2:	4422      	add	r2, r4
 8007ef4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007efc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f00:	e7c2      	b.n	8007e88 <_printf_common+0x58>
 8007f02:	2301      	movs	r3, #1
 8007f04:	4622      	mov	r2, r4
 8007f06:	4641      	mov	r1, r8
 8007f08:	4638      	mov	r0, r7
 8007f0a:	47c8      	blx	r9
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	d0e6      	beq.n	8007ede <_printf_common+0xae>
 8007f10:	3601      	adds	r6, #1
 8007f12:	e7d9      	b.n	8007ec8 <_printf_common+0x98>

08007f14 <_printf_i>:
 8007f14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f18:	7e0f      	ldrb	r7, [r1, #24]
 8007f1a:	4691      	mov	r9, r2
 8007f1c:	4680      	mov	r8, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	2f78      	cmp	r7, #120	@ 0x78
 8007f22:	469a      	mov	sl, r3
 8007f24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f2a:	d807      	bhi.n	8007f3c <_printf_i+0x28>
 8007f2c:	2f62      	cmp	r7, #98	@ 0x62
 8007f2e:	d80a      	bhi.n	8007f46 <_printf_i+0x32>
 8007f30:	2f00      	cmp	r7, #0
 8007f32:	f000 80d1 	beq.w	80080d8 <_printf_i+0x1c4>
 8007f36:	2f58      	cmp	r7, #88	@ 0x58
 8007f38:	f000 80b8 	beq.w	80080ac <_printf_i+0x198>
 8007f3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f44:	e03a      	b.n	8007fbc <_printf_i+0xa8>
 8007f46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f4a:	2b15      	cmp	r3, #21
 8007f4c:	d8f6      	bhi.n	8007f3c <_printf_i+0x28>
 8007f4e:	a101      	add	r1, pc, #4	@ (adr r1, 8007f54 <_printf_i+0x40>)
 8007f50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f54:	08007fad 	.word	0x08007fad
 8007f58:	08007fc1 	.word	0x08007fc1
 8007f5c:	08007f3d 	.word	0x08007f3d
 8007f60:	08007f3d 	.word	0x08007f3d
 8007f64:	08007f3d 	.word	0x08007f3d
 8007f68:	08007f3d 	.word	0x08007f3d
 8007f6c:	08007fc1 	.word	0x08007fc1
 8007f70:	08007f3d 	.word	0x08007f3d
 8007f74:	08007f3d 	.word	0x08007f3d
 8007f78:	08007f3d 	.word	0x08007f3d
 8007f7c:	08007f3d 	.word	0x08007f3d
 8007f80:	080080bf 	.word	0x080080bf
 8007f84:	08007feb 	.word	0x08007feb
 8007f88:	08008079 	.word	0x08008079
 8007f8c:	08007f3d 	.word	0x08007f3d
 8007f90:	08007f3d 	.word	0x08007f3d
 8007f94:	080080e1 	.word	0x080080e1
 8007f98:	08007f3d 	.word	0x08007f3d
 8007f9c:	08007feb 	.word	0x08007feb
 8007fa0:	08007f3d 	.word	0x08007f3d
 8007fa4:	08007f3d 	.word	0x08007f3d
 8007fa8:	08008081 	.word	0x08008081
 8007fac:	6833      	ldr	r3, [r6, #0]
 8007fae:	1d1a      	adds	r2, r3, #4
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6032      	str	r2, [r6, #0]
 8007fb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e09c      	b.n	80080fa <_printf_i+0x1e6>
 8007fc0:	6833      	ldr	r3, [r6, #0]
 8007fc2:	6820      	ldr	r0, [r4, #0]
 8007fc4:	1d19      	adds	r1, r3, #4
 8007fc6:	6031      	str	r1, [r6, #0]
 8007fc8:	0606      	lsls	r6, r0, #24
 8007fca:	d501      	bpl.n	8007fd0 <_printf_i+0xbc>
 8007fcc:	681d      	ldr	r5, [r3, #0]
 8007fce:	e003      	b.n	8007fd8 <_printf_i+0xc4>
 8007fd0:	0645      	lsls	r5, r0, #25
 8007fd2:	d5fb      	bpl.n	8007fcc <_printf_i+0xb8>
 8007fd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007fd8:	2d00      	cmp	r5, #0
 8007fda:	da03      	bge.n	8007fe4 <_printf_i+0xd0>
 8007fdc:	232d      	movs	r3, #45	@ 0x2d
 8007fde:	426d      	negs	r5, r5
 8007fe0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fe4:	4858      	ldr	r0, [pc, #352]	@ (8008148 <_printf_i+0x234>)
 8007fe6:	230a      	movs	r3, #10
 8007fe8:	e011      	b.n	800800e <_printf_i+0xfa>
 8007fea:	6821      	ldr	r1, [r4, #0]
 8007fec:	6833      	ldr	r3, [r6, #0]
 8007fee:	0608      	lsls	r0, r1, #24
 8007ff0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ff4:	d402      	bmi.n	8007ffc <_printf_i+0xe8>
 8007ff6:	0649      	lsls	r1, r1, #25
 8007ff8:	bf48      	it	mi
 8007ffa:	b2ad      	uxthmi	r5, r5
 8007ffc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ffe:	6033      	str	r3, [r6, #0]
 8008000:	4851      	ldr	r0, [pc, #324]	@ (8008148 <_printf_i+0x234>)
 8008002:	bf14      	ite	ne
 8008004:	230a      	movne	r3, #10
 8008006:	2308      	moveq	r3, #8
 8008008:	2100      	movs	r1, #0
 800800a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800800e:	6866      	ldr	r6, [r4, #4]
 8008010:	2e00      	cmp	r6, #0
 8008012:	60a6      	str	r6, [r4, #8]
 8008014:	db05      	blt.n	8008022 <_printf_i+0x10e>
 8008016:	6821      	ldr	r1, [r4, #0]
 8008018:	432e      	orrs	r6, r5
 800801a:	f021 0104 	bic.w	r1, r1, #4
 800801e:	6021      	str	r1, [r4, #0]
 8008020:	d04b      	beq.n	80080ba <_printf_i+0x1a6>
 8008022:	4616      	mov	r6, r2
 8008024:	fbb5 f1f3 	udiv	r1, r5, r3
 8008028:	fb03 5711 	mls	r7, r3, r1, r5
 800802c:	5dc7      	ldrb	r7, [r0, r7]
 800802e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008032:	462f      	mov	r7, r5
 8008034:	460d      	mov	r5, r1
 8008036:	42bb      	cmp	r3, r7
 8008038:	d9f4      	bls.n	8008024 <_printf_i+0x110>
 800803a:	2b08      	cmp	r3, #8
 800803c:	d10b      	bne.n	8008056 <_printf_i+0x142>
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	07df      	lsls	r7, r3, #31
 8008042:	d508      	bpl.n	8008056 <_printf_i+0x142>
 8008044:	6923      	ldr	r3, [r4, #16]
 8008046:	6861      	ldr	r1, [r4, #4]
 8008048:	4299      	cmp	r1, r3
 800804a:	bfde      	ittt	le
 800804c:	2330      	movle	r3, #48	@ 0x30
 800804e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008052:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008056:	1b92      	subs	r2, r2, r6
 8008058:	6122      	str	r2, [r4, #16]
 800805a:	464b      	mov	r3, r9
 800805c:	aa03      	add	r2, sp, #12
 800805e:	4621      	mov	r1, r4
 8008060:	4640      	mov	r0, r8
 8008062:	f8cd a000 	str.w	sl, [sp]
 8008066:	f7ff fee3 	bl	8007e30 <_printf_common>
 800806a:	3001      	adds	r0, #1
 800806c:	d14a      	bne.n	8008104 <_printf_i+0x1f0>
 800806e:	f04f 30ff 	mov.w	r0, #4294967295
 8008072:	b004      	add	sp, #16
 8008074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008078:	6823      	ldr	r3, [r4, #0]
 800807a:	f043 0320 	orr.w	r3, r3, #32
 800807e:	6023      	str	r3, [r4, #0]
 8008080:	2778      	movs	r7, #120	@ 0x78
 8008082:	4832      	ldr	r0, [pc, #200]	@ (800814c <_printf_i+0x238>)
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800808a:	061f      	lsls	r7, r3, #24
 800808c:	6831      	ldr	r1, [r6, #0]
 800808e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008092:	d402      	bmi.n	800809a <_printf_i+0x186>
 8008094:	065f      	lsls	r7, r3, #25
 8008096:	bf48      	it	mi
 8008098:	b2ad      	uxthmi	r5, r5
 800809a:	6031      	str	r1, [r6, #0]
 800809c:	07d9      	lsls	r1, r3, #31
 800809e:	bf44      	itt	mi
 80080a0:	f043 0320 	orrmi.w	r3, r3, #32
 80080a4:	6023      	strmi	r3, [r4, #0]
 80080a6:	b11d      	cbz	r5, 80080b0 <_printf_i+0x19c>
 80080a8:	2310      	movs	r3, #16
 80080aa:	e7ad      	b.n	8008008 <_printf_i+0xf4>
 80080ac:	4826      	ldr	r0, [pc, #152]	@ (8008148 <_printf_i+0x234>)
 80080ae:	e7e9      	b.n	8008084 <_printf_i+0x170>
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	f023 0320 	bic.w	r3, r3, #32
 80080b6:	6023      	str	r3, [r4, #0]
 80080b8:	e7f6      	b.n	80080a8 <_printf_i+0x194>
 80080ba:	4616      	mov	r6, r2
 80080bc:	e7bd      	b.n	800803a <_printf_i+0x126>
 80080be:	6833      	ldr	r3, [r6, #0]
 80080c0:	6825      	ldr	r5, [r4, #0]
 80080c2:	1d18      	adds	r0, r3, #4
 80080c4:	6961      	ldr	r1, [r4, #20]
 80080c6:	6030      	str	r0, [r6, #0]
 80080c8:	062e      	lsls	r6, r5, #24
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	d501      	bpl.n	80080d2 <_printf_i+0x1be>
 80080ce:	6019      	str	r1, [r3, #0]
 80080d0:	e002      	b.n	80080d8 <_printf_i+0x1c4>
 80080d2:	0668      	lsls	r0, r5, #25
 80080d4:	d5fb      	bpl.n	80080ce <_printf_i+0x1ba>
 80080d6:	8019      	strh	r1, [r3, #0]
 80080d8:	2300      	movs	r3, #0
 80080da:	4616      	mov	r6, r2
 80080dc:	6123      	str	r3, [r4, #16]
 80080de:	e7bc      	b.n	800805a <_printf_i+0x146>
 80080e0:	6833      	ldr	r3, [r6, #0]
 80080e2:	2100      	movs	r1, #0
 80080e4:	1d1a      	adds	r2, r3, #4
 80080e6:	6032      	str	r2, [r6, #0]
 80080e8:	681e      	ldr	r6, [r3, #0]
 80080ea:	6862      	ldr	r2, [r4, #4]
 80080ec:	4630      	mov	r0, r6
 80080ee:	f000 f9d6 	bl	800849e <memchr>
 80080f2:	b108      	cbz	r0, 80080f8 <_printf_i+0x1e4>
 80080f4:	1b80      	subs	r0, r0, r6
 80080f6:	6060      	str	r0, [r4, #4]
 80080f8:	6863      	ldr	r3, [r4, #4]
 80080fa:	6123      	str	r3, [r4, #16]
 80080fc:	2300      	movs	r3, #0
 80080fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008102:	e7aa      	b.n	800805a <_printf_i+0x146>
 8008104:	6923      	ldr	r3, [r4, #16]
 8008106:	4632      	mov	r2, r6
 8008108:	4649      	mov	r1, r9
 800810a:	4640      	mov	r0, r8
 800810c:	47d0      	blx	sl
 800810e:	3001      	adds	r0, #1
 8008110:	d0ad      	beq.n	800806e <_printf_i+0x15a>
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	079b      	lsls	r3, r3, #30
 8008116:	d413      	bmi.n	8008140 <_printf_i+0x22c>
 8008118:	68e0      	ldr	r0, [r4, #12]
 800811a:	9b03      	ldr	r3, [sp, #12]
 800811c:	4298      	cmp	r0, r3
 800811e:	bfb8      	it	lt
 8008120:	4618      	movlt	r0, r3
 8008122:	e7a6      	b.n	8008072 <_printf_i+0x15e>
 8008124:	2301      	movs	r3, #1
 8008126:	4632      	mov	r2, r6
 8008128:	4649      	mov	r1, r9
 800812a:	4640      	mov	r0, r8
 800812c:	47d0      	blx	sl
 800812e:	3001      	adds	r0, #1
 8008130:	d09d      	beq.n	800806e <_printf_i+0x15a>
 8008132:	3501      	adds	r5, #1
 8008134:	68e3      	ldr	r3, [r4, #12]
 8008136:	9903      	ldr	r1, [sp, #12]
 8008138:	1a5b      	subs	r3, r3, r1
 800813a:	42ab      	cmp	r3, r5
 800813c:	dcf2      	bgt.n	8008124 <_printf_i+0x210>
 800813e:	e7eb      	b.n	8008118 <_printf_i+0x204>
 8008140:	2500      	movs	r5, #0
 8008142:	f104 0619 	add.w	r6, r4, #25
 8008146:	e7f5      	b.n	8008134 <_printf_i+0x220>
 8008148:	0800aa3e 	.word	0x0800aa3e
 800814c:	0800aa4f 	.word	0x0800aa4f

08008150 <std>:
 8008150:	2300      	movs	r3, #0
 8008152:	b510      	push	{r4, lr}
 8008154:	4604      	mov	r4, r0
 8008156:	6083      	str	r3, [r0, #8]
 8008158:	8181      	strh	r1, [r0, #12]
 800815a:	4619      	mov	r1, r3
 800815c:	6643      	str	r3, [r0, #100]	@ 0x64
 800815e:	81c2      	strh	r2, [r0, #14]
 8008160:	2208      	movs	r2, #8
 8008162:	6183      	str	r3, [r0, #24]
 8008164:	e9c0 3300 	strd	r3, r3, [r0]
 8008168:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800816c:	305c      	adds	r0, #92	@ 0x5c
 800816e:	f000 f916 	bl	800839e <memset>
 8008172:	4b0d      	ldr	r3, [pc, #52]	@ (80081a8 <std+0x58>)
 8008174:	6224      	str	r4, [r4, #32]
 8008176:	6263      	str	r3, [r4, #36]	@ 0x24
 8008178:	4b0c      	ldr	r3, [pc, #48]	@ (80081ac <std+0x5c>)
 800817a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800817c:	4b0c      	ldr	r3, [pc, #48]	@ (80081b0 <std+0x60>)
 800817e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008180:	4b0c      	ldr	r3, [pc, #48]	@ (80081b4 <std+0x64>)
 8008182:	6323      	str	r3, [r4, #48]	@ 0x30
 8008184:	4b0c      	ldr	r3, [pc, #48]	@ (80081b8 <std+0x68>)
 8008186:	429c      	cmp	r4, r3
 8008188:	d006      	beq.n	8008198 <std+0x48>
 800818a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800818e:	4294      	cmp	r4, r2
 8008190:	d002      	beq.n	8008198 <std+0x48>
 8008192:	33d0      	adds	r3, #208	@ 0xd0
 8008194:	429c      	cmp	r4, r3
 8008196:	d105      	bne.n	80081a4 <std+0x54>
 8008198:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800819c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081a0:	f000 b97a 	b.w	8008498 <__retarget_lock_init_recursive>
 80081a4:	bd10      	pop	{r4, pc}
 80081a6:	bf00      	nop
 80081a8:	08008319 	.word	0x08008319
 80081ac:	0800833b 	.word	0x0800833b
 80081b0:	08008373 	.word	0x08008373
 80081b4:	08008397 	.word	0x08008397
 80081b8:	20000bd8 	.word	0x20000bd8

080081bc <stdio_exit_handler>:
 80081bc:	4a02      	ldr	r2, [pc, #8]	@ (80081c8 <stdio_exit_handler+0xc>)
 80081be:	4903      	ldr	r1, [pc, #12]	@ (80081cc <stdio_exit_handler+0x10>)
 80081c0:	4803      	ldr	r0, [pc, #12]	@ (80081d0 <stdio_exit_handler+0x14>)
 80081c2:	f000 b869 	b.w	8008298 <_fwalk_sglue>
 80081c6:	bf00      	nop
 80081c8:	2000001c 	.word	0x2000001c
 80081cc:	08009e51 	.word	0x08009e51
 80081d0:	2000002c 	.word	0x2000002c

080081d4 <cleanup_stdio>:
 80081d4:	6841      	ldr	r1, [r0, #4]
 80081d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <cleanup_stdio+0x34>)
 80081d8:	4299      	cmp	r1, r3
 80081da:	b510      	push	{r4, lr}
 80081dc:	4604      	mov	r4, r0
 80081de:	d001      	beq.n	80081e4 <cleanup_stdio+0x10>
 80081e0:	f001 fe36 	bl	8009e50 <_fflush_r>
 80081e4:	68a1      	ldr	r1, [r4, #8]
 80081e6:	4b09      	ldr	r3, [pc, #36]	@ (800820c <cleanup_stdio+0x38>)
 80081e8:	4299      	cmp	r1, r3
 80081ea:	d002      	beq.n	80081f2 <cleanup_stdio+0x1e>
 80081ec:	4620      	mov	r0, r4
 80081ee:	f001 fe2f 	bl	8009e50 <_fflush_r>
 80081f2:	68e1      	ldr	r1, [r4, #12]
 80081f4:	4b06      	ldr	r3, [pc, #24]	@ (8008210 <cleanup_stdio+0x3c>)
 80081f6:	4299      	cmp	r1, r3
 80081f8:	d004      	beq.n	8008204 <cleanup_stdio+0x30>
 80081fa:	4620      	mov	r0, r4
 80081fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008200:	f001 be26 	b.w	8009e50 <_fflush_r>
 8008204:	bd10      	pop	{r4, pc}
 8008206:	bf00      	nop
 8008208:	20000bd8 	.word	0x20000bd8
 800820c:	20000c40 	.word	0x20000c40
 8008210:	20000ca8 	.word	0x20000ca8

08008214 <global_stdio_init.part.0>:
 8008214:	b510      	push	{r4, lr}
 8008216:	4b0b      	ldr	r3, [pc, #44]	@ (8008244 <global_stdio_init.part.0+0x30>)
 8008218:	2104      	movs	r1, #4
 800821a:	4c0b      	ldr	r4, [pc, #44]	@ (8008248 <global_stdio_init.part.0+0x34>)
 800821c:	4a0b      	ldr	r2, [pc, #44]	@ (800824c <global_stdio_init.part.0+0x38>)
 800821e:	4620      	mov	r0, r4
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	2200      	movs	r2, #0
 8008224:	f7ff ff94 	bl	8008150 <std>
 8008228:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800822c:	2201      	movs	r2, #1
 800822e:	2109      	movs	r1, #9
 8008230:	f7ff ff8e 	bl	8008150 <std>
 8008234:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008238:	2202      	movs	r2, #2
 800823a:	2112      	movs	r1, #18
 800823c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008240:	f7ff bf86 	b.w	8008150 <std>
 8008244:	20000d10 	.word	0x20000d10
 8008248:	20000bd8 	.word	0x20000bd8
 800824c:	080081bd 	.word	0x080081bd

08008250 <__sfp_lock_acquire>:
 8008250:	4801      	ldr	r0, [pc, #4]	@ (8008258 <__sfp_lock_acquire+0x8>)
 8008252:	f000 b922 	b.w	800849a <__retarget_lock_acquire_recursive>
 8008256:	bf00      	nop
 8008258:	20000d19 	.word	0x20000d19

0800825c <__sfp_lock_release>:
 800825c:	4801      	ldr	r0, [pc, #4]	@ (8008264 <__sfp_lock_release+0x8>)
 800825e:	f000 b91d 	b.w	800849c <__retarget_lock_release_recursive>
 8008262:	bf00      	nop
 8008264:	20000d19 	.word	0x20000d19

08008268 <__sinit>:
 8008268:	b510      	push	{r4, lr}
 800826a:	4604      	mov	r4, r0
 800826c:	f7ff fff0 	bl	8008250 <__sfp_lock_acquire>
 8008270:	6a23      	ldr	r3, [r4, #32]
 8008272:	b11b      	cbz	r3, 800827c <__sinit+0x14>
 8008274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008278:	f7ff bff0 	b.w	800825c <__sfp_lock_release>
 800827c:	4b04      	ldr	r3, [pc, #16]	@ (8008290 <__sinit+0x28>)
 800827e:	6223      	str	r3, [r4, #32]
 8008280:	4b04      	ldr	r3, [pc, #16]	@ (8008294 <__sinit+0x2c>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1f5      	bne.n	8008274 <__sinit+0xc>
 8008288:	f7ff ffc4 	bl	8008214 <global_stdio_init.part.0>
 800828c:	e7f2      	b.n	8008274 <__sinit+0xc>
 800828e:	bf00      	nop
 8008290:	080081d5 	.word	0x080081d5
 8008294:	20000d10 	.word	0x20000d10

08008298 <_fwalk_sglue>:
 8008298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800829c:	4607      	mov	r7, r0
 800829e:	4688      	mov	r8, r1
 80082a0:	4614      	mov	r4, r2
 80082a2:	2600      	movs	r6, #0
 80082a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082a8:	f1b9 0901 	subs.w	r9, r9, #1
 80082ac:	d505      	bpl.n	80082ba <_fwalk_sglue+0x22>
 80082ae:	6824      	ldr	r4, [r4, #0]
 80082b0:	2c00      	cmp	r4, #0
 80082b2:	d1f7      	bne.n	80082a4 <_fwalk_sglue+0xc>
 80082b4:	4630      	mov	r0, r6
 80082b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ba:	89ab      	ldrh	r3, [r5, #12]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d907      	bls.n	80082d0 <_fwalk_sglue+0x38>
 80082c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082c4:	3301      	adds	r3, #1
 80082c6:	d003      	beq.n	80082d0 <_fwalk_sglue+0x38>
 80082c8:	4629      	mov	r1, r5
 80082ca:	4638      	mov	r0, r7
 80082cc:	47c0      	blx	r8
 80082ce:	4306      	orrs	r6, r0
 80082d0:	3568      	adds	r5, #104	@ 0x68
 80082d2:	e7e9      	b.n	80082a8 <_fwalk_sglue+0x10>

080082d4 <siprintf>:
 80082d4:	b40e      	push	{r1, r2, r3}
 80082d6:	b510      	push	{r4, lr}
 80082d8:	b09d      	sub	sp, #116	@ 0x74
 80082da:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80082de:	2400      	movs	r4, #0
 80082e0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80082e2:	9002      	str	r0, [sp, #8]
 80082e4:	9006      	str	r0, [sp, #24]
 80082e6:	9107      	str	r1, [sp, #28]
 80082e8:	9104      	str	r1, [sp, #16]
 80082ea:	4809      	ldr	r0, [pc, #36]	@ (8008310 <siprintf+0x3c>)
 80082ec:	4909      	ldr	r1, [pc, #36]	@ (8008314 <siprintf+0x40>)
 80082ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f2:	9105      	str	r1, [sp, #20]
 80082f4:	a902      	add	r1, sp, #8
 80082f6:	6800      	ldr	r0, [r0, #0]
 80082f8:	9301      	str	r3, [sp, #4]
 80082fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80082fc:	f001 fc28 	bl	8009b50 <_svfiprintf_r>
 8008300:	9b02      	ldr	r3, [sp, #8]
 8008302:	701c      	strb	r4, [r3, #0]
 8008304:	b01d      	add	sp, #116	@ 0x74
 8008306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800830a:	b003      	add	sp, #12
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	20000028 	.word	0x20000028
 8008314:	ffff0208 	.word	0xffff0208

08008318 <__sread>:
 8008318:	b510      	push	{r4, lr}
 800831a:	460c      	mov	r4, r1
 800831c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008320:	f000 f86c 	bl	80083fc <_read_r>
 8008324:	2800      	cmp	r0, #0
 8008326:	bfab      	itete	ge
 8008328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800832a:	89a3      	ldrhlt	r3, [r4, #12]
 800832c:	181b      	addge	r3, r3, r0
 800832e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008332:	bfac      	ite	ge
 8008334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008336:	81a3      	strhlt	r3, [r4, #12]
 8008338:	bd10      	pop	{r4, pc}

0800833a <__swrite>:
 800833a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800833e:	461f      	mov	r7, r3
 8008340:	898b      	ldrh	r3, [r1, #12]
 8008342:	4605      	mov	r5, r0
 8008344:	460c      	mov	r4, r1
 8008346:	05db      	lsls	r3, r3, #23
 8008348:	4616      	mov	r6, r2
 800834a:	d505      	bpl.n	8008358 <__swrite+0x1e>
 800834c:	2302      	movs	r3, #2
 800834e:	2200      	movs	r2, #0
 8008350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008354:	f000 f840 	bl	80083d8 <_lseek_r>
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	4632      	mov	r2, r6
 800835c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008360:	4628      	mov	r0, r5
 8008362:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008366:	81a3      	strh	r3, [r4, #12]
 8008368:	463b      	mov	r3, r7
 800836a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800836e:	f000 b857 	b.w	8008420 <_write_r>

08008372 <__sseek>:
 8008372:	b510      	push	{r4, lr}
 8008374:	460c      	mov	r4, r1
 8008376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837a:	f000 f82d 	bl	80083d8 <_lseek_r>
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	bf15      	itete	ne
 8008384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800838a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800838e:	81a3      	strheq	r3, [r4, #12]
 8008390:	bf18      	it	ne
 8008392:	81a3      	strhne	r3, [r4, #12]
 8008394:	bd10      	pop	{r4, pc}

08008396 <__sclose>:
 8008396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800839a:	f000 b80d 	b.w	80083b8 <_close_r>

0800839e <memset>:
 800839e:	4402      	add	r2, r0
 80083a0:	4603      	mov	r3, r0
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d100      	bne.n	80083a8 <memset+0xa>
 80083a6:	4770      	bx	lr
 80083a8:	f803 1b01 	strb.w	r1, [r3], #1
 80083ac:	e7f9      	b.n	80083a2 <memset+0x4>
	...

080083b0 <_localeconv_r>:
 80083b0:	4800      	ldr	r0, [pc, #0]	@ (80083b4 <_localeconv_r+0x4>)
 80083b2:	4770      	bx	lr
 80083b4:	20000168 	.word	0x20000168

080083b8 <_close_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	2300      	movs	r3, #0
 80083bc:	4d05      	ldr	r5, [pc, #20]	@ (80083d4 <_close_r+0x1c>)
 80083be:	4604      	mov	r4, r0
 80083c0:	4608      	mov	r0, r1
 80083c2:	602b      	str	r3, [r5, #0]
 80083c4:	f7fb fbe0 	bl	8003b88 <_close>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_close_r+0x1a>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_close_r+0x1a>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	20000d14 	.word	0x20000d14

080083d8 <_lseek_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	4604      	mov	r4, r0
 80083dc:	4d06      	ldr	r5, [pc, #24]	@ (80083f8 <_lseek_r+0x20>)
 80083de:	4608      	mov	r0, r1
 80083e0:	4611      	mov	r1, r2
 80083e2:	2200      	movs	r2, #0
 80083e4:	602a      	str	r2, [r5, #0]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f7fb fbf5 	bl	8003bd6 <_lseek>
 80083ec:	1c43      	adds	r3, r0, #1
 80083ee:	d102      	bne.n	80083f6 <_lseek_r+0x1e>
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	b103      	cbz	r3, 80083f6 <_lseek_r+0x1e>
 80083f4:	6023      	str	r3, [r4, #0]
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	20000d14 	.word	0x20000d14

080083fc <_read_r>:
 80083fc:	b538      	push	{r3, r4, r5, lr}
 80083fe:	4604      	mov	r4, r0
 8008400:	4d06      	ldr	r5, [pc, #24]	@ (800841c <_read_r+0x20>)
 8008402:	4608      	mov	r0, r1
 8008404:	4611      	mov	r1, r2
 8008406:	2200      	movs	r2, #0
 8008408:	602a      	str	r2, [r5, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	f7fb fb83 	bl	8003b16 <_read>
 8008410:	1c43      	adds	r3, r0, #1
 8008412:	d102      	bne.n	800841a <_read_r+0x1e>
 8008414:	682b      	ldr	r3, [r5, #0]
 8008416:	b103      	cbz	r3, 800841a <_read_r+0x1e>
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	bd38      	pop	{r3, r4, r5, pc}
 800841c:	20000d14 	.word	0x20000d14

08008420 <_write_r>:
 8008420:	b538      	push	{r3, r4, r5, lr}
 8008422:	4604      	mov	r4, r0
 8008424:	4d06      	ldr	r5, [pc, #24]	@ (8008440 <_write_r+0x20>)
 8008426:	4608      	mov	r0, r1
 8008428:	4611      	mov	r1, r2
 800842a:	2200      	movs	r2, #0
 800842c:	602a      	str	r2, [r5, #0]
 800842e:	461a      	mov	r2, r3
 8008430:	f7fb fb8e 	bl	8003b50 <_write>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_write_r+0x1e>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_write_r+0x1e>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	20000d14 	.word	0x20000d14

08008444 <__errno>:
 8008444:	4b01      	ldr	r3, [pc, #4]	@ (800844c <__errno+0x8>)
 8008446:	6818      	ldr	r0, [r3, #0]
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	20000028 	.word	0x20000028

08008450 <__libc_init_array>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	4d0d      	ldr	r5, [pc, #52]	@ (8008488 <__libc_init_array+0x38>)
 8008454:	2600      	movs	r6, #0
 8008456:	4c0d      	ldr	r4, [pc, #52]	@ (800848c <__libc_init_array+0x3c>)
 8008458:	1b64      	subs	r4, r4, r5
 800845a:	10a4      	asrs	r4, r4, #2
 800845c:	42a6      	cmp	r6, r4
 800845e:	d109      	bne.n	8008474 <__libc_init_array+0x24>
 8008460:	4d0b      	ldr	r5, [pc, #44]	@ (8008490 <__libc_init_array+0x40>)
 8008462:	2600      	movs	r6, #0
 8008464:	4c0b      	ldr	r4, [pc, #44]	@ (8008494 <__libc_init_array+0x44>)
 8008466:	f002 f883 	bl	800a570 <_init>
 800846a:	1b64      	subs	r4, r4, r5
 800846c:	10a4      	asrs	r4, r4, #2
 800846e:	42a6      	cmp	r6, r4
 8008470:	d105      	bne.n	800847e <__libc_init_array+0x2e>
 8008472:	bd70      	pop	{r4, r5, r6, pc}
 8008474:	f855 3b04 	ldr.w	r3, [r5], #4
 8008478:	3601      	adds	r6, #1
 800847a:	4798      	blx	r3
 800847c:	e7ee      	b.n	800845c <__libc_init_array+0xc>
 800847e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008482:	3601      	adds	r6, #1
 8008484:	4798      	blx	r3
 8008486:	e7f2      	b.n	800846e <__libc_init_array+0x1e>
 8008488:	0800adac 	.word	0x0800adac
 800848c:	0800adac 	.word	0x0800adac
 8008490:	0800adac 	.word	0x0800adac
 8008494:	0800adb4 	.word	0x0800adb4

08008498 <__retarget_lock_init_recursive>:
 8008498:	4770      	bx	lr

0800849a <__retarget_lock_acquire_recursive>:
 800849a:	4770      	bx	lr

0800849c <__retarget_lock_release_recursive>:
 800849c:	4770      	bx	lr

0800849e <memchr>:
 800849e:	b2c9      	uxtb	r1, r1
 80084a0:	4603      	mov	r3, r0
 80084a2:	4402      	add	r2, r0
 80084a4:	b510      	push	{r4, lr}
 80084a6:	4293      	cmp	r3, r2
 80084a8:	4618      	mov	r0, r3
 80084aa:	d101      	bne.n	80084b0 <memchr+0x12>
 80084ac:	2000      	movs	r0, #0
 80084ae:	e003      	b.n	80084b8 <memchr+0x1a>
 80084b0:	7804      	ldrb	r4, [r0, #0]
 80084b2:	3301      	adds	r3, #1
 80084b4:	428c      	cmp	r4, r1
 80084b6:	d1f6      	bne.n	80084a6 <memchr+0x8>
 80084b8:	bd10      	pop	{r4, pc}

080084ba <memcpy>:
 80084ba:	440a      	add	r2, r1
 80084bc:	1e43      	subs	r3, r0, #1
 80084be:	4291      	cmp	r1, r2
 80084c0:	d100      	bne.n	80084c4 <memcpy+0xa>
 80084c2:	4770      	bx	lr
 80084c4:	b510      	push	{r4, lr}
 80084c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ca:	4291      	cmp	r1, r2
 80084cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084d0:	d1f9      	bne.n	80084c6 <memcpy+0xc>
 80084d2:	bd10      	pop	{r4, pc}

080084d4 <quorem>:
 80084d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d8:	6903      	ldr	r3, [r0, #16]
 80084da:	4607      	mov	r7, r0
 80084dc:	690c      	ldr	r4, [r1, #16]
 80084de:	42a3      	cmp	r3, r4
 80084e0:	f2c0 8083 	blt.w	80085ea <quorem+0x116>
 80084e4:	3c01      	subs	r4, #1
 80084e6:	f100 0514 	add.w	r5, r0, #20
 80084ea:	f101 0814 	add.w	r8, r1, #20
 80084ee:	00a3      	lsls	r3, r4, #2
 80084f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084f8:	9300      	str	r3, [sp, #0]
 80084fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084fe:	9301      	str	r3, [sp, #4]
 8008500:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008504:	3301      	adds	r3, #1
 8008506:	429a      	cmp	r2, r3
 8008508:	fbb2 f6f3 	udiv	r6, r2, r3
 800850c:	d331      	bcc.n	8008572 <quorem+0x9e>
 800850e:	f04f 0a00 	mov.w	sl, #0
 8008512:	46c4      	mov	ip, r8
 8008514:	46ae      	mov	lr, r5
 8008516:	46d3      	mov	fp, sl
 8008518:	f85c 3b04 	ldr.w	r3, [ip], #4
 800851c:	b298      	uxth	r0, r3
 800851e:	45e1      	cmp	r9, ip
 8008520:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8008524:	fb06 a000 	mla	r0, r6, r0, sl
 8008528:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800852c:	b280      	uxth	r0, r0
 800852e:	fb06 2303 	mla	r3, r6, r3, r2
 8008532:	f8de 2000 	ldr.w	r2, [lr]
 8008536:	b292      	uxth	r2, r2
 8008538:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800853c:	eba2 0200 	sub.w	r2, r2, r0
 8008540:	b29b      	uxth	r3, r3
 8008542:	f8de 0000 	ldr.w	r0, [lr]
 8008546:	445a      	add	r2, fp
 8008548:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800854c:	b292      	uxth	r2, r2
 800854e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008552:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008556:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800855a:	f84e 2b04 	str.w	r2, [lr], #4
 800855e:	d2db      	bcs.n	8008518 <quorem+0x44>
 8008560:	9b00      	ldr	r3, [sp, #0]
 8008562:	58eb      	ldr	r3, [r5, r3]
 8008564:	b92b      	cbnz	r3, 8008572 <quorem+0x9e>
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	3b04      	subs	r3, #4
 800856a:	429d      	cmp	r5, r3
 800856c:	461a      	mov	r2, r3
 800856e:	d330      	bcc.n	80085d2 <quorem+0xfe>
 8008570:	613c      	str	r4, [r7, #16]
 8008572:	4638      	mov	r0, r7
 8008574:	f001 f984 	bl	8009880 <__mcmp>
 8008578:	2800      	cmp	r0, #0
 800857a:	db26      	blt.n	80085ca <quorem+0xf6>
 800857c:	4629      	mov	r1, r5
 800857e:	2000      	movs	r0, #0
 8008580:	f858 2b04 	ldr.w	r2, [r8], #4
 8008584:	f8d1 c000 	ldr.w	ip, [r1]
 8008588:	fa1f fe82 	uxth.w	lr, r2
 800858c:	45c1      	cmp	r9, r8
 800858e:	fa1f f38c 	uxth.w	r3, ip
 8008592:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8008596:	eba3 030e 	sub.w	r3, r3, lr
 800859a:	4403      	add	r3, r0
 800859c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80085a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80085ae:	f841 3b04 	str.w	r3, [r1], #4
 80085b2:	d2e5      	bcs.n	8008580 <quorem+0xac>
 80085b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085bc:	b922      	cbnz	r2, 80085c8 <quorem+0xf4>
 80085be:	3b04      	subs	r3, #4
 80085c0:	429d      	cmp	r5, r3
 80085c2:	461a      	mov	r2, r3
 80085c4:	d30b      	bcc.n	80085de <quorem+0x10a>
 80085c6:	613c      	str	r4, [r7, #16]
 80085c8:	3601      	adds	r6, #1
 80085ca:	4630      	mov	r0, r6
 80085cc:	b003      	add	sp, #12
 80085ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d2:	6812      	ldr	r2, [r2, #0]
 80085d4:	3b04      	subs	r3, #4
 80085d6:	2a00      	cmp	r2, #0
 80085d8:	d1ca      	bne.n	8008570 <quorem+0x9c>
 80085da:	3c01      	subs	r4, #1
 80085dc:	e7c5      	b.n	800856a <quorem+0x96>
 80085de:	6812      	ldr	r2, [r2, #0]
 80085e0:	3b04      	subs	r3, #4
 80085e2:	2a00      	cmp	r2, #0
 80085e4:	d1ef      	bne.n	80085c6 <quorem+0xf2>
 80085e6:	3c01      	subs	r4, #1
 80085e8:	e7ea      	b.n	80085c0 <quorem+0xec>
 80085ea:	2000      	movs	r0, #0
 80085ec:	e7ee      	b.n	80085cc <quorem+0xf8>
	...

080085f0 <_dtoa_r>:
 80085f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f4:	69c7      	ldr	r7, [r0, #28]
 80085f6:	b097      	sub	sp, #92	@ 0x5c
 80085f8:	4681      	mov	r9, r0
 80085fa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80085fc:	9107      	str	r1, [sp, #28]
 80085fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8008600:	9311      	str	r3, [sp, #68]	@ 0x44
 8008602:	ec55 4b10 	vmov	r4, r5, d0
 8008606:	ed8d 0b04 	vstr	d0, [sp, #16]
 800860a:	b97f      	cbnz	r7, 800862c <_dtoa_r+0x3c>
 800860c:	2010      	movs	r0, #16
 800860e:	f000 fe0b 	bl	8009228 <malloc>
 8008612:	4602      	mov	r2, r0
 8008614:	f8c9 001c 	str.w	r0, [r9, #28]
 8008618:	b920      	cbnz	r0, 8008624 <_dtoa_r+0x34>
 800861a:	4ba9      	ldr	r3, [pc, #676]	@ (80088c0 <_dtoa_r+0x2d0>)
 800861c:	21ef      	movs	r1, #239	@ 0xef
 800861e:	48a9      	ldr	r0, [pc, #676]	@ (80088c4 <_dtoa_r+0x2d4>)
 8008620:	f001 fc68 	bl	8009ef4 <__assert_func>
 8008624:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008628:	6007      	str	r7, [r0, #0]
 800862a:	60c7      	str	r7, [r0, #12]
 800862c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008630:	6819      	ldr	r1, [r3, #0]
 8008632:	b159      	cbz	r1, 800864c <_dtoa_r+0x5c>
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	2301      	movs	r3, #1
 8008638:	4648      	mov	r0, r9
 800863a:	4093      	lsls	r3, r2
 800863c:	604a      	str	r2, [r1, #4]
 800863e:	608b      	str	r3, [r1, #8]
 8008640:	f000 fee8 	bl	8009414 <_Bfree>
 8008644:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008648:	2200      	movs	r2, #0
 800864a:	601a      	str	r2, [r3, #0]
 800864c:	1e2b      	subs	r3, r5, #0
 800864e:	bfb7      	itett	lt
 8008650:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008654:	2300      	movge	r3, #0
 8008656:	2201      	movlt	r2, #1
 8008658:	9305      	strlt	r3, [sp, #20]
 800865a:	bfa8      	it	ge
 800865c:	6033      	strge	r3, [r6, #0]
 800865e:	9f05      	ldr	r7, [sp, #20]
 8008660:	4b99      	ldr	r3, [pc, #612]	@ (80088c8 <_dtoa_r+0x2d8>)
 8008662:	bfb8      	it	lt
 8008664:	6032      	strlt	r2, [r6, #0]
 8008666:	43bb      	bics	r3, r7
 8008668:	d112      	bne.n	8008690 <_dtoa_r+0xa0>
 800866a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800866e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008670:	6013      	str	r3, [r2, #0]
 8008672:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008676:	4323      	orrs	r3, r4
 8008678:	f000 855a 	beq.w	8009130 <_dtoa_r+0xb40>
 800867c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800867e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80088dc <_dtoa_r+0x2ec>
 8008682:	2b00      	cmp	r3, #0
 8008684:	f000 855c 	beq.w	8009140 <_dtoa_r+0xb50>
 8008688:	f10a 0303 	add.w	r3, sl, #3
 800868c:	f000 bd56 	b.w	800913c <_dtoa_r+0xb4c>
 8008690:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008694:	2200      	movs	r2, #0
 8008696:	2300      	movs	r3, #0
 8008698:	ec51 0b17 	vmov	r0, r1, d7
 800869c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80086a0:	f7f8 fa16 	bl	8000ad0 <__aeabi_dcmpeq>
 80086a4:	4680      	mov	r8, r0
 80086a6:	b158      	cbz	r0, 80086c0 <_dtoa_r+0xd0>
 80086a8:	2301      	movs	r3, #1
 80086aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80086ac:	6013      	str	r3, [r2, #0]
 80086ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80086b0:	b113      	cbz	r3, 80086b8 <_dtoa_r+0xc8>
 80086b2:	4b86      	ldr	r3, [pc, #536]	@ (80088cc <_dtoa_r+0x2dc>)
 80086b4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80086b6:	6013      	str	r3, [r2, #0]
 80086b8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80088e0 <_dtoa_r+0x2f0>
 80086bc:	f000 bd40 	b.w	8009140 <_dtoa_r+0xb50>
 80086c0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80086c4:	aa14      	add	r2, sp, #80	@ 0x50
 80086c6:	a915      	add	r1, sp, #84	@ 0x54
 80086c8:	4648      	mov	r0, r9
 80086ca:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80086ce:	f001 f98b 	bl	80099e8 <__d2b>
 80086d2:	9002      	str	r0, [sp, #8]
 80086d4:	2e00      	cmp	r6, #0
 80086d6:	d076      	beq.n	80087c6 <_dtoa_r+0x1d6>
 80086d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086da:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80086de:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80086e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086e6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80086ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086ee:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80086f2:	4619      	mov	r1, r3
 80086f4:	2200      	movs	r2, #0
 80086f6:	4b76      	ldr	r3, [pc, #472]	@ (80088d0 <_dtoa_r+0x2e0>)
 80086f8:	f7f7 fdca 	bl	8000290 <__aeabi_dsub>
 80086fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80088a8 <_dtoa_r+0x2b8>)
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	f7f7 ff7d 	bl	8000600 <__aeabi_dmul>
 8008706:	a36a      	add	r3, pc, #424	@ (adr r3, 80088b0 <_dtoa_r+0x2c0>)
 8008708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870c:	f7f7 fdc2 	bl	8000294 <__adddf3>
 8008710:	4604      	mov	r4, r0
 8008712:	460d      	mov	r5, r1
 8008714:	4630      	mov	r0, r6
 8008716:	f7f7 ff09 	bl	800052c <__aeabi_i2d>
 800871a:	a367      	add	r3, pc, #412	@ (adr r3, 80088b8 <_dtoa_r+0x2c8>)
 800871c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008720:	f7f7 ff6e 	bl	8000600 <__aeabi_dmul>
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	4620      	mov	r0, r4
 800872a:	4629      	mov	r1, r5
 800872c:	f7f7 fdb2 	bl	8000294 <__adddf3>
 8008730:	4604      	mov	r4, r0
 8008732:	460d      	mov	r5, r1
 8008734:	f7f8 fa14 	bl	8000b60 <__aeabi_d2iz>
 8008738:	2200      	movs	r2, #0
 800873a:	4607      	mov	r7, r0
 800873c:	2300      	movs	r3, #0
 800873e:	4620      	mov	r0, r4
 8008740:	4629      	mov	r1, r5
 8008742:	f7f8 f9cf 	bl	8000ae4 <__aeabi_dcmplt>
 8008746:	b140      	cbz	r0, 800875a <_dtoa_r+0x16a>
 8008748:	4638      	mov	r0, r7
 800874a:	f7f7 feef 	bl	800052c <__aeabi_i2d>
 800874e:	4622      	mov	r2, r4
 8008750:	462b      	mov	r3, r5
 8008752:	f7f8 f9bd 	bl	8000ad0 <__aeabi_dcmpeq>
 8008756:	b900      	cbnz	r0, 800875a <_dtoa_r+0x16a>
 8008758:	3f01      	subs	r7, #1
 800875a:	2f16      	cmp	r7, #22
 800875c:	d852      	bhi.n	8008804 <_dtoa_r+0x214>
 800875e:	4b5d      	ldr	r3, [pc, #372]	@ (80088d4 <_dtoa_r+0x2e4>)
 8008760:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008764:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876c:	f7f8 f9ba 	bl	8000ae4 <__aeabi_dcmplt>
 8008770:	2800      	cmp	r0, #0
 8008772:	d049      	beq.n	8008808 <_dtoa_r+0x218>
 8008774:	3f01      	subs	r7, #1
 8008776:	2300      	movs	r3, #0
 8008778:	9310      	str	r3, [sp, #64]	@ 0x40
 800877a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800877c:	1b9b      	subs	r3, r3, r6
 800877e:	1e5a      	subs	r2, r3, #1
 8008780:	bf4c      	ite	mi
 8008782:	f1c3 0301 	rsbmi	r3, r3, #1
 8008786:	2300      	movpl	r3, #0
 8008788:	9206      	str	r2, [sp, #24]
 800878a:	bf45      	ittet	mi
 800878c:	9300      	strmi	r3, [sp, #0]
 800878e:	2300      	movmi	r3, #0
 8008790:	9300      	strpl	r3, [sp, #0]
 8008792:	9306      	strmi	r3, [sp, #24]
 8008794:	2f00      	cmp	r7, #0
 8008796:	db39      	blt.n	800880c <_dtoa_r+0x21c>
 8008798:	9b06      	ldr	r3, [sp, #24]
 800879a:	970d      	str	r7, [sp, #52]	@ 0x34
 800879c:	443b      	add	r3, r7
 800879e:	9306      	str	r3, [sp, #24]
 80087a0:	2300      	movs	r3, #0
 80087a2:	9308      	str	r3, [sp, #32]
 80087a4:	9b07      	ldr	r3, [sp, #28]
 80087a6:	2b09      	cmp	r3, #9
 80087a8:	d863      	bhi.n	8008872 <_dtoa_r+0x282>
 80087aa:	2b05      	cmp	r3, #5
 80087ac:	bfc5      	ittet	gt
 80087ae:	3b04      	subgt	r3, #4
 80087b0:	2400      	movgt	r4, #0
 80087b2:	2401      	movle	r4, #1
 80087b4:	9307      	strgt	r3, [sp, #28]
 80087b6:	9b07      	ldr	r3, [sp, #28]
 80087b8:	3b02      	subs	r3, #2
 80087ba:	2b03      	cmp	r3, #3
 80087bc:	d865      	bhi.n	800888a <_dtoa_r+0x29a>
 80087be:	e8df f003 	tbb	[pc, r3]
 80087c2:	5654      	.short	0x5654
 80087c4:	2d39      	.short	0x2d39
 80087c6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80087ca:	441e      	add	r6, r3
 80087cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80087d0:	2b20      	cmp	r3, #32
 80087d2:	bfc9      	itett	gt
 80087d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80087d8:	f1c3 0320 	rsble	r3, r3, #32
 80087dc:	409f      	lslgt	r7, r3
 80087de:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80087e2:	bfd8      	it	le
 80087e4:	fa04 f003 	lslle.w	r0, r4, r3
 80087e8:	f106 36ff 	add.w	r6, r6, #4294967295
 80087ec:	bfc4      	itt	gt
 80087ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80087f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80087f6:	f7f7 fe89 	bl	800050c <__aeabi_ui2d>
 80087fa:	2201      	movs	r2, #1
 80087fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008800:	9212      	str	r2, [sp, #72]	@ 0x48
 8008802:	e776      	b.n	80086f2 <_dtoa_r+0x102>
 8008804:	2301      	movs	r3, #1
 8008806:	e7b7      	b.n	8008778 <_dtoa_r+0x188>
 8008808:	9010      	str	r0, [sp, #64]	@ 0x40
 800880a:	e7b6      	b.n	800877a <_dtoa_r+0x18a>
 800880c:	9b00      	ldr	r3, [sp, #0]
 800880e:	1bdb      	subs	r3, r3, r7
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	427b      	negs	r3, r7
 8008814:	9308      	str	r3, [sp, #32]
 8008816:	2300      	movs	r3, #0
 8008818:	930d      	str	r3, [sp, #52]	@ 0x34
 800881a:	e7c3      	b.n	80087a4 <_dtoa_r+0x1b4>
 800881c:	2301      	movs	r3, #1
 800881e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008822:	eb07 0b03 	add.w	fp, r7, r3
 8008826:	f10b 0301 	add.w	r3, fp, #1
 800882a:	2b01      	cmp	r3, #1
 800882c:	9303      	str	r3, [sp, #12]
 800882e:	bfb8      	it	lt
 8008830:	2301      	movlt	r3, #1
 8008832:	e006      	b.n	8008842 <_dtoa_r+0x252>
 8008834:	2301      	movs	r3, #1
 8008836:	9309      	str	r3, [sp, #36]	@ 0x24
 8008838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800883a:	2b00      	cmp	r3, #0
 800883c:	dd28      	ble.n	8008890 <_dtoa_r+0x2a0>
 800883e:	469b      	mov	fp, r3
 8008840:	9303      	str	r3, [sp, #12]
 8008842:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008846:	2100      	movs	r1, #0
 8008848:	2204      	movs	r2, #4
 800884a:	f102 0514 	add.w	r5, r2, #20
 800884e:	429d      	cmp	r5, r3
 8008850:	d926      	bls.n	80088a0 <_dtoa_r+0x2b0>
 8008852:	6041      	str	r1, [r0, #4]
 8008854:	4648      	mov	r0, r9
 8008856:	f000 fd9d 	bl	8009394 <_Balloc>
 800885a:	4682      	mov	sl, r0
 800885c:	2800      	cmp	r0, #0
 800885e:	d141      	bne.n	80088e4 <_dtoa_r+0x2f4>
 8008860:	4b1d      	ldr	r3, [pc, #116]	@ (80088d8 <_dtoa_r+0x2e8>)
 8008862:	4602      	mov	r2, r0
 8008864:	f240 11af 	movw	r1, #431	@ 0x1af
 8008868:	e6d9      	b.n	800861e <_dtoa_r+0x2e>
 800886a:	2300      	movs	r3, #0
 800886c:	e7e3      	b.n	8008836 <_dtoa_r+0x246>
 800886e:	2300      	movs	r3, #0
 8008870:	e7d5      	b.n	800881e <_dtoa_r+0x22e>
 8008872:	2401      	movs	r4, #1
 8008874:	2300      	movs	r3, #0
 8008876:	9409      	str	r4, [sp, #36]	@ 0x24
 8008878:	9307      	str	r3, [sp, #28]
 800887a:	f04f 3bff 	mov.w	fp, #4294967295
 800887e:	2200      	movs	r2, #0
 8008880:	2312      	movs	r3, #18
 8008882:	f8cd b00c 	str.w	fp, [sp, #12]
 8008886:	920c      	str	r2, [sp, #48]	@ 0x30
 8008888:	e7db      	b.n	8008842 <_dtoa_r+0x252>
 800888a:	2301      	movs	r3, #1
 800888c:	9309      	str	r3, [sp, #36]	@ 0x24
 800888e:	e7f4      	b.n	800887a <_dtoa_r+0x28a>
 8008890:	f04f 0b01 	mov.w	fp, #1
 8008894:	465b      	mov	r3, fp
 8008896:	f8cd b00c 	str.w	fp, [sp, #12]
 800889a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800889e:	e7d0      	b.n	8008842 <_dtoa_r+0x252>
 80088a0:	3101      	adds	r1, #1
 80088a2:	0052      	lsls	r2, r2, #1
 80088a4:	e7d1      	b.n	800884a <_dtoa_r+0x25a>
 80088a6:	bf00      	nop
 80088a8:	636f4361 	.word	0x636f4361
 80088ac:	3fd287a7 	.word	0x3fd287a7
 80088b0:	8b60c8b3 	.word	0x8b60c8b3
 80088b4:	3fc68a28 	.word	0x3fc68a28
 80088b8:	509f79fb 	.word	0x509f79fb
 80088bc:	3fd34413 	.word	0x3fd34413
 80088c0:	0800aa6d 	.word	0x0800aa6d
 80088c4:	0800aa84 	.word	0x0800aa84
 80088c8:	7ff00000 	.word	0x7ff00000
 80088cc:	0800aa3d 	.word	0x0800aa3d
 80088d0:	3ff80000 	.word	0x3ff80000
 80088d4:	0800abd8 	.word	0x0800abd8
 80088d8:	0800aadc 	.word	0x0800aadc
 80088dc:	0800aa69 	.word	0x0800aa69
 80088e0:	0800aa3c 	.word	0x0800aa3c
 80088e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80088e8:	6018      	str	r0, [r3, #0]
 80088ea:	9b03      	ldr	r3, [sp, #12]
 80088ec:	2b0e      	cmp	r3, #14
 80088ee:	f200 80a1 	bhi.w	8008a34 <_dtoa_r+0x444>
 80088f2:	2c00      	cmp	r4, #0
 80088f4:	f000 809e 	beq.w	8008a34 <_dtoa_r+0x444>
 80088f8:	2f00      	cmp	r7, #0
 80088fa:	dd33      	ble.n	8008964 <_dtoa_r+0x374>
 80088fc:	f007 020f 	and.w	r2, r7, #15
 8008900:	4b9b      	ldr	r3, [pc, #620]	@ (8008b70 <_dtoa_r+0x580>)
 8008902:	05f8      	lsls	r0, r7, #23
 8008904:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800890c:	ed93 7b00 	vldr	d7, [r3]
 8008910:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008914:	d516      	bpl.n	8008944 <_dtoa_r+0x354>
 8008916:	4b97      	ldr	r3, [pc, #604]	@ (8008b74 <_dtoa_r+0x584>)
 8008918:	f004 040f 	and.w	r4, r4, #15
 800891c:	2603      	movs	r6, #3
 800891e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008922:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008926:	f7f7 ff95 	bl	8000854 <__aeabi_ddiv>
 800892a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800892e:	4d91      	ldr	r5, [pc, #580]	@ (8008b74 <_dtoa_r+0x584>)
 8008930:	b954      	cbnz	r4, 8008948 <_dtoa_r+0x358>
 8008932:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800893a:	f7f7 ff8b 	bl	8000854 <__aeabi_ddiv>
 800893e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008942:	e028      	b.n	8008996 <_dtoa_r+0x3a6>
 8008944:	2602      	movs	r6, #2
 8008946:	e7f2      	b.n	800892e <_dtoa_r+0x33e>
 8008948:	07e1      	lsls	r1, r4, #31
 800894a:	d508      	bpl.n	800895e <_dtoa_r+0x36e>
 800894c:	3601      	adds	r6, #1
 800894e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008952:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008956:	f7f7 fe53 	bl	8000600 <__aeabi_dmul>
 800895a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800895e:	1064      	asrs	r4, r4, #1
 8008960:	3508      	adds	r5, #8
 8008962:	e7e5      	b.n	8008930 <_dtoa_r+0x340>
 8008964:	f000 80af 	beq.w	8008ac6 <_dtoa_r+0x4d6>
 8008968:	427c      	negs	r4, r7
 800896a:	4b81      	ldr	r3, [pc, #516]	@ (8008b70 <_dtoa_r+0x580>)
 800896c:	4d81      	ldr	r5, [pc, #516]	@ (8008b74 <_dtoa_r+0x584>)
 800896e:	2602      	movs	r6, #2
 8008970:	f004 020f 	and.w	r2, r4, #15
 8008974:	1124      	asrs	r4, r4, #4
 8008976:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800897a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800897e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008982:	f7f7 fe3d 	bl	8000600 <__aeabi_dmul>
 8008986:	2300      	movs	r3, #0
 8008988:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800898c:	2c00      	cmp	r4, #0
 800898e:	f040 808f 	bne.w	8008ab0 <_dtoa_r+0x4c0>
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1d3      	bne.n	800893e <_dtoa_r+0x34e>
 8008996:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008998:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 8094 	beq.w	8008aca <_dtoa_r+0x4da>
 80089a2:	2200      	movs	r2, #0
 80089a4:	4b74      	ldr	r3, [pc, #464]	@ (8008b78 <_dtoa_r+0x588>)
 80089a6:	4620      	mov	r0, r4
 80089a8:	4629      	mov	r1, r5
 80089aa:	f7f8 f89b 	bl	8000ae4 <__aeabi_dcmplt>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	f000 808b 	beq.w	8008aca <_dtoa_r+0x4da>
 80089b4:	9b03      	ldr	r3, [sp, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	f000 8087 	beq.w	8008aca <_dtoa_r+0x4da>
 80089bc:	f1bb 0f00 	cmp.w	fp, #0
 80089c0:	dd34      	ble.n	8008a2c <_dtoa_r+0x43c>
 80089c2:	4620      	mov	r0, r4
 80089c4:	f107 38ff 	add.w	r8, r7, #4294967295
 80089c8:	3601      	adds	r6, #1
 80089ca:	465c      	mov	r4, fp
 80089cc:	2200      	movs	r2, #0
 80089ce:	4b6b      	ldr	r3, [pc, #428]	@ (8008b7c <_dtoa_r+0x58c>)
 80089d0:	4629      	mov	r1, r5
 80089d2:	f7f7 fe15 	bl	8000600 <__aeabi_dmul>
 80089d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089da:	4630      	mov	r0, r6
 80089dc:	f7f7 fda6 	bl	800052c <__aeabi_i2d>
 80089e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e4:	f7f7 fe0c 	bl	8000600 <__aeabi_dmul>
 80089e8:	2200      	movs	r2, #0
 80089ea:	4b65      	ldr	r3, [pc, #404]	@ (8008b80 <_dtoa_r+0x590>)
 80089ec:	f7f7 fc52 	bl	8000294 <__adddf3>
 80089f0:	4605      	mov	r5, r0
 80089f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80089f6:	2c00      	cmp	r4, #0
 80089f8:	d16a      	bne.n	8008ad0 <_dtoa_r+0x4e0>
 80089fa:	2200      	movs	r2, #0
 80089fc:	4b61      	ldr	r3, [pc, #388]	@ (8008b84 <_dtoa_r+0x594>)
 80089fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a02:	f7f7 fc45 	bl	8000290 <__aeabi_dsub>
 8008a06:	4602      	mov	r2, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a0e:	462a      	mov	r2, r5
 8008a10:	4633      	mov	r3, r6
 8008a12:	f7f8 f885 	bl	8000b20 <__aeabi_dcmpgt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f040 8298 	bne.w	8008f4c <_dtoa_r+0x95c>
 8008a1c:	462a      	mov	r2, r5
 8008a1e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a26:	f7f8 f85d 	bl	8000ae4 <__aeabi_dcmplt>
 8008a2a:	bb38      	cbnz	r0, 8008a7c <_dtoa_r+0x48c>
 8008a2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008a30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008a34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f2c0 8157 	blt.w	8008cea <_dtoa_r+0x6fa>
 8008a3c:	2f0e      	cmp	r7, #14
 8008a3e:	f300 8154 	bgt.w	8008cea <_dtoa_r+0x6fa>
 8008a42:	4b4b      	ldr	r3, [pc, #300]	@ (8008b70 <_dtoa_r+0x580>)
 8008a44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a48:	ed93 7b00 	vldr	d7, [r3]
 8008a4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	ed8d 7b00 	vstr	d7, [sp]
 8008a54:	f280 80e5 	bge.w	8008c22 <_dtoa_r+0x632>
 8008a58:	9b03      	ldr	r3, [sp, #12]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f300 80e1 	bgt.w	8008c22 <_dtoa_r+0x632>
 8008a60:	d10c      	bne.n	8008a7c <_dtoa_r+0x48c>
 8008a62:	2200      	movs	r2, #0
 8008a64:	4b47      	ldr	r3, [pc, #284]	@ (8008b84 <_dtoa_r+0x594>)
 8008a66:	ec51 0b17 	vmov	r0, r1, d7
 8008a6a:	f7f7 fdc9 	bl	8000600 <__aeabi_dmul>
 8008a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a72:	f7f8 f84b 	bl	8000b0c <__aeabi_dcmpge>
 8008a76:	2800      	cmp	r0, #0
 8008a78:	f000 8266 	beq.w	8008f48 <_dtoa_r+0x958>
 8008a7c:	2400      	movs	r4, #0
 8008a7e:	4625      	mov	r5, r4
 8008a80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a82:	4656      	mov	r6, sl
 8008a84:	ea6f 0803 	mvn.w	r8, r3
 8008a88:	2700      	movs	r7, #0
 8008a8a:	4621      	mov	r1, r4
 8008a8c:	4648      	mov	r0, r9
 8008a8e:	f000 fcc1 	bl	8009414 <_Bfree>
 8008a92:	2d00      	cmp	r5, #0
 8008a94:	f000 80bd 	beq.w	8008c12 <_dtoa_r+0x622>
 8008a98:	b12f      	cbz	r7, 8008aa6 <_dtoa_r+0x4b6>
 8008a9a:	42af      	cmp	r7, r5
 8008a9c:	d003      	beq.n	8008aa6 <_dtoa_r+0x4b6>
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	4648      	mov	r0, r9
 8008aa2:	f000 fcb7 	bl	8009414 <_Bfree>
 8008aa6:	4629      	mov	r1, r5
 8008aa8:	4648      	mov	r0, r9
 8008aaa:	f000 fcb3 	bl	8009414 <_Bfree>
 8008aae:	e0b0      	b.n	8008c12 <_dtoa_r+0x622>
 8008ab0:	07e2      	lsls	r2, r4, #31
 8008ab2:	d505      	bpl.n	8008ac0 <_dtoa_r+0x4d0>
 8008ab4:	3601      	adds	r6, #1
 8008ab6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008aba:	f7f7 fda1 	bl	8000600 <__aeabi_dmul>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	1064      	asrs	r4, r4, #1
 8008ac2:	3508      	adds	r5, #8
 8008ac4:	e762      	b.n	800898c <_dtoa_r+0x39c>
 8008ac6:	2602      	movs	r6, #2
 8008ac8:	e765      	b.n	8008996 <_dtoa_r+0x3a6>
 8008aca:	46b8      	mov	r8, r7
 8008acc:	9c03      	ldr	r4, [sp, #12]
 8008ace:	e784      	b.n	80089da <_dtoa_r+0x3ea>
 8008ad0:	4b27      	ldr	r3, [pc, #156]	@ (8008b70 <_dtoa_r+0x580>)
 8008ad2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ad4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ad8:	4454      	add	r4, sl
 8008ada:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ade:	2900      	cmp	r1, #0
 8008ae0:	d054      	beq.n	8008b8c <_dtoa_r+0x59c>
 8008ae2:	2000      	movs	r0, #0
 8008ae4:	4928      	ldr	r1, [pc, #160]	@ (8008b88 <_dtoa_r+0x598>)
 8008ae6:	f7f7 feb5 	bl	8000854 <__aeabi_ddiv>
 8008aea:	4633      	mov	r3, r6
 8008aec:	4656      	mov	r6, sl
 8008aee:	462a      	mov	r2, r5
 8008af0:	f7f7 fbce 	bl	8000290 <__aeabi_dsub>
 8008af4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008af8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008afc:	f7f8 f830 	bl	8000b60 <__aeabi_d2iz>
 8008b00:	4605      	mov	r5, r0
 8008b02:	f7f7 fd13 	bl	800052c <__aeabi_i2d>
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	3530      	adds	r5, #48	@ 0x30
 8008b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b10:	f7f7 fbbe 	bl	8000290 <__aeabi_dsub>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	f806 5b01 	strb.w	r5, [r6], #1
 8008b1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b24:	f7f7 ffde 	bl	8000ae4 <__aeabi_dcmplt>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	d172      	bne.n	8008c12 <_dtoa_r+0x622>
 8008b2c:	2000      	movs	r0, #0
 8008b2e:	4912      	ldr	r1, [pc, #72]	@ (8008b78 <_dtoa_r+0x588>)
 8008b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b34:	f7f7 fbac 	bl	8000290 <__aeabi_dsub>
 8008b38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b3c:	f7f7 ffd2 	bl	8000ae4 <__aeabi_dcmplt>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	f040 80b4 	bne.w	8008cae <_dtoa_r+0x6be>
 8008b46:	42a6      	cmp	r6, r4
 8008b48:	f43f af70 	beq.w	8008a2c <_dtoa_r+0x43c>
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008b7c <_dtoa_r+0x58c>)
 8008b50:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b54:	f7f7 fd54 	bl	8000600 <__aeabi_dmul>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	4b08      	ldr	r3, [pc, #32]	@ (8008b7c <_dtoa_r+0x58c>)
 8008b5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b64:	f7f7 fd4c 	bl	8000600 <__aeabi_dmul>
 8008b68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b6c:	e7c4      	b.n	8008af8 <_dtoa_r+0x508>
 8008b6e:	bf00      	nop
 8008b70:	0800abd8 	.word	0x0800abd8
 8008b74:	0800abb0 	.word	0x0800abb0
 8008b78:	3ff00000 	.word	0x3ff00000
 8008b7c:	40240000 	.word	0x40240000
 8008b80:	401c0000 	.word	0x401c0000
 8008b84:	40140000 	.word	0x40140000
 8008b88:	3fe00000 	.word	0x3fe00000
 8008b8c:	4631      	mov	r1, r6
 8008b8e:	4656      	mov	r6, sl
 8008b90:	4628      	mov	r0, r5
 8008b92:	f7f7 fd35 	bl	8000600 <__aeabi_dmul>
 8008b96:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008b98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ba0:	f7f7 ffde 	bl	8000b60 <__aeabi_d2iz>
 8008ba4:	4605      	mov	r5, r0
 8008ba6:	f7f7 fcc1 	bl	800052c <__aeabi_i2d>
 8008baa:	4602      	mov	r2, r0
 8008bac:	3530      	adds	r5, #48	@ 0x30
 8008bae:	460b      	mov	r3, r1
 8008bb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb4:	f7f7 fb6c 	bl	8000290 <__aeabi_dsub>
 8008bb8:	f806 5b01 	strb.w	r5, [r6], #1
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	42a6      	cmp	r6, r4
 8008bc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008bc6:	f04f 0200 	mov.w	r2, #0
 8008bca:	d124      	bne.n	8008c16 <_dtoa_r+0x626>
 8008bcc:	4baf      	ldr	r3, [pc, #700]	@ (8008e8c <_dtoa_r+0x89c>)
 8008bce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008bd2:	f7f7 fb5f 	bl	8000294 <__adddf3>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bde:	f7f7 ff9f 	bl	8000b20 <__aeabi_dcmpgt>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d163      	bne.n	8008cae <_dtoa_r+0x6be>
 8008be6:	2000      	movs	r0, #0
 8008be8:	49a8      	ldr	r1, [pc, #672]	@ (8008e8c <_dtoa_r+0x89c>)
 8008bea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bee:	f7f7 fb4f 	bl	8000290 <__aeabi_dsub>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bfa:	f7f7 ff73 	bl	8000ae4 <__aeabi_dcmplt>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f43f af14 	beq.w	8008a2c <_dtoa_r+0x43c>
 8008c04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008c06:	1e73      	subs	r3, r6, #1
 8008c08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c0e:	2b30      	cmp	r3, #48	@ 0x30
 8008c10:	d0f8      	beq.n	8008c04 <_dtoa_r+0x614>
 8008c12:	4647      	mov	r7, r8
 8008c14:	e03b      	b.n	8008c8e <_dtoa_r+0x69e>
 8008c16:	4b9e      	ldr	r3, [pc, #632]	@ (8008e90 <_dtoa_r+0x8a0>)
 8008c18:	f7f7 fcf2 	bl	8000600 <__aeabi_dmul>
 8008c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c20:	e7bc      	b.n	8008b9c <_dtoa_r+0x5ac>
 8008c22:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008c26:	4656      	mov	r6, sl
 8008c28:	4620      	mov	r0, r4
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c30:	f7f7 fe10 	bl	8000854 <__aeabi_ddiv>
 8008c34:	f7f7 ff94 	bl	8000b60 <__aeabi_d2iz>
 8008c38:	4680      	mov	r8, r0
 8008c3a:	f7f7 fc77 	bl	800052c <__aeabi_i2d>
 8008c3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c42:	f7f7 fcdd 	bl	8000600 <__aeabi_dmul>
 8008c46:	4602      	mov	r2, r0
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008c4e:	460b      	mov	r3, r1
 8008c50:	4629      	mov	r1, r5
 8008c52:	f7f7 fb1d 	bl	8000290 <__aeabi_dsub>
 8008c56:	9d03      	ldr	r5, [sp, #12]
 8008c58:	f806 4b01 	strb.w	r4, [r6], #1
 8008c5c:	eba6 040a 	sub.w	r4, r6, sl
 8008c60:	4602      	mov	r2, r0
 8008c62:	460b      	mov	r3, r1
 8008c64:	42a5      	cmp	r5, r4
 8008c66:	d133      	bne.n	8008cd0 <_dtoa_r+0x6e0>
 8008c68:	f7f7 fb14 	bl	8000294 <__adddf3>
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	460d      	mov	r5, r1
 8008c70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c74:	f7f7 ff54 	bl	8000b20 <__aeabi_dcmpgt>
 8008c78:	b9c0      	cbnz	r0, 8008cac <_dtoa_r+0x6bc>
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c82:	f7f7 ff25 	bl	8000ad0 <__aeabi_dcmpeq>
 8008c86:	b110      	cbz	r0, 8008c8e <_dtoa_r+0x69e>
 8008c88:	f018 0f01 	tst.w	r8, #1
 8008c8c:	d10e      	bne.n	8008cac <_dtoa_r+0x6bc>
 8008c8e:	9902      	ldr	r1, [sp, #8]
 8008c90:	4648      	mov	r0, r9
 8008c92:	f000 fbbf 	bl	8009414 <_Bfree>
 8008c96:	2300      	movs	r3, #0
 8008c98:	3701      	adds	r7, #1
 8008c9a:	7033      	strb	r3, [r6, #0]
 8008c9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c9e:	601f      	str	r7, [r3, #0]
 8008ca0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	f000 824c 	beq.w	8009140 <_dtoa_r+0xb50>
 8008ca8:	601e      	str	r6, [r3, #0]
 8008caa:	e249      	b.n	8009140 <_dtoa_r+0xb50>
 8008cac:	46b8      	mov	r8, r7
 8008cae:	4633      	mov	r3, r6
 8008cb0:	461e      	mov	r6, r3
 8008cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cb6:	2a39      	cmp	r2, #57	@ 0x39
 8008cb8:	d106      	bne.n	8008cc8 <_dtoa_r+0x6d8>
 8008cba:	459a      	cmp	sl, r3
 8008cbc:	d1f8      	bne.n	8008cb0 <_dtoa_r+0x6c0>
 8008cbe:	2230      	movs	r2, #48	@ 0x30
 8008cc0:	f108 0801 	add.w	r8, r8, #1
 8008cc4:	f88a 2000 	strb.w	r2, [sl]
 8008cc8:	781a      	ldrb	r2, [r3, #0]
 8008cca:	3201      	adds	r2, #1
 8008ccc:	701a      	strb	r2, [r3, #0]
 8008cce:	e7a0      	b.n	8008c12 <_dtoa_r+0x622>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	4b6f      	ldr	r3, [pc, #444]	@ (8008e90 <_dtoa_r+0x8a0>)
 8008cd4:	f7f7 fc94 	bl	8000600 <__aeabi_dmul>
 8008cd8:	2200      	movs	r2, #0
 8008cda:	2300      	movs	r3, #0
 8008cdc:	4604      	mov	r4, r0
 8008cde:	460d      	mov	r5, r1
 8008ce0:	f7f7 fef6 	bl	8000ad0 <__aeabi_dcmpeq>
 8008ce4:	2800      	cmp	r0, #0
 8008ce6:	d09f      	beq.n	8008c28 <_dtoa_r+0x638>
 8008ce8:	e7d1      	b.n	8008c8e <_dtoa_r+0x69e>
 8008cea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cec:	2a00      	cmp	r2, #0
 8008cee:	f000 80ea 	beq.w	8008ec6 <_dtoa_r+0x8d6>
 8008cf2:	9a07      	ldr	r2, [sp, #28]
 8008cf4:	2a01      	cmp	r2, #1
 8008cf6:	f300 80cd 	bgt.w	8008e94 <_dtoa_r+0x8a4>
 8008cfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008cfc:	2a00      	cmp	r2, #0
 8008cfe:	f000 80c1 	beq.w	8008e84 <_dtoa_r+0x894>
 8008d02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008d06:	9c08      	ldr	r4, [sp, #32]
 8008d08:	9e00      	ldr	r6, [sp, #0]
 8008d0a:	9a00      	ldr	r2, [sp, #0]
 8008d0c:	2101      	movs	r1, #1
 8008d0e:	4648      	mov	r0, r9
 8008d10:	441a      	add	r2, r3
 8008d12:	9200      	str	r2, [sp, #0]
 8008d14:	9a06      	ldr	r2, [sp, #24]
 8008d16:	441a      	add	r2, r3
 8008d18:	9206      	str	r2, [sp, #24]
 8008d1a:	f000 fc31 	bl	8009580 <__i2b>
 8008d1e:	4605      	mov	r5, r0
 8008d20:	b166      	cbz	r6, 8008d3c <_dtoa_r+0x74c>
 8008d22:	9b06      	ldr	r3, [sp, #24]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dd09      	ble.n	8008d3c <_dtoa_r+0x74c>
 8008d28:	42b3      	cmp	r3, r6
 8008d2a:	9a00      	ldr	r2, [sp, #0]
 8008d2c:	bfa8      	it	ge
 8008d2e:	4633      	movge	r3, r6
 8008d30:	1ad2      	subs	r2, r2, r3
 8008d32:	1af6      	subs	r6, r6, r3
 8008d34:	9200      	str	r2, [sp, #0]
 8008d36:	9a06      	ldr	r2, [sp, #24]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	9306      	str	r3, [sp, #24]
 8008d3c:	9b08      	ldr	r3, [sp, #32]
 8008d3e:	b30b      	cbz	r3, 8008d84 <_dtoa_r+0x794>
 8008d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f000 80c6 	beq.w	8008ed4 <_dtoa_r+0x8e4>
 8008d48:	2c00      	cmp	r4, #0
 8008d4a:	f000 80c0 	beq.w	8008ece <_dtoa_r+0x8de>
 8008d4e:	4629      	mov	r1, r5
 8008d50:	4622      	mov	r2, r4
 8008d52:	4648      	mov	r0, r9
 8008d54:	f000 fcce 	bl	80096f4 <__pow5mult>
 8008d58:	9a02      	ldr	r2, [sp, #8]
 8008d5a:	4601      	mov	r1, r0
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	4648      	mov	r0, r9
 8008d60:	f000 fc24 	bl	80095ac <__multiply>
 8008d64:	9902      	ldr	r1, [sp, #8]
 8008d66:	4680      	mov	r8, r0
 8008d68:	4648      	mov	r0, r9
 8008d6a:	f000 fb53 	bl	8009414 <_Bfree>
 8008d6e:	9b08      	ldr	r3, [sp, #32]
 8008d70:	1b1b      	subs	r3, r3, r4
 8008d72:	9308      	str	r3, [sp, #32]
 8008d74:	f000 80b1 	beq.w	8008eda <_dtoa_r+0x8ea>
 8008d78:	9a08      	ldr	r2, [sp, #32]
 8008d7a:	4641      	mov	r1, r8
 8008d7c:	4648      	mov	r0, r9
 8008d7e:	f000 fcb9 	bl	80096f4 <__pow5mult>
 8008d82:	9002      	str	r0, [sp, #8]
 8008d84:	2101      	movs	r1, #1
 8008d86:	4648      	mov	r0, r9
 8008d88:	f000 fbfa 	bl	8009580 <__i2b>
 8008d8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d8e:	4604      	mov	r4, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f000 81d9 	beq.w	8009148 <_dtoa_r+0xb58>
 8008d96:	461a      	mov	r2, r3
 8008d98:	4601      	mov	r1, r0
 8008d9a:	4648      	mov	r0, r9
 8008d9c:	f000 fcaa 	bl	80096f4 <__pow5mult>
 8008da0:	9b07      	ldr	r3, [sp, #28]
 8008da2:	4604      	mov	r4, r0
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	f300 809f 	bgt.w	8008ee8 <_dtoa_r+0x8f8>
 8008daa:	9b04      	ldr	r3, [sp, #16]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f040 8097 	bne.w	8008ee0 <_dtoa_r+0x8f0>
 8008db2:	9b05      	ldr	r3, [sp, #20]
 8008db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f040 8093 	bne.w	8008ee4 <_dtoa_r+0x8f4>
 8008dbe:	9b05      	ldr	r3, [sp, #20]
 8008dc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008dc4:	0d1b      	lsrs	r3, r3, #20
 8008dc6:	051b      	lsls	r3, r3, #20
 8008dc8:	b133      	cbz	r3, 8008dd8 <_dtoa_r+0x7e8>
 8008dca:	9b00      	ldr	r3, [sp, #0]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	9b06      	ldr	r3, [sp, #24]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	9306      	str	r3, [sp, #24]
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	9308      	str	r3, [sp, #32]
 8008dda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 81b9 	beq.w	8009154 <_dtoa_r+0xb64>
 8008de2:	6923      	ldr	r3, [r4, #16]
 8008de4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008de8:	6918      	ldr	r0, [r3, #16]
 8008dea:	f000 fb7d 	bl	80094e8 <__hi0bits>
 8008dee:	f1c0 0020 	rsb	r0, r0, #32
 8008df2:	9b06      	ldr	r3, [sp, #24]
 8008df4:	4418      	add	r0, r3
 8008df6:	f010 001f 	ands.w	r0, r0, #31
 8008dfa:	f000 8082 	beq.w	8008f02 <_dtoa_r+0x912>
 8008dfe:	f1c0 0320 	rsb	r3, r0, #32
 8008e02:	2b04      	cmp	r3, #4
 8008e04:	dd73      	ble.n	8008eee <_dtoa_r+0x8fe>
 8008e06:	f1c0 001c 	rsb	r0, r0, #28
 8008e0a:	9b00      	ldr	r3, [sp, #0]
 8008e0c:	4403      	add	r3, r0
 8008e0e:	4406      	add	r6, r0
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	9b06      	ldr	r3, [sp, #24]
 8008e14:	4403      	add	r3, r0
 8008e16:	9306      	str	r3, [sp, #24]
 8008e18:	9b00      	ldr	r3, [sp, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	dd05      	ble.n	8008e2a <_dtoa_r+0x83a>
 8008e1e:	461a      	mov	r2, r3
 8008e20:	9902      	ldr	r1, [sp, #8]
 8008e22:	4648      	mov	r0, r9
 8008e24:	f000 fcc0 	bl	80097a8 <__lshift>
 8008e28:	9002      	str	r0, [sp, #8]
 8008e2a:	9b06      	ldr	r3, [sp, #24]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	dd05      	ble.n	8008e3c <_dtoa_r+0x84c>
 8008e30:	4621      	mov	r1, r4
 8008e32:	461a      	mov	r2, r3
 8008e34:	4648      	mov	r0, r9
 8008e36:	f000 fcb7 	bl	80097a8 <__lshift>
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d061      	beq.n	8008f06 <_dtoa_r+0x916>
 8008e42:	4621      	mov	r1, r4
 8008e44:	9802      	ldr	r0, [sp, #8]
 8008e46:	f000 fd1b 	bl	8009880 <__mcmp>
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	da5b      	bge.n	8008f06 <_dtoa_r+0x916>
 8008e4e:	2300      	movs	r3, #0
 8008e50:	220a      	movs	r2, #10
 8008e52:	9902      	ldr	r1, [sp, #8]
 8008e54:	4648      	mov	r0, r9
 8008e56:	f000 faff 	bl	8009458 <__multadd>
 8008e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e5c:	f107 38ff 	add.w	r8, r7, #4294967295
 8008e60:	9002      	str	r0, [sp, #8]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 8178 	beq.w	8009158 <_dtoa_r+0xb68>
 8008e68:	4629      	mov	r1, r5
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	220a      	movs	r2, #10
 8008e6e:	4648      	mov	r0, r9
 8008e70:	f000 faf2 	bl	8009458 <__multadd>
 8008e74:	f1bb 0f00 	cmp.w	fp, #0
 8008e78:	4605      	mov	r5, r0
 8008e7a:	dc6f      	bgt.n	8008f5c <_dtoa_r+0x96c>
 8008e7c:	9b07      	ldr	r3, [sp, #28]
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	dc49      	bgt.n	8008f16 <_dtoa_r+0x926>
 8008e82:	e06b      	b.n	8008f5c <_dtoa_r+0x96c>
 8008e84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008e86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e8a:	e73c      	b.n	8008d06 <_dtoa_r+0x716>
 8008e8c:	3fe00000 	.word	0x3fe00000
 8008e90:	40240000 	.word	0x40240000
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	1e5c      	subs	r4, r3, #1
 8008e98:	9b08      	ldr	r3, [sp, #32]
 8008e9a:	42a3      	cmp	r3, r4
 8008e9c:	db09      	blt.n	8008eb2 <_dtoa_r+0x8c2>
 8008e9e:	1b1c      	subs	r4, r3, r4
 8008ea0:	9b03      	ldr	r3, [sp, #12]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f6bf af30 	bge.w	8008d08 <_dtoa_r+0x718>
 8008ea8:	9b00      	ldr	r3, [sp, #0]
 8008eaa:	9a03      	ldr	r2, [sp, #12]
 8008eac:	1a9e      	subs	r6, r3, r2
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e72b      	b.n	8008d0a <_dtoa_r+0x71a>
 8008eb2:	9b08      	ldr	r3, [sp, #32]
 8008eb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008eb6:	1ae3      	subs	r3, r4, r3
 8008eb8:	9408      	str	r4, [sp, #32]
 8008eba:	9e00      	ldr	r6, [sp, #0]
 8008ebc:	2400      	movs	r4, #0
 8008ebe:	441a      	add	r2, r3
 8008ec0:	9b03      	ldr	r3, [sp, #12]
 8008ec2:	920d      	str	r2, [sp, #52]	@ 0x34
 8008ec4:	e721      	b.n	8008d0a <_dtoa_r+0x71a>
 8008ec6:	9c08      	ldr	r4, [sp, #32]
 8008ec8:	9e00      	ldr	r6, [sp, #0]
 8008eca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008ecc:	e728      	b.n	8008d20 <_dtoa_r+0x730>
 8008ece:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008ed2:	e751      	b.n	8008d78 <_dtoa_r+0x788>
 8008ed4:	9a08      	ldr	r2, [sp, #32]
 8008ed6:	9902      	ldr	r1, [sp, #8]
 8008ed8:	e750      	b.n	8008d7c <_dtoa_r+0x78c>
 8008eda:	f8cd 8008 	str.w	r8, [sp, #8]
 8008ede:	e751      	b.n	8008d84 <_dtoa_r+0x794>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e779      	b.n	8008dd8 <_dtoa_r+0x7e8>
 8008ee4:	9b04      	ldr	r3, [sp, #16]
 8008ee6:	e777      	b.n	8008dd8 <_dtoa_r+0x7e8>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	9308      	str	r3, [sp, #32]
 8008eec:	e779      	b.n	8008de2 <_dtoa_r+0x7f2>
 8008eee:	d093      	beq.n	8008e18 <_dtoa_r+0x828>
 8008ef0:	331c      	adds	r3, #28
 8008ef2:	9a00      	ldr	r2, [sp, #0]
 8008ef4:	441a      	add	r2, r3
 8008ef6:	441e      	add	r6, r3
 8008ef8:	9200      	str	r2, [sp, #0]
 8008efa:	9a06      	ldr	r2, [sp, #24]
 8008efc:	441a      	add	r2, r3
 8008efe:	9206      	str	r2, [sp, #24]
 8008f00:	e78a      	b.n	8008e18 <_dtoa_r+0x828>
 8008f02:	4603      	mov	r3, r0
 8008f04:	e7f4      	b.n	8008ef0 <_dtoa_r+0x900>
 8008f06:	9b03      	ldr	r3, [sp, #12]
 8008f08:	46b8      	mov	r8, r7
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	dc20      	bgt.n	8008f50 <_dtoa_r+0x960>
 8008f0e:	469b      	mov	fp, r3
 8008f10:	9b07      	ldr	r3, [sp, #28]
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	dd1e      	ble.n	8008f54 <_dtoa_r+0x964>
 8008f16:	f1bb 0f00 	cmp.w	fp, #0
 8008f1a:	f47f adb1 	bne.w	8008a80 <_dtoa_r+0x490>
 8008f1e:	4621      	mov	r1, r4
 8008f20:	465b      	mov	r3, fp
 8008f22:	2205      	movs	r2, #5
 8008f24:	4648      	mov	r0, r9
 8008f26:	f000 fa97 	bl	8009458 <__multadd>
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	9802      	ldr	r0, [sp, #8]
 8008f30:	f000 fca6 	bl	8009880 <__mcmp>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	f77f ada3 	ble.w	8008a80 <_dtoa_r+0x490>
 8008f3a:	4656      	mov	r6, sl
 8008f3c:	2331      	movs	r3, #49	@ 0x31
 8008f3e:	f108 0801 	add.w	r8, r8, #1
 8008f42:	f806 3b01 	strb.w	r3, [r6], #1
 8008f46:	e59f      	b.n	8008a88 <_dtoa_r+0x498>
 8008f48:	46b8      	mov	r8, r7
 8008f4a:	9c03      	ldr	r4, [sp, #12]
 8008f4c:	4625      	mov	r5, r4
 8008f4e:	e7f4      	b.n	8008f3a <_dtoa_r+0x94a>
 8008f50:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	f000 8102 	beq.w	8009160 <_dtoa_r+0xb70>
 8008f5c:	2e00      	cmp	r6, #0
 8008f5e:	dd05      	ble.n	8008f6c <_dtoa_r+0x97c>
 8008f60:	4629      	mov	r1, r5
 8008f62:	4632      	mov	r2, r6
 8008f64:	4648      	mov	r0, r9
 8008f66:	f000 fc1f 	bl	80097a8 <__lshift>
 8008f6a:	4605      	mov	r5, r0
 8008f6c:	9b08      	ldr	r3, [sp, #32]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d05c      	beq.n	800902c <_dtoa_r+0xa3c>
 8008f72:	6869      	ldr	r1, [r5, #4]
 8008f74:	4648      	mov	r0, r9
 8008f76:	f000 fa0d 	bl	8009394 <_Balloc>
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	b928      	cbnz	r0, 8008f8a <_dtoa_r+0x99a>
 8008f7e:	4b83      	ldr	r3, [pc, #524]	@ (800918c <_dtoa_r+0xb9c>)
 8008f80:	4602      	mov	r2, r0
 8008f82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008f86:	f7ff bb4a 	b.w	800861e <_dtoa_r+0x2e>
 8008f8a:	692a      	ldr	r2, [r5, #16]
 8008f8c:	f105 010c 	add.w	r1, r5, #12
 8008f90:	300c      	adds	r0, #12
 8008f92:	3202      	adds	r2, #2
 8008f94:	0092      	lsls	r2, r2, #2
 8008f96:	f7ff fa90 	bl	80084ba <memcpy>
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	4631      	mov	r1, r6
 8008f9e:	4648      	mov	r0, r9
 8008fa0:	f000 fc02 	bl	80097a8 <__lshift>
 8008fa4:	f10a 0301 	add.w	r3, sl, #1
 8008fa8:	462f      	mov	r7, r5
 8008faa:	4605      	mov	r5, r0
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	eb0a 030b 	add.w	r3, sl, fp
 8008fb2:	9308      	str	r3, [sp, #32]
 8008fb4:	9b04      	ldr	r3, [sp, #16]
 8008fb6:	f003 0301 	and.w	r3, r3, #1
 8008fba:	9306      	str	r3, [sp, #24]
 8008fbc:	9b00      	ldr	r3, [sp, #0]
 8008fbe:	4621      	mov	r1, r4
 8008fc0:	9802      	ldr	r0, [sp, #8]
 8008fc2:	f103 3bff 	add.w	fp, r3, #4294967295
 8008fc6:	f7ff fa85 	bl	80084d4 <quorem>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	4639      	mov	r1, r7
 8008fce:	9003      	str	r0, [sp, #12]
 8008fd0:	3330      	adds	r3, #48	@ 0x30
 8008fd2:	9802      	ldr	r0, [sp, #8]
 8008fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fd6:	f000 fc53 	bl	8009880 <__mcmp>
 8008fda:	462a      	mov	r2, r5
 8008fdc:	9004      	str	r0, [sp, #16]
 8008fde:	4621      	mov	r1, r4
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f000 fc69 	bl	80098b8 <__mdiff>
 8008fe6:	68c2      	ldr	r2, [r0, #12]
 8008fe8:	4606      	mov	r6, r0
 8008fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fec:	bb02      	cbnz	r2, 8009030 <_dtoa_r+0xa40>
 8008fee:	4601      	mov	r1, r0
 8008ff0:	9802      	ldr	r0, [sp, #8]
 8008ff2:	f000 fc45 	bl	8009880 <__mcmp>
 8008ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	4648      	mov	r0, r9
 8008ffe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009000:	9309      	str	r3, [sp, #36]	@ 0x24
 8009002:	f000 fa07 	bl	8009414 <_Bfree>
 8009006:	9b07      	ldr	r3, [sp, #28]
 8009008:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800900a:	9e00      	ldr	r6, [sp, #0]
 800900c:	ea42 0103 	orr.w	r1, r2, r3
 8009010:	9b06      	ldr	r3, [sp, #24]
 8009012:	4319      	orrs	r1, r3
 8009014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009016:	d10d      	bne.n	8009034 <_dtoa_r+0xa44>
 8009018:	2b39      	cmp	r3, #57	@ 0x39
 800901a:	d027      	beq.n	800906c <_dtoa_r+0xa7c>
 800901c:	9a04      	ldr	r2, [sp, #16]
 800901e:	2a00      	cmp	r2, #0
 8009020:	dd01      	ble.n	8009026 <_dtoa_r+0xa36>
 8009022:	9b03      	ldr	r3, [sp, #12]
 8009024:	3331      	adds	r3, #49	@ 0x31
 8009026:	f88b 3000 	strb.w	r3, [fp]
 800902a:	e52e      	b.n	8008a8a <_dtoa_r+0x49a>
 800902c:	4628      	mov	r0, r5
 800902e:	e7b9      	b.n	8008fa4 <_dtoa_r+0x9b4>
 8009030:	2201      	movs	r2, #1
 8009032:	e7e2      	b.n	8008ffa <_dtoa_r+0xa0a>
 8009034:	9904      	ldr	r1, [sp, #16]
 8009036:	2900      	cmp	r1, #0
 8009038:	db04      	blt.n	8009044 <_dtoa_r+0xa54>
 800903a:	9807      	ldr	r0, [sp, #28]
 800903c:	4301      	orrs	r1, r0
 800903e:	9806      	ldr	r0, [sp, #24]
 8009040:	4301      	orrs	r1, r0
 8009042:	d120      	bne.n	8009086 <_dtoa_r+0xa96>
 8009044:	2a00      	cmp	r2, #0
 8009046:	ddee      	ble.n	8009026 <_dtoa_r+0xa36>
 8009048:	2201      	movs	r2, #1
 800904a:	9902      	ldr	r1, [sp, #8]
 800904c:	4648      	mov	r0, r9
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	f000 fbaa 	bl	80097a8 <__lshift>
 8009054:	4621      	mov	r1, r4
 8009056:	9002      	str	r0, [sp, #8]
 8009058:	f000 fc12 	bl	8009880 <__mcmp>
 800905c:	2800      	cmp	r0, #0
 800905e:	9b00      	ldr	r3, [sp, #0]
 8009060:	dc02      	bgt.n	8009068 <_dtoa_r+0xa78>
 8009062:	d1e0      	bne.n	8009026 <_dtoa_r+0xa36>
 8009064:	07da      	lsls	r2, r3, #31
 8009066:	d5de      	bpl.n	8009026 <_dtoa_r+0xa36>
 8009068:	2b39      	cmp	r3, #57	@ 0x39
 800906a:	d1da      	bne.n	8009022 <_dtoa_r+0xa32>
 800906c:	2339      	movs	r3, #57	@ 0x39
 800906e:	f88b 3000 	strb.w	r3, [fp]
 8009072:	4633      	mov	r3, r6
 8009074:	461e      	mov	r6, r3
 8009076:	3b01      	subs	r3, #1
 8009078:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800907c:	2a39      	cmp	r2, #57	@ 0x39
 800907e:	d04f      	beq.n	8009120 <_dtoa_r+0xb30>
 8009080:	3201      	adds	r2, #1
 8009082:	701a      	strb	r2, [r3, #0]
 8009084:	e501      	b.n	8008a8a <_dtoa_r+0x49a>
 8009086:	2a00      	cmp	r2, #0
 8009088:	dd03      	ble.n	8009092 <_dtoa_r+0xaa2>
 800908a:	2b39      	cmp	r3, #57	@ 0x39
 800908c:	d0ee      	beq.n	800906c <_dtoa_r+0xa7c>
 800908e:	3301      	adds	r3, #1
 8009090:	e7c9      	b.n	8009026 <_dtoa_r+0xa36>
 8009092:	9a00      	ldr	r2, [sp, #0]
 8009094:	9908      	ldr	r1, [sp, #32]
 8009096:	f802 3c01 	strb.w	r3, [r2, #-1]
 800909a:	428a      	cmp	r2, r1
 800909c:	d029      	beq.n	80090f2 <_dtoa_r+0xb02>
 800909e:	2300      	movs	r3, #0
 80090a0:	220a      	movs	r2, #10
 80090a2:	9902      	ldr	r1, [sp, #8]
 80090a4:	4648      	mov	r0, r9
 80090a6:	f000 f9d7 	bl	8009458 <__multadd>
 80090aa:	42af      	cmp	r7, r5
 80090ac:	9002      	str	r0, [sp, #8]
 80090ae:	f04f 0300 	mov.w	r3, #0
 80090b2:	f04f 020a 	mov.w	r2, #10
 80090b6:	4639      	mov	r1, r7
 80090b8:	4648      	mov	r0, r9
 80090ba:	d107      	bne.n	80090cc <_dtoa_r+0xadc>
 80090bc:	f000 f9cc 	bl	8009458 <__multadd>
 80090c0:	4607      	mov	r7, r0
 80090c2:	4605      	mov	r5, r0
 80090c4:	9b00      	ldr	r3, [sp, #0]
 80090c6:	3301      	adds	r3, #1
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	e777      	b.n	8008fbc <_dtoa_r+0x9cc>
 80090cc:	f000 f9c4 	bl	8009458 <__multadd>
 80090d0:	4629      	mov	r1, r5
 80090d2:	4607      	mov	r7, r0
 80090d4:	2300      	movs	r3, #0
 80090d6:	220a      	movs	r2, #10
 80090d8:	4648      	mov	r0, r9
 80090da:	f000 f9bd 	bl	8009458 <__multadd>
 80090de:	4605      	mov	r5, r0
 80090e0:	e7f0      	b.n	80090c4 <_dtoa_r+0xad4>
 80090e2:	f1bb 0f00 	cmp.w	fp, #0
 80090e6:	f04f 0700 	mov.w	r7, #0
 80090ea:	bfcc      	ite	gt
 80090ec:	465e      	movgt	r6, fp
 80090ee:	2601      	movle	r6, #1
 80090f0:	4456      	add	r6, sl
 80090f2:	2201      	movs	r2, #1
 80090f4:	9902      	ldr	r1, [sp, #8]
 80090f6:	4648      	mov	r0, r9
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	f000 fb55 	bl	80097a8 <__lshift>
 80090fe:	4621      	mov	r1, r4
 8009100:	9002      	str	r0, [sp, #8]
 8009102:	f000 fbbd 	bl	8009880 <__mcmp>
 8009106:	2800      	cmp	r0, #0
 8009108:	dcb3      	bgt.n	8009072 <_dtoa_r+0xa82>
 800910a:	d102      	bne.n	8009112 <_dtoa_r+0xb22>
 800910c:	9b00      	ldr	r3, [sp, #0]
 800910e:	07db      	lsls	r3, r3, #31
 8009110:	d4af      	bmi.n	8009072 <_dtoa_r+0xa82>
 8009112:	4633      	mov	r3, r6
 8009114:	461e      	mov	r6, r3
 8009116:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800911a:	2a30      	cmp	r2, #48	@ 0x30
 800911c:	d0fa      	beq.n	8009114 <_dtoa_r+0xb24>
 800911e:	e4b4      	b.n	8008a8a <_dtoa_r+0x49a>
 8009120:	459a      	cmp	sl, r3
 8009122:	d1a7      	bne.n	8009074 <_dtoa_r+0xa84>
 8009124:	2331      	movs	r3, #49	@ 0x31
 8009126:	f108 0801 	add.w	r8, r8, #1
 800912a:	f88a 3000 	strb.w	r3, [sl]
 800912e:	e4ac      	b.n	8008a8a <_dtoa_r+0x49a>
 8009130:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009132:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009190 <_dtoa_r+0xba0>
 8009136:	b11b      	cbz	r3, 8009140 <_dtoa_r+0xb50>
 8009138:	f10a 0308 	add.w	r3, sl, #8
 800913c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	4650      	mov	r0, sl
 8009142:	b017      	add	sp, #92	@ 0x5c
 8009144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009148:	9b07      	ldr	r3, [sp, #28]
 800914a:	2b01      	cmp	r3, #1
 800914c:	f77f ae2d 	ble.w	8008daa <_dtoa_r+0x7ba>
 8009150:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009152:	9308      	str	r3, [sp, #32]
 8009154:	2001      	movs	r0, #1
 8009156:	e64c      	b.n	8008df2 <_dtoa_r+0x802>
 8009158:	f1bb 0f00 	cmp.w	fp, #0
 800915c:	f77f aed8 	ble.w	8008f10 <_dtoa_r+0x920>
 8009160:	4656      	mov	r6, sl
 8009162:	4621      	mov	r1, r4
 8009164:	9802      	ldr	r0, [sp, #8]
 8009166:	f7ff f9b5 	bl	80084d4 <quorem>
 800916a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800916e:	f806 3b01 	strb.w	r3, [r6], #1
 8009172:	eba6 020a 	sub.w	r2, r6, sl
 8009176:	4593      	cmp	fp, r2
 8009178:	ddb3      	ble.n	80090e2 <_dtoa_r+0xaf2>
 800917a:	2300      	movs	r3, #0
 800917c:	220a      	movs	r2, #10
 800917e:	9902      	ldr	r1, [sp, #8]
 8009180:	4648      	mov	r0, r9
 8009182:	f000 f969 	bl	8009458 <__multadd>
 8009186:	9002      	str	r0, [sp, #8]
 8009188:	e7eb      	b.n	8009162 <_dtoa_r+0xb72>
 800918a:	bf00      	nop
 800918c:	0800aadc 	.word	0x0800aadc
 8009190:	0800aa60 	.word	0x0800aa60

08009194 <_free_r>:
 8009194:	b538      	push	{r3, r4, r5, lr}
 8009196:	4605      	mov	r5, r0
 8009198:	2900      	cmp	r1, #0
 800919a:	d041      	beq.n	8009220 <_free_r+0x8c>
 800919c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091a0:	1f0c      	subs	r4, r1, #4
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	bfb8      	it	lt
 80091a6:	18e4      	addlt	r4, r4, r3
 80091a8:	f000 f8e8 	bl	800937c <__malloc_lock>
 80091ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009224 <_free_r+0x90>)
 80091ae:	6813      	ldr	r3, [r2, #0]
 80091b0:	b933      	cbnz	r3, 80091c0 <_free_r+0x2c>
 80091b2:	6063      	str	r3, [r4, #4]
 80091b4:	6014      	str	r4, [r2, #0]
 80091b6:	4628      	mov	r0, r5
 80091b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091bc:	f000 b8e4 	b.w	8009388 <__malloc_unlock>
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	d908      	bls.n	80091d6 <_free_r+0x42>
 80091c4:	6820      	ldr	r0, [r4, #0]
 80091c6:	1821      	adds	r1, r4, r0
 80091c8:	428b      	cmp	r3, r1
 80091ca:	bf01      	itttt	eq
 80091cc:	6819      	ldreq	r1, [r3, #0]
 80091ce:	685b      	ldreq	r3, [r3, #4]
 80091d0:	1809      	addeq	r1, r1, r0
 80091d2:	6021      	streq	r1, [r4, #0]
 80091d4:	e7ed      	b.n	80091b2 <_free_r+0x1e>
 80091d6:	461a      	mov	r2, r3
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	b10b      	cbz	r3, 80091e0 <_free_r+0x4c>
 80091dc:	42a3      	cmp	r3, r4
 80091de:	d9fa      	bls.n	80091d6 <_free_r+0x42>
 80091e0:	6811      	ldr	r1, [r2, #0]
 80091e2:	1850      	adds	r0, r2, r1
 80091e4:	42a0      	cmp	r0, r4
 80091e6:	d10b      	bne.n	8009200 <_free_r+0x6c>
 80091e8:	6820      	ldr	r0, [r4, #0]
 80091ea:	4401      	add	r1, r0
 80091ec:	1850      	adds	r0, r2, r1
 80091ee:	6011      	str	r1, [r2, #0]
 80091f0:	4283      	cmp	r3, r0
 80091f2:	d1e0      	bne.n	80091b6 <_free_r+0x22>
 80091f4:	6818      	ldr	r0, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	4408      	add	r0, r1
 80091fa:	6053      	str	r3, [r2, #4]
 80091fc:	6010      	str	r0, [r2, #0]
 80091fe:	e7da      	b.n	80091b6 <_free_r+0x22>
 8009200:	d902      	bls.n	8009208 <_free_r+0x74>
 8009202:	230c      	movs	r3, #12
 8009204:	602b      	str	r3, [r5, #0]
 8009206:	e7d6      	b.n	80091b6 <_free_r+0x22>
 8009208:	6820      	ldr	r0, [r4, #0]
 800920a:	1821      	adds	r1, r4, r0
 800920c:	428b      	cmp	r3, r1
 800920e:	bf02      	ittt	eq
 8009210:	6819      	ldreq	r1, [r3, #0]
 8009212:	685b      	ldreq	r3, [r3, #4]
 8009214:	1809      	addeq	r1, r1, r0
 8009216:	6063      	str	r3, [r4, #4]
 8009218:	bf08      	it	eq
 800921a:	6021      	streq	r1, [r4, #0]
 800921c:	6054      	str	r4, [r2, #4]
 800921e:	e7ca      	b.n	80091b6 <_free_r+0x22>
 8009220:	bd38      	pop	{r3, r4, r5, pc}
 8009222:	bf00      	nop
 8009224:	20000d20 	.word	0x20000d20

08009228 <malloc>:
 8009228:	4b02      	ldr	r3, [pc, #8]	@ (8009234 <malloc+0xc>)
 800922a:	4601      	mov	r1, r0
 800922c:	6818      	ldr	r0, [r3, #0]
 800922e:	f000 b825 	b.w	800927c <_malloc_r>
 8009232:	bf00      	nop
 8009234:	20000028 	.word	0x20000028

08009238 <sbrk_aligned>:
 8009238:	b570      	push	{r4, r5, r6, lr}
 800923a:	4e0f      	ldr	r6, [pc, #60]	@ (8009278 <sbrk_aligned+0x40>)
 800923c:	460c      	mov	r4, r1
 800923e:	4605      	mov	r5, r0
 8009240:	6831      	ldr	r1, [r6, #0]
 8009242:	b911      	cbnz	r1, 800924a <sbrk_aligned+0x12>
 8009244:	f000 fe46 	bl	8009ed4 <_sbrk_r>
 8009248:	6030      	str	r0, [r6, #0]
 800924a:	4621      	mov	r1, r4
 800924c:	4628      	mov	r0, r5
 800924e:	f000 fe41 	bl	8009ed4 <_sbrk_r>
 8009252:	1c43      	adds	r3, r0, #1
 8009254:	d103      	bne.n	800925e <sbrk_aligned+0x26>
 8009256:	f04f 34ff 	mov.w	r4, #4294967295
 800925a:	4620      	mov	r0, r4
 800925c:	bd70      	pop	{r4, r5, r6, pc}
 800925e:	1cc4      	adds	r4, r0, #3
 8009260:	f024 0403 	bic.w	r4, r4, #3
 8009264:	42a0      	cmp	r0, r4
 8009266:	d0f8      	beq.n	800925a <sbrk_aligned+0x22>
 8009268:	1a21      	subs	r1, r4, r0
 800926a:	4628      	mov	r0, r5
 800926c:	f000 fe32 	bl	8009ed4 <_sbrk_r>
 8009270:	3001      	adds	r0, #1
 8009272:	d1f2      	bne.n	800925a <sbrk_aligned+0x22>
 8009274:	e7ef      	b.n	8009256 <sbrk_aligned+0x1e>
 8009276:	bf00      	nop
 8009278:	20000d1c 	.word	0x20000d1c

0800927c <_malloc_r>:
 800927c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009280:	1ccd      	adds	r5, r1, #3
 8009282:	4606      	mov	r6, r0
 8009284:	f025 0503 	bic.w	r5, r5, #3
 8009288:	3508      	adds	r5, #8
 800928a:	2d0c      	cmp	r5, #12
 800928c:	bf38      	it	cc
 800928e:	250c      	movcc	r5, #12
 8009290:	2d00      	cmp	r5, #0
 8009292:	db01      	blt.n	8009298 <_malloc_r+0x1c>
 8009294:	42a9      	cmp	r1, r5
 8009296:	d904      	bls.n	80092a2 <_malloc_r+0x26>
 8009298:	230c      	movs	r3, #12
 800929a:	6033      	str	r3, [r6, #0]
 800929c:	2000      	movs	r0, #0
 800929e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009378 <_malloc_r+0xfc>
 80092a6:	f000 f869 	bl	800937c <__malloc_lock>
 80092aa:	f8d8 3000 	ldr.w	r3, [r8]
 80092ae:	461c      	mov	r4, r3
 80092b0:	bb44      	cbnz	r4, 8009304 <_malloc_r+0x88>
 80092b2:	4629      	mov	r1, r5
 80092b4:	4630      	mov	r0, r6
 80092b6:	f7ff ffbf 	bl	8009238 <sbrk_aligned>
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	4604      	mov	r4, r0
 80092be:	d158      	bne.n	8009372 <_malloc_r+0xf6>
 80092c0:	f8d8 4000 	ldr.w	r4, [r8]
 80092c4:	4627      	mov	r7, r4
 80092c6:	2f00      	cmp	r7, #0
 80092c8:	d143      	bne.n	8009352 <_malloc_r+0xd6>
 80092ca:	2c00      	cmp	r4, #0
 80092cc:	d04b      	beq.n	8009366 <_malloc_r+0xea>
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	4639      	mov	r1, r7
 80092d2:	4630      	mov	r0, r6
 80092d4:	eb04 0903 	add.w	r9, r4, r3
 80092d8:	f000 fdfc 	bl	8009ed4 <_sbrk_r>
 80092dc:	4581      	cmp	r9, r0
 80092de:	d142      	bne.n	8009366 <_malloc_r+0xea>
 80092e0:	6821      	ldr	r1, [r4, #0]
 80092e2:	4630      	mov	r0, r6
 80092e4:	1a6d      	subs	r5, r5, r1
 80092e6:	4629      	mov	r1, r5
 80092e8:	f7ff ffa6 	bl	8009238 <sbrk_aligned>
 80092ec:	3001      	adds	r0, #1
 80092ee:	d03a      	beq.n	8009366 <_malloc_r+0xea>
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	442b      	add	r3, r5
 80092f4:	6023      	str	r3, [r4, #0]
 80092f6:	f8d8 3000 	ldr.w	r3, [r8]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	bb62      	cbnz	r2, 8009358 <_malloc_r+0xdc>
 80092fe:	f8c8 7000 	str.w	r7, [r8]
 8009302:	e00f      	b.n	8009324 <_malloc_r+0xa8>
 8009304:	6822      	ldr	r2, [r4, #0]
 8009306:	1b52      	subs	r2, r2, r5
 8009308:	d420      	bmi.n	800934c <_malloc_r+0xd0>
 800930a:	2a0b      	cmp	r2, #11
 800930c:	d917      	bls.n	800933e <_malloc_r+0xc2>
 800930e:	1961      	adds	r1, r4, r5
 8009310:	42a3      	cmp	r3, r4
 8009312:	6025      	str	r5, [r4, #0]
 8009314:	bf18      	it	ne
 8009316:	6059      	strne	r1, [r3, #4]
 8009318:	6863      	ldr	r3, [r4, #4]
 800931a:	bf08      	it	eq
 800931c:	f8c8 1000 	streq.w	r1, [r8]
 8009320:	5162      	str	r2, [r4, r5]
 8009322:	604b      	str	r3, [r1, #4]
 8009324:	4630      	mov	r0, r6
 8009326:	f000 f82f 	bl	8009388 <__malloc_unlock>
 800932a:	f104 000b 	add.w	r0, r4, #11
 800932e:	1d23      	adds	r3, r4, #4
 8009330:	f020 0007 	bic.w	r0, r0, #7
 8009334:	1ac2      	subs	r2, r0, r3
 8009336:	bf1c      	itt	ne
 8009338:	1a1b      	subne	r3, r3, r0
 800933a:	50a3      	strne	r3, [r4, r2]
 800933c:	e7af      	b.n	800929e <_malloc_r+0x22>
 800933e:	6862      	ldr	r2, [r4, #4]
 8009340:	42a3      	cmp	r3, r4
 8009342:	bf0c      	ite	eq
 8009344:	f8c8 2000 	streq.w	r2, [r8]
 8009348:	605a      	strne	r2, [r3, #4]
 800934a:	e7eb      	b.n	8009324 <_malloc_r+0xa8>
 800934c:	4623      	mov	r3, r4
 800934e:	6864      	ldr	r4, [r4, #4]
 8009350:	e7ae      	b.n	80092b0 <_malloc_r+0x34>
 8009352:	463c      	mov	r4, r7
 8009354:	687f      	ldr	r7, [r7, #4]
 8009356:	e7b6      	b.n	80092c6 <_malloc_r+0x4a>
 8009358:	461a      	mov	r2, r3
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	42a3      	cmp	r3, r4
 800935e:	d1fb      	bne.n	8009358 <_malloc_r+0xdc>
 8009360:	2300      	movs	r3, #0
 8009362:	6053      	str	r3, [r2, #4]
 8009364:	e7de      	b.n	8009324 <_malloc_r+0xa8>
 8009366:	230c      	movs	r3, #12
 8009368:	4630      	mov	r0, r6
 800936a:	6033      	str	r3, [r6, #0]
 800936c:	f000 f80c 	bl	8009388 <__malloc_unlock>
 8009370:	e794      	b.n	800929c <_malloc_r+0x20>
 8009372:	6005      	str	r5, [r0, #0]
 8009374:	e7d6      	b.n	8009324 <_malloc_r+0xa8>
 8009376:	bf00      	nop
 8009378:	20000d20 	.word	0x20000d20

0800937c <__malloc_lock>:
 800937c:	4801      	ldr	r0, [pc, #4]	@ (8009384 <__malloc_lock+0x8>)
 800937e:	f7ff b88c 	b.w	800849a <__retarget_lock_acquire_recursive>
 8009382:	bf00      	nop
 8009384:	20000d18 	.word	0x20000d18

08009388 <__malloc_unlock>:
 8009388:	4801      	ldr	r0, [pc, #4]	@ (8009390 <__malloc_unlock+0x8>)
 800938a:	f7ff b887 	b.w	800849c <__retarget_lock_release_recursive>
 800938e:	bf00      	nop
 8009390:	20000d18 	.word	0x20000d18

08009394 <_Balloc>:
 8009394:	b570      	push	{r4, r5, r6, lr}
 8009396:	69c6      	ldr	r6, [r0, #28]
 8009398:	4604      	mov	r4, r0
 800939a:	460d      	mov	r5, r1
 800939c:	b976      	cbnz	r6, 80093bc <_Balloc+0x28>
 800939e:	2010      	movs	r0, #16
 80093a0:	f7ff ff42 	bl	8009228 <malloc>
 80093a4:	4602      	mov	r2, r0
 80093a6:	61e0      	str	r0, [r4, #28]
 80093a8:	b920      	cbnz	r0, 80093b4 <_Balloc+0x20>
 80093aa:	4b18      	ldr	r3, [pc, #96]	@ (800940c <_Balloc+0x78>)
 80093ac:	216b      	movs	r1, #107	@ 0x6b
 80093ae:	4818      	ldr	r0, [pc, #96]	@ (8009410 <_Balloc+0x7c>)
 80093b0:	f000 fda0 	bl	8009ef4 <__assert_func>
 80093b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093b8:	6006      	str	r6, [r0, #0]
 80093ba:	60c6      	str	r6, [r0, #12]
 80093bc:	69e6      	ldr	r6, [r4, #28]
 80093be:	68f3      	ldr	r3, [r6, #12]
 80093c0:	b183      	cbz	r3, 80093e4 <_Balloc+0x50>
 80093c2:	69e3      	ldr	r3, [r4, #28]
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80093ca:	b9b8      	cbnz	r0, 80093fc <_Balloc+0x68>
 80093cc:	2101      	movs	r1, #1
 80093ce:	4620      	mov	r0, r4
 80093d0:	fa01 f605 	lsl.w	r6, r1, r5
 80093d4:	1d72      	adds	r2, r6, #5
 80093d6:	0092      	lsls	r2, r2, #2
 80093d8:	f000 fdaa 	bl	8009f30 <_calloc_r>
 80093dc:	b160      	cbz	r0, 80093f8 <_Balloc+0x64>
 80093de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80093e2:	e00e      	b.n	8009402 <_Balloc+0x6e>
 80093e4:	2221      	movs	r2, #33	@ 0x21
 80093e6:	2104      	movs	r1, #4
 80093e8:	4620      	mov	r0, r4
 80093ea:	f000 fda1 	bl	8009f30 <_calloc_r>
 80093ee:	69e3      	ldr	r3, [r4, #28]
 80093f0:	60f0      	str	r0, [r6, #12]
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d1e4      	bne.n	80093c2 <_Balloc+0x2e>
 80093f8:	2000      	movs	r0, #0
 80093fa:	bd70      	pop	{r4, r5, r6, pc}
 80093fc:	6802      	ldr	r2, [r0, #0]
 80093fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009402:	2300      	movs	r3, #0
 8009404:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009408:	e7f7      	b.n	80093fa <_Balloc+0x66>
 800940a:	bf00      	nop
 800940c:	0800aa6d 	.word	0x0800aa6d
 8009410:	0800aaed 	.word	0x0800aaed

08009414 <_Bfree>:
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	69c6      	ldr	r6, [r0, #28]
 8009418:	4605      	mov	r5, r0
 800941a:	460c      	mov	r4, r1
 800941c:	b976      	cbnz	r6, 800943c <_Bfree+0x28>
 800941e:	2010      	movs	r0, #16
 8009420:	f7ff ff02 	bl	8009228 <malloc>
 8009424:	4602      	mov	r2, r0
 8009426:	61e8      	str	r0, [r5, #28]
 8009428:	b920      	cbnz	r0, 8009434 <_Bfree+0x20>
 800942a:	4b09      	ldr	r3, [pc, #36]	@ (8009450 <_Bfree+0x3c>)
 800942c:	218f      	movs	r1, #143	@ 0x8f
 800942e:	4809      	ldr	r0, [pc, #36]	@ (8009454 <_Bfree+0x40>)
 8009430:	f000 fd60 	bl	8009ef4 <__assert_func>
 8009434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009438:	6006      	str	r6, [r0, #0]
 800943a:	60c6      	str	r6, [r0, #12]
 800943c:	b13c      	cbz	r4, 800944e <_Bfree+0x3a>
 800943e:	69eb      	ldr	r3, [r5, #28]
 8009440:	6862      	ldr	r2, [r4, #4]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009448:	6021      	str	r1, [r4, #0]
 800944a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800944e:	bd70      	pop	{r4, r5, r6, pc}
 8009450:	0800aa6d 	.word	0x0800aa6d
 8009454:	0800aaed 	.word	0x0800aaed

08009458 <__multadd>:
 8009458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800945c:	f101 0c14 	add.w	ip, r1, #20
 8009460:	4607      	mov	r7, r0
 8009462:	460c      	mov	r4, r1
 8009464:	461e      	mov	r6, r3
 8009466:	690d      	ldr	r5, [r1, #16]
 8009468:	2000      	movs	r0, #0
 800946a:	f8dc 3000 	ldr.w	r3, [ip]
 800946e:	3001      	adds	r0, #1
 8009470:	b299      	uxth	r1, r3
 8009472:	4285      	cmp	r5, r0
 8009474:	fb02 6101 	mla	r1, r2, r1, r6
 8009478:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800947c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009480:	b289      	uxth	r1, r1
 8009482:	fb02 3306 	mla	r3, r2, r6, r3
 8009486:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800948a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800948e:	f84c 1b04 	str.w	r1, [ip], #4
 8009492:	dcea      	bgt.n	800946a <__multadd+0x12>
 8009494:	b30e      	cbz	r6, 80094da <__multadd+0x82>
 8009496:	68a3      	ldr	r3, [r4, #8]
 8009498:	42ab      	cmp	r3, r5
 800949a:	dc19      	bgt.n	80094d0 <__multadd+0x78>
 800949c:	6861      	ldr	r1, [r4, #4]
 800949e:	4638      	mov	r0, r7
 80094a0:	3101      	adds	r1, #1
 80094a2:	f7ff ff77 	bl	8009394 <_Balloc>
 80094a6:	4680      	mov	r8, r0
 80094a8:	b928      	cbnz	r0, 80094b6 <__multadd+0x5e>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4b0c      	ldr	r3, [pc, #48]	@ (80094e0 <__multadd+0x88>)
 80094ae:	21ba      	movs	r1, #186	@ 0xba
 80094b0:	480c      	ldr	r0, [pc, #48]	@ (80094e4 <__multadd+0x8c>)
 80094b2:	f000 fd1f 	bl	8009ef4 <__assert_func>
 80094b6:	6922      	ldr	r2, [r4, #16]
 80094b8:	f104 010c 	add.w	r1, r4, #12
 80094bc:	300c      	adds	r0, #12
 80094be:	3202      	adds	r2, #2
 80094c0:	0092      	lsls	r2, r2, #2
 80094c2:	f7fe fffa 	bl	80084ba <memcpy>
 80094c6:	4621      	mov	r1, r4
 80094c8:	4644      	mov	r4, r8
 80094ca:	4638      	mov	r0, r7
 80094cc:	f7ff ffa2 	bl	8009414 <_Bfree>
 80094d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094d4:	3501      	adds	r5, #1
 80094d6:	615e      	str	r6, [r3, #20]
 80094d8:	6125      	str	r5, [r4, #16]
 80094da:	4620      	mov	r0, r4
 80094dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e0:	0800aadc 	.word	0x0800aadc
 80094e4:	0800aaed 	.word	0x0800aaed

080094e8 <__hi0bits>:
 80094e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80094ec:	4603      	mov	r3, r0
 80094ee:	bf36      	itet	cc
 80094f0:	0403      	lslcc	r3, r0, #16
 80094f2:	2000      	movcs	r0, #0
 80094f4:	2010      	movcc	r0, #16
 80094f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80094fa:	bf3c      	itt	cc
 80094fc:	021b      	lslcc	r3, r3, #8
 80094fe:	3008      	addcc	r0, #8
 8009500:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009504:	bf3c      	itt	cc
 8009506:	011b      	lslcc	r3, r3, #4
 8009508:	3004      	addcc	r0, #4
 800950a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800950e:	bf3c      	itt	cc
 8009510:	009b      	lslcc	r3, r3, #2
 8009512:	3002      	addcc	r0, #2
 8009514:	2b00      	cmp	r3, #0
 8009516:	db05      	blt.n	8009524 <__hi0bits+0x3c>
 8009518:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800951c:	f100 0001 	add.w	r0, r0, #1
 8009520:	bf08      	it	eq
 8009522:	2020      	moveq	r0, #32
 8009524:	4770      	bx	lr

08009526 <__lo0bits>:
 8009526:	6803      	ldr	r3, [r0, #0]
 8009528:	4602      	mov	r2, r0
 800952a:	f013 0007 	ands.w	r0, r3, #7
 800952e:	d00b      	beq.n	8009548 <__lo0bits+0x22>
 8009530:	07d9      	lsls	r1, r3, #31
 8009532:	d421      	bmi.n	8009578 <__lo0bits+0x52>
 8009534:	0798      	lsls	r0, r3, #30
 8009536:	bf47      	ittee	mi
 8009538:	085b      	lsrmi	r3, r3, #1
 800953a:	2001      	movmi	r0, #1
 800953c:	089b      	lsrpl	r3, r3, #2
 800953e:	2002      	movpl	r0, #2
 8009540:	bf4c      	ite	mi
 8009542:	6013      	strmi	r3, [r2, #0]
 8009544:	6013      	strpl	r3, [r2, #0]
 8009546:	4770      	bx	lr
 8009548:	b299      	uxth	r1, r3
 800954a:	b909      	cbnz	r1, 8009550 <__lo0bits+0x2a>
 800954c:	0c1b      	lsrs	r3, r3, #16
 800954e:	2010      	movs	r0, #16
 8009550:	b2d9      	uxtb	r1, r3
 8009552:	b909      	cbnz	r1, 8009558 <__lo0bits+0x32>
 8009554:	3008      	adds	r0, #8
 8009556:	0a1b      	lsrs	r3, r3, #8
 8009558:	0719      	lsls	r1, r3, #28
 800955a:	bf04      	itt	eq
 800955c:	091b      	lsreq	r3, r3, #4
 800955e:	3004      	addeq	r0, #4
 8009560:	0799      	lsls	r1, r3, #30
 8009562:	bf04      	itt	eq
 8009564:	089b      	lsreq	r3, r3, #2
 8009566:	3002      	addeq	r0, #2
 8009568:	07d9      	lsls	r1, r3, #31
 800956a:	d403      	bmi.n	8009574 <__lo0bits+0x4e>
 800956c:	085b      	lsrs	r3, r3, #1
 800956e:	f100 0001 	add.w	r0, r0, #1
 8009572:	d003      	beq.n	800957c <__lo0bits+0x56>
 8009574:	6013      	str	r3, [r2, #0]
 8009576:	4770      	bx	lr
 8009578:	2000      	movs	r0, #0
 800957a:	4770      	bx	lr
 800957c:	2020      	movs	r0, #32
 800957e:	4770      	bx	lr

08009580 <__i2b>:
 8009580:	b510      	push	{r4, lr}
 8009582:	460c      	mov	r4, r1
 8009584:	2101      	movs	r1, #1
 8009586:	f7ff ff05 	bl	8009394 <_Balloc>
 800958a:	4602      	mov	r2, r0
 800958c:	b928      	cbnz	r0, 800959a <__i2b+0x1a>
 800958e:	4b05      	ldr	r3, [pc, #20]	@ (80095a4 <__i2b+0x24>)
 8009590:	f240 1145 	movw	r1, #325	@ 0x145
 8009594:	4804      	ldr	r0, [pc, #16]	@ (80095a8 <__i2b+0x28>)
 8009596:	f000 fcad 	bl	8009ef4 <__assert_func>
 800959a:	2301      	movs	r3, #1
 800959c:	6144      	str	r4, [r0, #20]
 800959e:	6103      	str	r3, [r0, #16]
 80095a0:	bd10      	pop	{r4, pc}
 80095a2:	bf00      	nop
 80095a4:	0800aadc 	.word	0x0800aadc
 80095a8:	0800aaed 	.word	0x0800aaed

080095ac <__multiply>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	4617      	mov	r7, r2
 80095b2:	690a      	ldr	r2, [r1, #16]
 80095b4:	4689      	mov	r9, r1
 80095b6:	b085      	sub	sp, #20
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	bfa2      	ittt	ge
 80095be:	463b      	movge	r3, r7
 80095c0:	460f      	movge	r7, r1
 80095c2:	4699      	movge	r9, r3
 80095c4:	693d      	ldr	r5, [r7, #16]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	eb05 060a 	add.w	r6, r5, sl
 80095d2:	42b3      	cmp	r3, r6
 80095d4:	bfb8      	it	lt
 80095d6:	3101      	addlt	r1, #1
 80095d8:	f7ff fedc 	bl	8009394 <_Balloc>
 80095dc:	b930      	cbnz	r0, 80095ec <__multiply+0x40>
 80095de:	4602      	mov	r2, r0
 80095e0:	4b42      	ldr	r3, [pc, #264]	@ (80096ec <__multiply+0x140>)
 80095e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80095e6:	4842      	ldr	r0, [pc, #264]	@ (80096f0 <__multiply+0x144>)
 80095e8:	f000 fc84 	bl	8009ef4 <__assert_func>
 80095ec:	f100 0414 	add.w	r4, r0, #20
 80095f0:	2200      	movs	r2, #0
 80095f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80095f6:	4623      	mov	r3, r4
 80095f8:	4573      	cmp	r3, lr
 80095fa:	d320      	bcc.n	800963e <__multiply+0x92>
 80095fc:	f107 0814 	add.w	r8, r7, #20
 8009600:	f109 0114 	add.w	r1, r9, #20
 8009604:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009608:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800960c:	9302      	str	r3, [sp, #8]
 800960e:	1beb      	subs	r3, r5, r7
 8009610:	3715      	adds	r7, #21
 8009612:	3b15      	subs	r3, #21
 8009614:	f023 0303 	bic.w	r3, r3, #3
 8009618:	3304      	adds	r3, #4
 800961a:	42bd      	cmp	r5, r7
 800961c:	bf38      	it	cc
 800961e:	2304      	movcc	r3, #4
 8009620:	9301      	str	r3, [sp, #4]
 8009622:	9b02      	ldr	r3, [sp, #8]
 8009624:	9103      	str	r1, [sp, #12]
 8009626:	428b      	cmp	r3, r1
 8009628:	d80c      	bhi.n	8009644 <__multiply+0x98>
 800962a:	2e00      	cmp	r6, #0
 800962c:	dd03      	ble.n	8009636 <__multiply+0x8a>
 800962e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009632:	2b00      	cmp	r3, #0
 8009634:	d057      	beq.n	80096e6 <__multiply+0x13a>
 8009636:	6106      	str	r6, [r0, #16]
 8009638:	b005      	add	sp, #20
 800963a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963e:	f843 2b04 	str.w	r2, [r3], #4
 8009642:	e7d9      	b.n	80095f8 <__multiply+0x4c>
 8009644:	f8b1 a000 	ldrh.w	sl, [r1]
 8009648:	f1ba 0f00 	cmp.w	sl, #0
 800964c:	d021      	beq.n	8009692 <__multiply+0xe6>
 800964e:	46c4      	mov	ip, r8
 8009650:	46a1      	mov	r9, r4
 8009652:	2700      	movs	r7, #0
 8009654:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009658:	f8d9 3000 	ldr.w	r3, [r9]
 800965c:	fa1f fb82 	uxth.w	fp, r2
 8009660:	4565      	cmp	r5, ip
 8009662:	b29b      	uxth	r3, r3
 8009664:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009668:	fb0a 330b 	mla	r3, sl, fp, r3
 800966c:	443b      	add	r3, r7
 800966e:	f8d9 7000 	ldr.w	r7, [r9]
 8009672:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8009676:	fb0a 7202 	mla	r2, sl, r2, r7
 800967a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800967e:	b29b      	uxth	r3, r3
 8009680:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009684:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009688:	f849 3b04 	str.w	r3, [r9], #4
 800968c:	d8e2      	bhi.n	8009654 <__multiply+0xa8>
 800968e:	9b01      	ldr	r3, [sp, #4]
 8009690:	50e7      	str	r7, [r4, r3]
 8009692:	9b03      	ldr	r3, [sp, #12]
 8009694:	3104      	adds	r1, #4
 8009696:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800969a:	f1b9 0f00 	cmp.w	r9, #0
 800969e:	d020      	beq.n	80096e2 <__multiply+0x136>
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	4647      	mov	r7, r8
 80096a4:	46a4      	mov	ip, r4
 80096a6:	f04f 0a00 	mov.w	sl, #0
 80096aa:	f8b7 b000 	ldrh.w	fp, [r7]
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80096b4:	fb09 220b 	mla	r2, r9, fp, r2
 80096b8:	4452      	add	r2, sl
 80096ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096be:	f84c 3b04 	str.w	r3, [ip], #4
 80096c2:	f857 3b04 	ldr.w	r3, [r7], #4
 80096c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096ca:	f8bc 3000 	ldrh.w	r3, [ip]
 80096ce:	42bd      	cmp	r5, r7
 80096d0:	fb09 330a 	mla	r3, r9, sl, r3
 80096d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80096d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096dc:	d8e5      	bhi.n	80096aa <__multiply+0xfe>
 80096de:	9a01      	ldr	r2, [sp, #4]
 80096e0:	50a3      	str	r3, [r4, r2]
 80096e2:	3404      	adds	r4, #4
 80096e4:	e79d      	b.n	8009622 <__multiply+0x76>
 80096e6:	3e01      	subs	r6, #1
 80096e8:	e79f      	b.n	800962a <__multiply+0x7e>
 80096ea:	bf00      	nop
 80096ec:	0800aadc 	.word	0x0800aadc
 80096f0:	0800aaed 	.word	0x0800aaed

080096f4 <__pow5mult>:
 80096f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096f8:	4615      	mov	r5, r2
 80096fa:	f012 0203 	ands.w	r2, r2, #3
 80096fe:	4607      	mov	r7, r0
 8009700:	460e      	mov	r6, r1
 8009702:	d007      	beq.n	8009714 <__pow5mult+0x20>
 8009704:	3a01      	subs	r2, #1
 8009706:	4c25      	ldr	r4, [pc, #148]	@ (800979c <__pow5mult+0xa8>)
 8009708:	2300      	movs	r3, #0
 800970a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800970e:	f7ff fea3 	bl	8009458 <__multadd>
 8009712:	4606      	mov	r6, r0
 8009714:	10ad      	asrs	r5, r5, #2
 8009716:	d03d      	beq.n	8009794 <__pow5mult+0xa0>
 8009718:	69fc      	ldr	r4, [r7, #28]
 800971a:	b97c      	cbnz	r4, 800973c <__pow5mult+0x48>
 800971c:	2010      	movs	r0, #16
 800971e:	f7ff fd83 	bl	8009228 <malloc>
 8009722:	4602      	mov	r2, r0
 8009724:	61f8      	str	r0, [r7, #28]
 8009726:	b928      	cbnz	r0, 8009734 <__pow5mult+0x40>
 8009728:	4b1d      	ldr	r3, [pc, #116]	@ (80097a0 <__pow5mult+0xac>)
 800972a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800972e:	481d      	ldr	r0, [pc, #116]	@ (80097a4 <__pow5mult+0xb0>)
 8009730:	f000 fbe0 	bl	8009ef4 <__assert_func>
 8009734:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009738:	6004      	str	r4, [r0, #0]
 800973a:	60c4      	str	r4, [r0, #12]
 800973c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009740:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009744:	b94c      	cbnz	r4, 800975a <__pow5mult+0x66>
 8009746:	f240 2171 	movw	r1, #625	@ 0x271
 800974a:	4638      	mov	r0, r7
 800974c:	f7ff ff18 	bl	8009580 <__i2b>
 8009750:	2300      	movs	r3, #0
 8009752:	4604      	mov	r4, r0
 8009754:	f8c8 0008 	str.w	r0, [r8, #8]
 8009758:	6003      	str	r3, [r0, #0]
 800975a:	f04f 0900 	mov.w	r9, #0
 800975e:	07eb      	lsls	r3, r5, #31
 8009760:	d50a      	bpl.n	8009778 <__pow5mult+0x84>
 8009762:	4631      	mov	r1, r6
 8009764:	4622      	mov	r2, r4
 8009766:	4638      	mov	r0, r7
 8009768:	f7ff ff20 	bl	80095ac <__multiply>
 800976c:	4680      	mov	r8, r0
 800976e:	4631      	mov	r1, r6
 8009770:	4638      	mov	r0, r7
 8009772:	4646      	mov	r6, r8
 8009774:	f7ff fe4e 	bl	8009414 <_Bfree>
 8009778:	106d      	asrs	r5, r5, #1
 800977a:	d00b      	beq.n	8009794 <__pow5mult+0xa0>
 800977c:	6820      	ldr	r0, [r4, #0]
 800977e:	b938      	cbnz	r0, 8009790 <__pow5mult+0x9c>
 8009780:	4622      	mov	r2, r4
 8009782:	4621      	mov	r1, r4
 8009784:	4638      	mov	r0, r7
 8009786:	f7ff ff11 	bl	80095ac <__multiply>
 800978a:	6020      	str	r0, [r4, #0]
 800978c:	f8c0 9000 	str.w	r9, [r0]
 8009790:	4604      	mov	r4, r0
 8009792:	e7e4      	b.n	800975e <__pow5mult+0x6a>
 8009794:	4630      	mov	r0, r6
 8009796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800979a:	bf00      	nop
 800979c:	0800aba0 	.word	0x0800aba0
 80097a0:	0800aa6d 	.word	0x0800aa6d
 80097a4:	0800aaed 	.word	0x0800aaed

080097a8 <__lshift>:
 80097a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097ac:	460c      	mov	r4, r1
 80097ae:	4607      	mov	r7, r0
 80097b0:	4691      	mov	r9, r2
 80097b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80097b6:	6923      	ldr	r3, [r4, #16]
 80097b8:	6849      	ldr	r1, [r1, #4]
 80097ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80097be:	68a3      	ldr	r3, [r4, #8]
 80097c0:	f108 0601 	add.w	r6, r8, #1
 80097c4:	42b3      	cmp	r3, r6
 80097c6:	db0b      	blt.n	80097e0 <__lshift+0x38>
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7ff fde3 	bl	8009394 <_Balloc>
 80097ce:	4605      	mov	r5, r0
 80097d0:	b948      	cbnz	r0, 80097e6 <__lshift+0x3e>
 80097d2:	4602      	mov	r2, r0
 80097d4:	4b28      	ldr	r3, [pc, #160]	@ (8009878 <__lshift+0xd0>)
 80097d6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80097da:	4828      	ldr	r0, [pc, #160]	@ (800987c <__lshift+0xd4>)
 80097dc:	f000 fb8a 	bl	8009ef4 <__assert_func>
 80097e0:	3101      	adds	r1, #1
 80097e2:	005b      	lsls	r3, r3, #1
 80097e4:	e7ee      	b.n	80097c4 <__lshift+0x1c>
 80097e6:	2300      	movs	r3, #0
 80097e8:	f100 0114 	add.w	r1, r0, #20
 80097ec:	f100 0210 	add.w	r2, r0, #16
 80097f0:	4618      	mov	r0, r3
 80097f2:	4553      	cmp	r3, sl
 80097f4:	db33      	blt.n	800985e <__lshift+0xb6>
 80097f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097fa:	f104 0314 	add.w	r3, r4, #20
 80097fe:	6920      	ldr	r0, [r4, #16]
 8009800:	f019 091f 	ands.w	r9, r9, #31
 8009804:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009808:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800980c:	d02b      	beq.n	8009866 <__lshift+0xbe>
 800980e:	f1c9 0e20 	rsb	lr, r9, #32
 8009812:	468a      	mov	sl, r1
 8009814:	2200      	movs	r2, #0
 8009816:	6818      	ldr	r0, [r3, #0]
 8009818:	fa00 f009 	lsl.w	r0, r0, r9
 800981c:	4310      	orrs	r0, r2
 800981e:	f84a 0b04 	str.w	r0, [sl], #4
 8009822:	f853 2b04 	ldr.w	r2, [r3], #4
 8009826:	459c      	cmp	ip, r3
 8009828:	fa22 f20e 	lsr.w	r2, r2, lr
 800982c:	d8f3      	bhi.n	8009816 <__lshift+0x6e>
 800982e:	ebac 0304 	sub.w	r3, ip, r4
 8009832:	f104 0015 	add.w	r0, r4, #21
 8009836:	3b15      	subs	r3, #21
 8009838:	f023 0303 	bic.w	r3, r3, #3
 800983c:	3304      	adds	r3, #4
 800983e:	4560      	cmp	r0, ip
 8009840:	bf88      	it	hi
 8009842:	2304      	movhi	r3, #4
 8009844:	50ca      	str	r2, [r1, r3]
 8009846:	b10a      	cbz	r2, 800984c <__lshift+0xa4>
 8009848:	f108 0602 	add.w	r6, r8, #2
 800984c:	3e01      	subs	r6, #1
 800984e:	4638      	mov	r0, r7
 8009850:	4621      	mov	r1, r4
 8009852:	612e      	str	r6, [r5, #16]
 8009854:	f7ff fdde 	bl	8009414 <_Bfree>
 8009858:	4628      	mov	r0, r5
 800985a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800985e:	3301      	adds	r3, #1
 8009860:	f842 0f04 	str.w	r0, [r2, #4]!
 8009864:	e7c5      	b.n	80097f2 <__lshift+0x4a>
 8009866:	3904      	subs	r1, #4
 8009868:	f853 2b04 	ldr.w	r2, [r3], #4
 800986c:	459c      	cmp	ip, r3
 800986e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009872:	d8f9      	bhi.n	8009868 <__lshift+0xc0>
 8009874:	e7ea      	b.n	800984c <__lshift+0xa4>
 8009876:	bf00      	nop
 8009878:	0800aadc 	.word	0x0800aadc
 800987c:	0800aaed 	.word	0x0800aaed

08009880 <__mcmp>:
 8009880:	4603      	mov	r3, r0
 8009882:	690a      	ldr	r2, [r1, #16]
 8009884:	6900      	ldr	r0, [r0, #16]
 8009886:	1a80      	subs	r0, r0, r2
 8009888:	b530      	push	{r4, r5, lr}
 800988a:	d10e      	bne.n	80098aa <__mcmp+0x2a>
 800988c:	3314      	adds	r3, #20
 800988e:	3114      	adds	r1, #20
 8009890:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009894:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009898:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800989c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80098a0:	4295      	cmp	r5, r2
 80098a2:	d003      	beq.n	80098ac <__mcmp+0x2c>
 80098a4:	d205      	bcs.n	80098b2 <__mcmp+0x32>
 80098a6:	f04f 30ff 	mov.w	r0, #4294967295
 80098aa:	bd30      	pop	{r4, r5, pc}
 80098ac:	42a3      	cmp	r3, r4
 80098ae:	d3f3      	bcc.n	8009898 <__mcmp+0x18>
 80098b0:	e7fb      	b.n	80098aa <__mcmp+0x2a>
 80098b2:	2001      	movs	r0, #1
 80098b4:	e7f9      	b.n	80098aa <__mcmp+0x2a>
	...

080098b8 <__mdiff>:
 80098b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	4689      	mov	r9, r1
 80098be:	4606      	mov	r6, r0
 80098c0:	4611      	mov	r1, r2
 80098c2:	4614      	mov	r4, r2
 80098c4:	4648      	mov	r0, r9
 80098c6:	f7ff ffdb 	bl	8009880 <__mcmp>
 80098ca:	1e05      	subs	r5, r0, #0
 80098cc:	d112      	bne.n	80098f4 <__mdiff+0x3c>
 80098ce:	4629      	mov	r1, r5
 80098d0:	4630      	mov	r0, r6
 80098d2:	f7ff fd5f 	bl	8009394 <_Balloc>
 80098d6:	4602      	mov	r2, r0
 80098d8:	b928      	cbnz	r0, 80098e6 <__mdiff+0x2e>
 80098da:	4b41      	ldr	r3, [pc, #260]	@ (80099e0 <__mdiff+0x128>)
 80098dc:	f240 2137 	movw	r1, #567	@ 0x237
 80098e0:	4840      	ldr	r0, [pc, #256]	@ (80099e4 <__mdiff+0x12c>)
 80098e2:	f000 fb07 	bl	8009ef4 <__assert_func>
 80098e6:	2301      	movs	r3, #1
 80098e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098ec:	4610      	mov	r0, r2
 80098ee:	b003      	add	sp, #12
 80098f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f4:	bfbc      	itt	lt
 80098f6:	464b      	movlt	r3, r9
 80098f8:	46a1      	movlt	r9, r4
 80098fa:	4630      	mov	r0, r6
 80098fc:	bfb8      	it	lt
 80098fe:	2501      	movlt	r5, #1
 8009900:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009904:	bfb4      	ite	lt
 8009906:	461c      	movlt	r4, r3
 8009908:	2500      	movge	r5, #0
 800990a:	f7ff fd43 	bl	8009394 <_Balloc>
 800990e:	4602      	mov	r2, r0
 8009910:	b918      	cbnz	r0, 800991a <__mdiff+0x62>
 8009912:	4b33      	ldr	r3, [pc, #204]	@ (80099e0 <__mdiff+0x128>)
 8009914:	f240 2145 	movw	r1, #581	@ 0x245
 8009918:	e7e2      	b.n	80098e0 <__mdiff+0x28>
 800991a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800991e:	f104 0e14 	add.w	lr, r4, #20
 8009922:	6926      	ldr	r6, [r4, #16]
 8009924:	f100 0b14 	add.w	fp, r0, #20
 8009928:	60c5      	str	r5, [r0, #12]
 800992a:	f109 0514 	add.w	r5, r9, #20
 800992e:	f109 0310 	add.w	r3, r9, #16
 8009932:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009936:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800993a:	46d9      	mov	r9, fp
 800993c:	f04f 0c00 	mov.w	ip, #0
 8009940:	9301      	str	r3, [sp, #4]
 8009942:	9b01      	ldr	r3, [sp, #4]
 8009944:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009948:	f853 af04 	ldr.w	sl, [r3, #4]!
 800994c:	4576      	cmp	r6, lr
 800994e:	9301      	str	r3, [sp, #4]
 8009950:	fa1f f38a 	uxth.w	r3, sl
 8009954:	4619      	mov	r1, r3
 8009956:	b283      	uxth	r3, r0
 8009958:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800995c:	eba1 0303 	sub.w	r3, r1, r3
 8009960:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009964:	4463      	add	r3, ip
 8009966:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800996a:	b29b      	uxth	r3, r3
 800996c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009970:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009974:	f849 3b04 	str.w	r3, [r9], #4
 8009978:	d8e3      	bhi.n	8009942 <__mdiff+0x8a>
 800997a:	1b33      	subs	r3, r6, r4
 800997c:	3415      	adds	r4, #21
 800997e:	3b15      	subs	r3, #21
 8009980:	f023 0303 	bic.w	r3, r3, #3
 8009984:	3304      	adds	r3, #4
 8009986:	42a6      	cmp	r6, r4
 8009988:	bf38      	it	cc
 800998a:	2304      	movcc	r3, #4
 800998c:	441d      	add	r5, r3
 800998e:	445b      	add	r3, fp
 8009990:	462c      	mov	r4, r5
 8009992:	461e      	mov	r6, r3
 8009994:	4544      	cmp	r4, r8
 8009996:	d30e      	bcc.n	80099b6 <__mdiff+0xfe>
 8009998:	f108 0103 	add.w	r1, r8, #3
 800999c:	1b49      	subs	r1, r1, r5
 800999e:	3d03      	subs	r5, #3
 80099a0:	f021 0103 	bic.w	r1, r1, #3
 80099a4:	45a8      	cmp	r8, r5
 80099a6:	bf38      	it	cc
 80099a8:	2100      	movcc	r1, #0
 80099aa:	440b      	add	r3, r1
 80099ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80099b0:	b199      	cbz	r1, 80099da <__mdiff+0x122>
 80099b2:	6117      	str	r7, [r2, #16]
 80099b4:	e79a      	b.n	80098ec <__mdiff+0x34>
 80099b6:	f854 1b04 	ldr.w	r1, [r4], #4
 80099ba:	46e6      	mov	lr, ip
 80099bc:	fa1f fc81 	uxth.w	ip, r1
 80099c0:	0c08      	lsrs	r0, r1, #16
 80099c2:	4471      	add	r1, lr
 80099c4:	44f4      	add	ip, lr
 80099c6:	b289      	uxth	r1, r1
 80099c8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80099cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80099d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80099d4:	f846 1b04 	str.w	r1, [r6], #4
 80099d8:	e7dc      	b.n	8009994 <__mdiff+0xdc>
 80099da:	3f01      	subs	r7, #1
 80099dc:	e7e6      	b.n	80099ac <__mdiff+0xf4>
 80099de:	bf00      	nop
 80099e0:	0800aadc 	.word	0x0800aadc
 80099e4:	0800aaed 	.word	0x0800aaed

080099e8 <__d2b>:
 80099e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099ec:	460f      	mov	r7, r1
 80099ee:	2101      	movs	r1, #1
 80099f0:	4616      	mov	r6, r2
 80099f2:	ec59 8b10 	vmov	r8, r9, d0
 80099f6:	f7ff fccd 	bl	8009394 <_Balloc>
 80099fa:	4604      	mov	r4, r0
 80099fc:	b930      	cbnz	r0, 8009a0c <__d2b+0x24>
 80099fe:	4602      	mov	r2, r0
 8009a00:	4b23      	ldr	r3, [pc, #140]	@ (8009a90 <__d2b+0xa8>)
 8009a02:	f240 310f 	movw	r1, #783	@ 0x30f
 8009a06:	4823      	ldr	r0, [pc, #140]	@ (8009a94 <__d2b+0xac>)
 8009a08:	f000 fa74 	bl	8009ef4 <__assert_func>
 8009a0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009a10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009a14:	b10d      	cbz	r5, 8009a1a <__d2b+0x32>
 8009a16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009a1a:	9301      	str	r3, [sp, #4]
 8009a1c:	f1b8 0300 	subs.w	r3, r8, #0
 8009a20:	d023      	beq.n	8009a6a <__d2b+0x82>
 8009a22:	4668      	mov	r0, sp
 8009a24:	9300      	str	r3, [sp, #0]
 8009a26:	f7ff fd7e 	bl	8009526 <__lo0bits>
 8009a2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009a2e:	b1d0      	cbz	r0, 8009a66 <__d2b+0x7e>
 8009a30:	f1c0 0320 	rsb	r3, r0, #32
 8009a34:	fa02 f303 	lsl.w	r3, r2, r3
 8009a38:	40c2      	lsrs	r2, r0
 8009a3a:	430b      	orrs	r3, r1
 8009a3c:	9201      	str	r2, [sp, #4]
 8009a3e:	6163      	str	r3, [r4, #20]
 8009a40:	9b01      	ldr	r3, [sp, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	61a3      	str	r3, [r4, #24]
 8009a46:	bf0c      	ite	eq
 8009a48:	2201      	moveq	r2, #1
 8009a4a:	2202      	movne	r2, #2
 8009a4c:	6122      	str	r2, [r4, #16]
 8009a4e:	b1a5      	cbz	r5, 8009a7a <__d2b+0x92>
 8009a50:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009a54:	4405      	add	r5, r0
 8009a56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009a5a:	603d      	str	r5, [r7, #0]
 8009a5c:	6030      	str	r0, [r6, #0]
 8009a5e:	4620      	mov	r0, r4
 8009a60:	b003      	add	sp, #12
 8009a62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a66:	6161      	str	r1, [r4, #20]
 8009a68:	e7ea      	b.n	8009a40 <__d2b+0x58>
 8009a6a:	a801      	add	r0, sp, #4
 8009a6c:	f7ff fd5b 	bl	8009526 <__lo0bits>
 8009a70:	9b01      	ldr	r3, [sp, #4]
 8009a72:	3020      	adds	r0, #32
 8009a74:	2201      	movs	r2, #1
 8009a76:	6163      	str	r3, [r4, #20]
 8009a78:	e7e8      	b.n	8009a4c <__d2b+0x64>
 8009a7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009a7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a82:	6038      	str	r0, [r7, #0]
 8009a84:	6918      	ldr	r0, [r3, #16]
 8009a86:	f7ff fd2f 	bl	80094e8 <__hi0bits>
 8009a8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a8e:	e7e5      	b.n	8009a5c <__d2b+0x74>
 8009a90:	0800aadc 	.word	0x0800aadc
 8009a94:	0800aaed 	.word	0x0800aaed

08009a98 <__ssputs_r>:
 8009a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a9c:	461f      	mov	r7, r3
 8009a9e:	688e      	ldr	r6, [r1, #8]
 8009aa0:	4682      	mov	sl, r0
 8009aa2:	460c      	mov	r4, r1
 8009aa4:	42be      	cmp	r6, r7
 8009aa6:	4690      	mov	r8, r2
 8009aa8:	680b      	ldr	r3, [r1, #0]
 8009aaa:	d82d      	bhi.n	8009b08 <__ssputs_r+0x70>
 8009aac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ab0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ab4:	d026      	beq.n	8009b04 <__ssputs_r+0x6c>
 8009ab6:	6965      	ldr	r5, [r4, #20]
 8009ab8:	6909      	ldr	r1, [r1, #16]
 8009aba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009abe:	eba3 0901 	sub.w	r9, r3, r1
 8009ac2:	1c7b      	adds	r3, r7, #1
 8009ac4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ac8:	444b      	add	r3, r9
 8009aca:	106d      	asrs	r5, r5, #1
 8009acc:	429d      	cmp	r5, r3
 8009ace:	bf38      	it	cc
 8009ad0:	461d      	movcc	r5, r3
 8009ad2:	0553      	lsls	r3, r2, #21
 8009ad4:	d527      	bpl.n	8009b26 <__ssputs_r+0x8e>
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	f7ff fbd0 	bl	800927c <_malloc_r>
 8009adc:	4606      	mov	r6, r0
 8009ade:	b360      	cbz	r0, 8009b3a <__ssputs_r+0xa2>
 8009ae0:	464a      	mov	r2, r9
 8009ae2:	6921      	ldr	r1, [r4, #16]
 8009ae4:	f7fe fce9 	bl	80084ba <memcpy>
 8009ae8:	89a3      	ldrh	r3, [r4, #12]
 8009aea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009af2:	81a3      	strh	r3, [r4, #12]
 8009af4:	6126      	str	r6, [r4, #16]
 8009af6:	444e      	add	r6, r9
 8009af8:	6165      	str	r5, [r4, #20]
 8009afa:	eba5 0509 	sub.w	r5, r5, r9
 8009afe:	6026      	str	r6, [r4, #0]
 8009b00:	463e      	mov	r6, r7
 8009b02:	60a5      	str	r5, [r4, #8]
 8009b04:	42be      	cmp	r6, r7
 8009b06:	d900      	bls.n	8009b0a <__ssputs_r+0x72>
 8009b08:	463e      	mov	r6, r7
 8009b0a:	4632      	mov	r2, r6
 8009b0c:	4641      	mov	r1, r8
 8009b0e:	6820      	ldr	r0, [r4, #0]
 8009b10:	f000 f9c6 	bl	8009ea0 <memmove>
 8009b14:	68a3      	ldr	r3, [r4, #8]
 8009b16:	2000      	movs	r0, #0
 8009b18:	1b9b      	subs	r3, r3, r6
 8009b1a:	60a3      	str	r3, [r4, #8]
 8009b1c:	6823      	ldr	r3, [r4, #0]
 8009b1e:	4433      	add	r3, r6
 8009b20:	6023      	str	r3, [r4, #0]
 8009b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b26:	462a      	mov	r2, r5
 8009b28:	f000 fa28 	bl	8009f7c <_realloc_r>
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	d1e0      	bne.n	8009af4 <__ssputs_r+0x5c>
 8009b32:	6921      	ldr	r1, [r4, #16]
 8009b34:	4650      	mov	r0, sl
 8009b36:	f7ff fb2d 	bl	8009194 <_free_r>
 8009b3a:	230c      	movs	r3, #12
 8009b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b40:	f8ca 3000 	str.w	r3, [sl]
 8009b44:	89a3      	ldrh	r3, [r4, #12]
 8009b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b4a:	81a3      	strh	r3, [r4, #12]
 8009b4c:	e7e9      	b.n	8009b22 <__ssputs_r+0x8a>
	...

08009b50 <_svfiprintf_r>:
 8009b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b54:	4698      	mov	r8, r3
 8009b56:	898b      	ldrh	r3, [r1, #12]
 8009b58:	b09d      	sub	sp, #116	@ 0x74
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	061b      	lsls	r3, r3, #24
 8009b5e:	460d      	mov	r5, r1
 8009b60:	4614      	mov	r4, r2
 8009b62:	d510      	bpl.n	8009b86 <_svfiprintf_r+0x36>
 8009b64:	690b      	ldr	r3, [r1, #16]
 8009b66:	b973      	cbnz	r3, 8009b86 <_svfiprintf_r+0x36>
 8009b68:	2140      	movs	r1, #64	@ 0x40
 8009b6a:	f7ff fb87 	bl	800927c <_malloc_r>
 8009b6e:	6028      	str	r0, [r5, #0]
 8009b70:	6128      	str	r0, [r5, #16]
 8009b72:	b930      	cbnz	r0, 8009b82 <_svfiprintf_r+0x32>
 8009b74:	230c      	movs	r3, #12
 8009b76:	603b      	str	r3, [r7, #0]
 8009b78:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7c:	b01d      	add	sp, #116	@ 0x74
 8009b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b82:	2340      	movs	r3, #64	@ 0x40
 8009b84:	616b      	str	r3, [r5, #20]
 8009b86:	2300      	movs	r3, #0
 8009b88:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b8c:	f04f 0901 	mov.w	r9, #1
 8009b90:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8009d34 <_svfiprintf_r+0x1e4>
 8009b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b96:	2320      	movs	r3, #32
 8009b98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b9c:	2330      	movs	r3, #48	@ 0x30
 8009b9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ba2:	4623      	mov	r3, r4
 8009ba4:	469a      	mov	sl, r3
 8009ba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009baa:	b10a      	cbz	r2, 8009bb0 <_svfiprintf_r+0x60>
 8009bac:	2a25      	cmp	r2, #37	@ 0x25
 8009bae:	d1f9      	bne.n	8009ba4 <_svfiprintf_r+0x54>
 8009bb0:	ebba 0b04 	subs.w	fp, sl, r4
 8009bb4:	d00b      	beq.n	8009bce <_svfiprintf_r+0x7e>
 8009bb6:	465b      	mov	r3, fp
 8009bb8:	4622      	mov	r2, r4
 8009bba:	4629      	mov	r1, r5
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f7ff ff6b 	bl	8009a98 <__ssputs_r>
 8009bc2:	3001      	adds	r0, #1
 8009bc4:	f000 80a7 	beq.w	8009d16 <_svfiprintf_r+0x1c6>
 8009bc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bca:	445a      	add	r2, fp
 8009bcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bce:	f89a 3000 	ldrb.w	r3, [sl]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	f000 809f 	beq.w	8009d16 <_svfiprintf_r+0x1c6>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	f04f 32ff 	mov.w	r2, #4294967295
 8009bde:	f10a 0a01 	add.w	sl, sl, #1
 8009be2:	9304      	str	r3, [sp, #16]
 8009be4:	9307      	str	r3, [sp, #28]
 8009be6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009bea:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf0:	4654      	mov	r4, sl
 8009bf2:	2205      	movs	r2, #5
 8009bf4:	484f      	ldr	r0, [pc, #316]	@ (8009d34 <_svfiprintf_r+0x1e4>)
 8009bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bfa:	f7fe fc50 	bl	800849e <memchr>
 8009bfe:	9a04      	ldr	r2, [sp, #16]
 8009c00:	b9d8      	cbnz	r0, 8009c3a <_svfiprintf_r+0xea>
 8009c02:	06d0      	lsls	r0, r2, #27
 8009c04:	bf44      	itt	mi
 8009c06:	2320      	movmi	r3, #32
 8009c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c0c:	0711      	lsls	r1, r2, #28
 8009c0e:	bf44      	itt	mi
 8009c10:	232b      	movmi	r3, #43	@ 0x2b
 8009c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c16:	f89a 3000 	ldrb.w	r3, [sl]
 8009c1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c1c:	d015      	beq.n	8009c4a <_svfiprintf_r+0xfa>
 8009c1e:	9a07      	ldr	r2, [sp, #28]
 8009c20:	4654      	mov	r4, sl
 8009c22:	2000      	movs	r0, #0
 8009c24:	f04f 0c0a 	mov.w	ip, #10
 8009c28:	4621      	mov	r1, r4
 8009c2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c2e:	3b30      	subs	r3, #48	@ 0x30
 8009c30:	2b09      	cmp	r3, #9
 8009c32:	d94b      	bls.n	8009ccc <_svfiprintf_r+0x17c>
 8009c34:	b1b0      	cbz	r0, 8009c64 <_svfiprintf_r+0x114>
 8009c36:	9207      	str	r2, [sp, #28]
 8009c38:	e014      	b.n	8009c64 <_svfiprintf_r+0x114>
 8009c3a:	eba0 0308 	sub.w	r3, r0, r8
 8009c3e:	46a2      	mov	sl, r4
 8009c40:	fa09 f303 	lsl.w	r3, r9, r3
 8009c44:	4313      	orrs	r3, r2
 8009c46:	9304      	str	r3, [sp, #16]
 8009c48:	e7d2      	b.n	8009bf0 <_svfiprintf_r+0xa0>
 8009c4a:	9b03      	ldr	r3, [sp, #12]
 8009c4c:	1d19      	adds	r1, r3, #4
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	9103      	str	r1, [sp, #12]
 8009c54:	bfbb      	ittet	lt
 8009c56:	425b      	neglt	r3, r3
 8009c58:	f042 0202 	orrlt.w	r2, r2, #2
 8009c5c:	9307      	strge	r3, [sp, #28]
 8009c5e:	9307      	strlt	r3, [sp, #28]
 8009c60:	bfb8      	it	lt
 8009c62:	9204      	strlt	r2, [sp, #16]
 8009c64:	7823      	ldrb	r3, [r4, #0]
 8009c66:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c68:	d10a      	bne.n	8009c80 <_svfiprintf_r+0x130>
 8009c6a:	7863      	ldrb	r3, [r4, #1]
 8009c6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c6e:	d132      	bne.n	8009cd6 <_svfiprintf_r+0x186>
 8009c70:	9b03      	ldr	r3, [sp, #12]
 8009c72:	3402      	adds	r4, #2
 8009c74:	1d1a      	adds	r2, r3, #4
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c7c:	9203      	str	r2, [sp, #12]
 8009c7e:	9305      	str	r3, [sp, #20]
 8009c80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d44 <_svfiprintf_r+0x1f4>
 8009c84:	2203      	movs	r2, #3
 8009c86:	7821      	ldrb	r1, [r4, #0]
 8009c88:	4650      	mov	r0, sl
 8009c8a:	f7fe fc08 	bl	800849e <memchr>
 8009c8e:	b138      	cbz	r0, 8009ca0 <_svfiprintf_r+0x150>
 8009c90:	eba0 000a 	sub.w	r0, r0, sl
 8009c94:	2240      	movs	r2, #64	@ 0x40
 8009c96:	9b04      	ldr	r3, [sp, #16]
 8009c98:	3401      	adds	r4, #1
 8009c9a:	4082      	lsls	r2, r0
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	9304      	str	r3, [sp, #16]
 8009ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ca4:	2206      	movs	r2, #6
 8009ca6:	4824      	ldr	r0, [pc, #144]	@ (8009d38 <_svfiprintf_r+0x1e8>)
 8009ca8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cac:	f7fe fbf7 	bl	800849e <memchr>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d036      	beq.n	8009d22 <_svfiprintf_r+0x1d2>
 8009cb4:	4b21      	ldr	r3, [pc, #132]	@ (8009d3c <_svfiprintf_r+0x1ec>)
 8009cb6:	bb1b      	cbnz	r3, 8009d00 <_svfiprintf_r+0x1b0>
 8009cb8:	9b03      	ldr	r3, [sp, #12]
 8009cba:	3307      	adds	r3, #7
 8009cbc:	f023 0307 	bic.w	r3, r3, #7
 8009cc0:	3308      	adds	r3, #8
 8009cc2:	9303      	str	r3, [sp, #12]
 8009cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cc6:	4433      	add	r3, r6
 8009cc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cca:	e76a      	b.n	8009ba2 <_svfiprintf_r+0x52>
 8009ccc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	2001      	movs	r0, #1
 8009cd4:	e7a8      	b.n	8009c28 <_svfiprintf_r+0xd8>
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	3401      	adds	r4, #1
 8009cda:	f04f 0c0a 	mov.w	ip, #10
 8009cde:	4619      	mov	r1, r3
 8009ce0:	9305      	str	r3, [sp, #20]
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ce8:	3a30      	subs	r2, #48	@ 0x30
 8009cea:	2a09      	cmp	r2, #9
 8009cec:	d903      	bls.n	8009cf6 <_svfiprintf_r+0x1a6>
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d0c6      	beq.n	8009c80 <_svfiprintf_r+0x130>
 8009cf2:	9105      	str	r1, [sp, #20]
 8009cf4:	e7c4      	b.n	8009c80 <_svfiprintf_r+0x130>
 8009cf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cfa:	4604      	mov	r4, r0
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e7f0      	b.n	8009ce2 <_svfiprintf_r+0x192>
 8009d00:	ab03      	add	r3, sp, #12
 8009d02:	462a      	mov	r2, r5
 8009d04:	a904      	add	r1, sp, #16
 8009d06:	4638      	mov	r0, r7
 8009d08:	9300      	str	r3, [sp, #0]
 8009d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d40 <_svfiprintf_r+0x1f0>)
 8009d0c:	f7fd fe66 	bl	80079dc <_printf_float>
 8009d10:	1c42      	adds	r2, r0, #1
 8009d12:	4606      	mov	r6, r0
 8009d14:	d1d6      	bne.n	8009cc4 <_svfiprintf_r+0x174>
 8009d16:	89ab      	ldrh	r3, [r5, #12]
 8009d18:	065b      	lsls	r3, r3, #25
 8009d1a:	f53f af2d 	bmi.w	8009b78 <_svfiprintf_r+0x28>
 8009d1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d20:	e72c      	b.n	8009b7c <_svfiprintf_r+0x2c>
 8009d22:	ab03      	add	r3, sp, #12
 8009d24:	462a      	mov	r2, r5
 8009d26:	a904      	add	r1, sp, #16
 8009d28:	4638      	mov	r0, r7
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	4b04      	ldr	r3, [pc, #16]	@ (8009d40 <_svfiprintf_r+0x1f0>)
 8009d2e:	f7fe f8f1 	bl	8007f14 <_printf_i>
 8009d32:	e7ed      	b.n	8009d10 <_svfiprintf_r+0x1c0>
 8009d34:	0800ab46 	.word	0x0800ab46
 8009d38:	0800ab50 	.word	0x0800ab50
 8009d3c:	080079dd 	.word	0x080079dd
 8009d40:	08009a99 	.word	0x08009a99
 8009d44:	0800ab4c 	.word	0x0800ab4c

08009d48 <__sflush_r>:
 8009d48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d50:	0716      	lsls	r6, r2, #28
 8009d52:	4605      	mov	r5, r0
 8009d54:	460c      	mov	r4, r1
 8009d56:	d454      	bmi.n	8009e02 <__sflush_r+0xba>
 8009d58:	684b      	ldr	r3, [r1, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	dc02      	bgt.n	8009d64 <__sflush_r+0x1c>
 8009d5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	dd48      	ble.n	8009df6 <__sflush_r+0xae>
 8009d64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d66:	2e00      	cmp	r6, #0
 8009d68:	d045      	beq.n	8009df6 <__sflush_r+0xae>
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d70:	682f      	ldr	r7, [r5, #0]
 8009d72:	6a21      	ldr	r1, [r4, #32]
 8009d74:	602b      	str	r3, [r5, #0]
 8009d76:	d030      	beq.n	8009dda <__sflush_r+0x92>
 8009d78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d7a:	89a3      	ldrh	r3, [r4, #12]
 8009d7c:	0759      	lsls	r1, r3, #29
 8009d7e:	d505      	bpl.n	8009d8c <__sflush_r+0x44>
 8009d80:	6863      	ldr	r3, [r4, #4]
 8009d82:	1ad2      	subs	r2, r2, r3
 8009d84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d86:	b10b      	cbz	r3, 8009d8c <__sflush_r+0x44>
 8009d88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d8a:	1ad2      	subs	r2, r2, r3
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d90:	6a21      	ldr	r1, [r4, #32]
 8009d92:	4628      	mov	r0, r5
 8009d94:	47b0      	blx	r6
 8009d96:	1c43      	adds	r3, r0, #1
 8009d98:	89a3      	ldrh	r3, [r4, #12]
 8009d9a:	d106      	bne.n	8009daa <__sflush_r+0x62>
 8009d9c:	6829      	ldr	r1, [r5, #0]
 8009d9e:	291d      	cmp	r1, #29
 8009da0:	d82b      	bhi.n	8009dfa <__sflush_r+0xb2>
 8009da2:	4a2a      	ldr	r2, [pc, #168]	@ (8009e4c <__sflush_r+0x104>)
 8009da4:	40ca      	lsrs	r2, r1
 8009da6:	07d6      	lsls	r6, r2, #31
 8009da8:	d527      	bpl.n	8009dfa <__sflush_r+0xb2>
 8009daa:	2200      	movs	r2, #0
 8009dac:	04d9      	lsls	r1, r3, #19
 8009dae:	6062      	str	r2, [r4, #4]
 8009db0:	6922      	ldr	r2, [r4, #16]
 8009db2:	6022      	str	r2, [r4, #0]
 8009db4:	d504      	bpl.n	8009dc0 <__sflush_r+0x78>
 8009db6:	1c42      	adds	r2, r0, #1
 8009db8:	d101      	bne.n	8009dbe <__sflush_r+0x76>
 8009dba:	682b      	ldr	r3, [r5, #0]
 8009dbc:	b903      	cbnz	r3, 8009dc0 <__sflush_r+0x78>
 8009dbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8009dc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009dc2:	602f      	str	r7, [r5, #0]
 8009dc4:	b1b9      	cbz	r1, 8009df6 <__sflush_r+0xae>
 8009dc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dca:	4299      	cmp	r1, r3
 8009dcc:	d002      	beq.n	8009dd4 <__sflush_r+0x8c>
 8009dce:	4628      	mov	r0, r5
 8009dd0:	f7ff f9e0 	bl	8009194 <_free_r>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dd8:	e00d      	b.n	8009df6 <__sflush_r+0xae>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	4628      	mov	r0, r5
 8009dde:	47b0      	blx	r6
 8009de0:	4602      	mov	r2, r0
 8009de2:	1c50      	adds	r0, r2, #1
 8009de4:	d1c9      	bne.n	8009d7a <__sflush_r+0x32>
 8009de6:	682b      	ldr	r3, [r5, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d0c6      	beq.n	8009d7a <__sflush_r+0x32>
 8009dec:	2b1d      	cmp	r3, #29
 8009dee:	d001      	beq.n	8009df4 <__sflush_r+0xac>
 8009df0:	2b16      	cmp	r3, #22
 8009df2:	d11d      	bne.n	8009e30 <__sflush_r+0xe8>
 8009df4:	602f      	str	r7, [r5, #0]
 8009df6:	2000      	movs	r0, #0
 8009df8:	e021      	b.n	8009e3e <__sflush_r+0xf6>
 8009dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dfe:	b21b      	sxth	r3, r3
 8009e00:	e01a      	b.n	8009e38 <__sflush_r+0xf0>
 8009e02:	690f      	ldr	r7, [r1, #16]
 8009e04:	2f00      	cmp	r7, #0
 8009e06:	d0f6      	beq.n	8009df6 <__sflush_r+0xae>
 8009e08:	0793      	lsls	r3, r2, #30
 8009e0a:	680e      	ldr	r6, [r1, #0]
 8009e0c:	600f      	str	r7, [r1, #0]
 8009e0e:	bf0c      	ite	eq
 8009e10:	694b      	ldreq	r3, [r1, #20]
 8009e12:	2300      	movne	r3, #0
 8009e14:	eba6 0807 	sub.w	r8, r6, r7
 8009e18:	608b      	str	r3, [r1, #8]
 8009e1a:	f1b8 0f00 	cmp.w	r8, #0
 8009e1e:	ddea      	ble.n	8009df6 <__sflush_r+0xae>
 8009e20:	4643      	mov	r3, r8
 8009e22:	463a      	mov	r2, r7
 8009e24:	6a21      	ldr	r1, [r4, #32]
 8009e26:	4628      	mov	r0, r5
 8009e28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e2a:	47b0      	blx	r6
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	dc08      	bgt.n	8009e42 <__sflush_r+0xfa>
 8009e30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e38:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3c:	81a3      	strh	r3, [r4, #12]
 8009e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e42:	4407      	add	r7, r0
 8009e44:	eba8 0800 	sub.w	r8, r8, r0
 8009e48:	e7e7      	b.n	8009e1a <__sflush_r+0xd2>
 8009e4a:	bf00      	nop
 8009e4c:	20400001 	.word	0x20400001

08009e50 <_fflush_r>:
 8009e50:	b538      	push	{r3, r4, r5, lr}
 8009e52:	690b      	ldr	r3, [r1, #16]
 8009e54:	4605      	mov	r5, r0
 8009e56:	460c      	mov	r4, r1
 8009e58:	b913      	cbnz	r3, 8009e60 <_fflush_r+0x10>
 8009e5a:	2500      	movs	r5, #0
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
 8009e60:	b118      	cbz	r0, 8009e6a <_fflush_r+0x1a>
 8009e62:	6a03      	ldr	r3, [r0, #32]
 8009e64:	b90b      	cbnz	r3, 8009e6a <_fflush_r+0x1a>
 8009e66:	f7fe f9ff 	bl	8008268 <__sinit>
 8009e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0f3      	beq.n	8009e5a <_fflush_r+0xa>
 8009e72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e74:	07d0      	lsls	r0, r2, #31
 8009e76:	d404      	bmi.n	8009e82 <_fflush_r+0x32>
 8009e78:	0599      	lsls	r1, r3, #22
 8009e7a:	d402      	bmi.n	8009e82 <_fflush_r+0x32>
 8009e7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e7e:	f7fe fb0c 	bl	800849a <__retarget_lock_acquire_recursive>
 8009e82:	4628      	mov	r0, r5
 8009e84:	4621      	mov	r1, r4
 8009e86:	f7ff ff5f 	bl	8009d48 <__sflush_r>
 8009e8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	07da      	lsls	r2, r3, #31
 8009e90:	d4e4      	bmi.n	8009e5c <_fflush_r+0xc>
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	059b      	lsls	r3, r3, #22
 8009e96:	d4e1      	bmi.n	8009e5c <_fflush_r+0xc>
 8009e98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e9a:	f7fe faff 	bl	800849c <__retarget_lock_release_recursive>
 8009e9e:	e7dd      	b.n	8009e5c <_fflush_r+0xc>

08009ea0 <memmove>:
 8009ea0:	4288      	cmp	r0, r1
 8009ea2:	b510      	push	{r4, lr}
 8009ea4:	eb01 0402 	add.w	r4, r1, r2
 8009ea8:	d902      	bls.n	8009eb0 <memmove+0x10>
 8009eaa:	4284      	cmp	r4, r0
 8009eac:	4623      	mov	r3, r4
 8009eae:	d807      	bhi.n	8009ec0 <memmove+0x20>
 8009eb0:	1e43      	subs	r3, r0, #1
 8009eb2:	42a1      	cmp	r1, r4
 8009eb4:	d008      	beq.n	8009ec8 <memmove+0x28>
 8009eb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009eba:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ebe:	e7f8      	b.n	8009eb2 <memmove+0x12>
 8009ec0:	4402      	add	r2, r0
 8009ec2:	4601      	mov	r1, r0
 8009ec4:	428a      	cmp	r2, r1
 8009ec6:	d100      	bne.n	8009eca <memmove+0x2a>
 8009ec8:	bd10      	pop	{r4, pc}
 8009eca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ece:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ed2:	e7f7      	b.n	8009ec4 <memmove+0x24>

08009ed4 <_sbrk_r>:
 8009ed4:	b538      	push	{r3, r4, r5, lr}
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	4d05      	ldr	r5, [pc, #20]	@ (8009ef0 <_sbrk_r+0x1c>)
 8009eda:	4604      	mov	r4, r0
 8009edc:	4608      	mov	r0, r1
 8009ede:	602b      	str	r3, [r5, #0]
 8009ee0:	f7f9 fe86 	bl	8003bf0 <_sbrk>
 8009ee4:	1c43      	adds	r3, r0, #1
 8009ee6:	d102      	bne.n	8009eee <_sbrk_r+0x1a>
 8009ee8:	682b      	ldr	r3, [r5, #0]
 8009eea:	b103      	cbz	r3, 8009eee <_sbrk_r+0x1a>
 8009eec:	6023      	str	r3, [r4, #0]
 8009eee:	bd38      	pop	{r3, r4, r5, pc}
 8009ef0:	20000d14 	.word	0x20000d14

08009ef4 <__assert_func>:
 8009ef4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ef6:	4614      	mov	r4, r2
 8009ef8:	461a      	mov	r2, r3
 8009efa:	4b09      	ldr	r3, [pc, #36]	@ (8009f20 <__assert_func+0x2c>)
 8009efc:	4605      	mov	r5, r0
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68d8      	ldr	r0, [r3, #12]
 8009f02:	b14c      	cbz	r4, 8009f18 <__assert_func+0x24>
 8009f04:	4b07      	ldr	r3, [pc, #28]	@ (8009f24 <__assert_func+0x30>)
 8009f06:	9100      	str	r1, [sp, #0]
 8009f08:	4907      	ldr	r1, [pc, #28]	@ (8009f28 <__assert_func+0x34>)
 8009f0a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f0e:	462b      	mov	r3, r5
 8009f10:	f000 f870 	bl	8009ff4 <fiprintf>
 8009f14:	f000 f880 	bl	800a018 <abort>
 8009f18:	4b04      	ldr	r3, [pc, #16]	@ (8009f2c <__assert_func+0x38>)
 8009f1a:	461c      	mov	r4, r3
 8009f1c:	e7f3      	b.n	8009f06 <__assert_func+0x12>
 8009f1e:	bf00      	nop
 8009f20:	20000028 	.word	0x20000028
 8009f24:	0800ab61 	.word	0x0800ab61
 8009f28:	0800ab6e 	.word	0x0800ab6e
 8009f2c:	0800ab9c 	.word	0x0800ab9c

08009f30 <_calloc_r>:
 8009f30:	b570      	push	{r4, r5, r6, lr}
 8009f32:	fba1 5402 	umull	r5, r4, r1, r2
 8009f36:	b934      	cbnz	r4, 8009f46 <_calloc_r+0x16>
 8009f38:	4629      	mov	r1, r5
 8009f3a:	f7ff f99f 	bl	800927c <_malloc_r>
 8009f3e:	4606      	mov	r6, r0
 8009f40:	b928      	cbnz	r0, 8009f4e <_calloc_r+0x1e>
 8009f42:	4630      	mov	r0, r6
 8009f44:	bd70      	pop	{r4, r5, r6, pc}
 8009f46:	220c      	movs	r2, #12
 8009f48:	2600      	movs	r6, #0
 8009f4a:	6002      	str	r2, [r0, #0]
 8009f4c:	e7f9      	b.n	8009f42 <_calloc_r+0x12>
 8009f4e:	462a      	mov	r2, r5
 8009f50:	4621      	mov	r1, r4
 8009f52:	f7fe fa24 	bl	800839e <memset>
 8009f56:	e7f4      	b.n	8009f42 <_calloc_r+0x12>

08009f58 <__ascii_mbtowc>:
 8009f58:	b082      	sub	sp, #8
 8009f5a:	b901      	cbnz	r1, 8009f5e <__ascii_mbtowc+0x6>
 8009f5c:	a901      	add	r1, sp, #4
 8009f5e:	b142      	cbz	r2, 8009f72 <__ascii_mbtowc+0x1a>
 8009f60:	b14b      	cbz	r3, 8009f76 <__ascii_mbtowc+0x1e>
 8009f62:	7813      	ldrb	r3, [r2, #0]
 8009f64:	600b      	str	r3, [r1, #0]
 8009f66:	7812      	ldrb	r2, [r2, #0]
 8009f68:	1e10      	subs	r0, r2, #0
 8009f6a:	bf18      	it	ne
 8009f6c:	2001      	movne	r0, #1
 8009f6e:	b002      	add	sp, #8
 8009f70:	4770      	bx	lr
 8009f72:	4610      	mov	r0, r2
 8009f74:	e7fb      	b.n	8009f6e <__ascii_mbtowc+0x16>
 8009f76:	f06f 0001 	mvn.w	r0, #1
 8009f7a:	e7f8      	b.n	8009f6e <__ascii_mbtowc+0x16>

08009f7c <_realloc_r>:
 8009f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f80:	4607      	mov	r7, r0
 8009f82:	4614      	mov	r4, r2
 8009f84:	460d      	mov	r5, r1
 8009f86:	b921      	cbnz	r1, 8009f92 <_realloc_r+0x16>
 8009f88:	4611      	mov	r1, r2
 8009f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f8e:	f7ff b975 	b.w	800927c <_malloc_r>
 8009f92:	b92a      	cbnz	r2, 8009fa0 <_realloc_r+0x24>
 8009f94:	4625      	mov	r5, r4
 8009f96:	f7ff f8fd 	bl	8009194 <_free_r>
 8009f9a:	4628      	mov	r0, r5
 8009f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fa0:	f000 f841 	bl	800a026 <_malloc_usable_size_r>
 8009fa4:	4284      	cmp	r4, r0
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	d802      	bhi.n	8009fb0 <_realloc_r+0x34>
 8009faa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fae:	d8f4      	bhi.n	8009f9a <_realloc_r+0x1e>
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	4638      	mov	r0, r7
 8009fb4:	f7ff f962 	bl	800927c <_malloc_r>
 8009fb8:	4680      	mov	r8, r0
 8009fba:	b908      	cbnz	r0, 8009fc0 <_realloc_r+0x44>
 8009fbc:	4645      	mov	r5, r8
 8009fbe:	e7ec      	b.n	8009f9a <_realloc_r+0x1e>
 8009fc0:	42b4      	cmp	r4, r6
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	4629      	mov	r1, r5
 8009fc6:	bf28      	it	cs
 8009fc8:	4632      	movcs	r2, r6
 8009fca:	f7fe fa76 	bl	80084ba <memcpy>
 8009fce:	4629      	mov	r1, r5
 8009fd0:	4638      	mov	r0, r7
 8009fd2:	f7ff f8df 	bl	8009194 <_free_r>
 8009fd6:	e7f1      	b.n	8009fbc <_realloc_r+0x40>

08009fd8 <__ascii_wctomb>:
 8009fd8:	4603      	mov	r3, r0
 8009fda:	4608      	mov	r0, r1
 8009fdc:	b141      	cbz	r1, 8009ff0 <__ascii_wctomb+0x18>
 8009fde:	2aff      	cmp	r2, #255	@ 0xff
 8009fe0:	d904      	bls.n	8009fec <__ascii_wctomb+0x14>
 8009fe2:	228a      	movs	r2, #138	@ 0x8a
 8009fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe8:	601a      	str	r2, [r3, #0]
 8009fea:	4770      	bx	lr
 8009fec:	2001      	movs	r0, #1
 8009fee:	700a      	strb	r2, [r1, #0]
 8009ff0:	4770      	bx	lr
	...

08009ff4 <fiprintf>:
 8009ff4:	b40e      	push	{r1, r2, r3}
 8009ff6:	b503      	push	{r0, r1, lr}
 8009ff8:	ab03      	add	r3, sp, #12
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	4805      	ldr	r0, [pc, #20]	@ (800a014 <fiprintf+0x20>)
 8009ffe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a002:	6800      	ldr	r0, [r0, #0]
 800a004:	9301      	str	r3, [sp, #4]
 800a006:	f000 f83f 	bl	800a088 <_vfiprintf_r>
 800a00a:	b002      	add	sp, #8
 800a00c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a010:	b003      	add	sp, #12
 800a012:	4770      	bx	lr
 800a014:	20000028 	.word	0x20000028

0800a018 <abort>:
 800a018:	2006      	movs	r0, #6
 800a01a:	b508      	push	{r3, lr}
 800a01c:	f000 fa08 	bl	800a430 <raise>
 800a020:	2001      	movs	r0, #1
 800a022:	f7f9 fd6d 	bl	8003b00 <_exit>

0800a026 <_malloc_usable_size_r>:
 800a026:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a02a:	1f18      	subs	r0, r3, #4
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	bfbc      	itt	lt
 800a030:	580b      	ldrlt	r3, [r1, r0]
 800a032:	18c0      	addlt	r0, r0, r3
 800a034:	4770      	bx	lr

0800a036 <__sfputc_r>:
 800a036:	6893      	ldr	r3, [r2, #8]
 800a038:	3b01      	subs	r3, #1
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	b410      	push	{r4}
 800a03e:	6093      	str	r3, [r2, #8]
 800a040:	da08      	bge.n	800a054 <__sfputc_r+0x1e>
 800a042:	6994      	ldr	r4, [r2, #24]
 800a044:	42a3      	cmp	r3, r4
 800a046:	db01      	blt.n	800a04c <__sfputc_r+0x16>
 800a048:	290a      	cmp	r1, #10
 800a04a:	d103      	bne.n	800a054 <__sfputc_r+0x1e>
 800a04c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a050:	f000 b932 	b.w	800a2b8 <__swbuf_r>
 800a054:	6813      	ldr	r3, [r2, #0]
 800a056:	1c58      	adds	r0, r3, #1
 800a058:	6010      	str	r0, [r2, #0]
 800a05a:	4608      	mov	r0, r1
 800a05c:	7019      	strb	r1, [r3, #0]
 800a05e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <__sfputs_r>:
 800a064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a066:	4606      	mov	r6, r0
 800a068:	460f      	mov	r7, r1
 800a06a:	4614      	mov	r4, r2
 800a06c:	18d5      	adds	r5, r2, r3
 800a06e:	42ac      	cmp	r4, r5
 800a070:	d101      	bne.n	800a076 <__sfputs_r+0x12>
 800a072:	2000      	movs	r0, #0
 800a074:	e007      	b.n	800a086 <__sfputs_r+0x22>
 800a076:	463a      	mov	r2, r7
 800a078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7ff ffda 	bl	800a036 <__sfputc_r>
 800a082:	1c43      	adds	r3, r0, #1
 800a084:	d1f3      	bne.n	800a06e <__sfputs_r+0xa>
 800a086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a088 <_vfiprintf_r>:
 800a088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a08c:	460d      	mov	r5, r1
 800a08e:	b09d      	sub	sp, #116	@ 0x74
 800a090:	4614      	mov	r4, r2
 800a092:	4698      	mov	r8, r3
 800a094:	4606      	mov	r6, r0
 800a096:	b118      	cbz	r0, 800a0a0 <_vfiprintf_r+0x18>
 800a098:	6a03      	ldr	r3, [r0, #32]
 800a09a:	b90b      	cbnz	r3, 800a0a0 <_vfiprintf_r+0x18>
 800a09c:	f7fe f8e4 	bl	8008268 <__sinit>
 800a0a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0a2:	07d9      	lsls	r1, r3, #31
 800a0a4:	d405      	bmi.n	800a0b2 <_vfiprintf_r+0x2a>
 800a0a6:	89ab      	ldrh	r3, [r5, #12]
 800a0a8:	059a      	lsls	r2, r3, #22
 800a0aa:	d402      	bmi.n	800a0b2 <_vfiprintf_r+0x2a>
 800a0ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0ae:	f7fe f9f4 	bl	800849a <__retarget_lock_acquire_recursive>
 800a0b2:	89ab      	ldrh	r3, [r5, #12]
 800a0b4:	071b      	lsls	r3, r3, #28
 800a0b6:	d501      	bpl.n	800a0bc <_vfiprintf_r+0x34>
 800a0b8:	692b      	ldr	r3, [r5, #16]
 800a0ba:	b99b      	cbnz	r3, 800a0e4 <_vfiprintf_r+0x5c>
 800a0bc:	4629      	mov	r1, r5
 800a0be:	4630      	mov	r0, r6
 800a0c0:	f000 f938 	bl	800a334 <__swsetup_r>
 800a0c4:	b170      	cbz	r0, 800a0e4 <_vfiprintf_r+0x5c>
 800a0c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0c8:	07dc      	lsls	r4, r3, #31
 800a0ca:	d504      	bpl.n	800a0d6 <_vfiprintf_r+0x4e>
 800a0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d0:	b01d      	add	sp, #116	@ 0x74
 800a0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	0598      	lsls	r0, r3, #22
 800a0da:	d4f7      	bmi.n	800a0cc <_vfiprintf_r+0x44>
 800a0dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0de:	f7fe f9dd 	bl	800849c <__retarget_lock_release_recursive>
 800a0e2:	e7f3      	b.n	800a0cc <_vfiprintf_r+0x44>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ea:	f04f 0901 	mov.w	r9, #1
 800a0ee:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800a2a4 <_vfiprintf_r+0x21c>
 800a0f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0f4:	2320      	movs	r3, #32
 800a0f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0fa:	2330      	movs	r3, #48	@ 0x30
 800a0fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a100:	4623      	mov	r3, r4
 800a102:	469a      	mov	sl, r3
 800a104:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a108:	b10a      	cbz	r2, 800a10e <_vfiprintf_r+0x86>
 800a10a:	2a25      	cmp	r2, #37	@ 0x25
 800a10c:	d1f9      	bne.n	800a102 <_vfiprintf_r+0x7a>
 800a10e:	ebba 0b04 	subs.w	fp, sl, r4
 800a112:	d00b      	beq.n	800a12c <_vfiprintf_r+0xa4>
 800a114:	465b      	mov	r3, fp
 800a116:	4622      	mov	r2, r4
 800a118:	4629      	mov	r1, r5
 800a11a:	4630      	mov	r0, r6
 800a11c:	f7ff ffa2 	bl	800a064 <__sfputs_r>
 800a120:	3001      	adds	r0, #1
 800a122:	f000 80a7 	beq.w	800a274 <_vfiprintf_r+0x1ec>
 800a126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a128:	445a      	add	r2, fp
 800a12a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a12c:	f89a 3000 	ldrb.w	r3, [sl]
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 809f 	beq.w	800a274 <_vfiprintf_r+0x1ec>
 800a136:	2300      	movs	r3, #0
 800a138:	f04f 32ff 	mov.w	r2, #4294967295
 800a13c:	f10a 0a01 	add.w	sl, sl, #1
 800a140:	9304      	str	r3, [sp, #16]
 800a142:	9307      	str	r3, [sp, #28]
 800a144:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a148:	931a      	str	r3, [sp, #104]	@ 0x68
 800a14a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a14e:	4654      	mov	r4, sl
 800a150:	2205      	movs	r2, #5
 800a152:	4854      	ldr	r0, [pc, #336]	@ (800a2a4 <_vfiprintf_r+0x21c>)
 800a154:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a158:	f7fe f9a1 	bl	800849e <memchr>
 800a15c:	9a04      	ldr	r2, [sp, #16]
 800a15e:	b9d8      	cbnz	r0, 800a198 <_vfiprintf_r+0x110>
 800a160:	06d1      	lsls	r1, r2, #27
 800a162:	bf44      	itt	mi
 800a164:	2320      	movmi	r3, #32
 800a166:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a16a:	0713      	lsls	r3, r2, #28
 800a16c:	bf44      	itt	mi
 800a16e:	232b      	movmi	r3, #43	@ 0x2b
 800a170:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a174:	f89a 3000 	ldrb.w	r3, [sl]
 800a178:	2b2a      	cmp	r3, #42	@ 0x2a
 800a17a:	d015      	beq.n	800a1a8 <_vfiprintf_r+0x120>
 800a17c:	9a07      	ldr	r2, [sp, #28]
 800a17e:	4654      	mov	r4, sl
 800a180:	2000      	movs	r0, #0
 800a182:	f04f 0c0a 	mov.w	ip, #10
 800a186:	4621      	mov	r1, r4
 800a188:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a18c:	3b30      	subs	r3, #48	@ 0x30
 800a18e:	2b09      	cmp	r3, #9
 800a190:	d94b      	bls.n	800a22a <_vfiprintf_r+0x1a2>
 800a192:	b1b0      	cbz	r0, 800a1c2 <_vfiprintf_r+0x13a>
 800a194:	9207      	str	r2, [sp, #28]
 800a196:	e014      	b.n	800a1c2 <_vfiprintf_r+0x13a>
 800a198:	eba0 0308 	sub.w	r3, r0, r8
 800a19c:	46a2      	mov	sl, r4
 800a19e:	fa09 f303 	lsl.w	r3, r9, r3
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	e7d2      	b.n	800a14e <_vfiprintf_r+0xc6>
 800a1a8:	9b03      	ldr	r3, [sp, #12]
 800a1aa:	1d19      	adds	r1, r3, #4
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	9103      	str	r1, [sp, #12]
 800a1b2:	bfbb      	ittet	lt
 800a1b4:	425b      	neglt	r3, r3
 800a1b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a1ba:	9307      	strge	r3, [sp, #28]
 800a1bc:	9307      	strlt	r3, [sp, #28]
 800a1be:	bfb8      	it	lt
 800a1c0:	9204      	strlt	r2, [sp, #16]
 800a1c2:	7823      	ldrb	r3, [r4, #0]
 800a1c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1c6:	d10a      	bne.n	800a1de <_vfiprintf_r+0x156>
 800a1c8:	7863      	ldrb	r3, [r4, #1]
 800a1ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1cc:	d132      	bne.n	800a234 <_vfiprintf_r+0x1ac>
 800a1ce:	9b03      	ldr	r3, [sp, #12]
 800a1d0:	3402      	adds	r4, #2
 800a1d2:	1d1a      	adds	r2, r3, #4
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1da:	9203      	str	r2, [sp, #12]
 800a1dc:	9305      	str	r3, [sp, #20]
 800a1de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a2b4 <_vfiprintf_r+0x22c>
 800a1e2:	2203      	movs	r2, #3
 800a1e4:	7821      	ldrb	r1, [r4, #0]
 800a1e6:	4650      	mov	r0, sl
 800a1e8:	f7fe f959 	bl	800849e <memchr>
 800a1ec:	b138      	cbz	r0, 800a1fe <_vfiprintf_r+0x176>
 800a1ee:	eba0 000a 	sub.w	r0, r0, sl
 800a1f2:	2240      	movs	r2, #64	@ 0x40
 800a1f4:	9b04      	ldr	r3, [sp, #16]
 800a1f6:	3401      	adds	r4, #1
 800a1f8:	4082      	lsls	r2, r0
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	9304      	str	r3, [sp, #16]
 800a1fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a202:	2206      	movs	r2, #6
 800a204:	4828      	ldr	r0, [pc, #160]	@ (800a2a8 <_vfiprintf_r+0x220>)
 800a206:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a20a:	f7fe f948 	bl	800849e <memchr>
 800a20e:	2800      	cmp	r0, #0
 800a210:	d03f      	beq.n	800a292 <_vfiprintf_r+0x20a>
 800a212:	4b26      	ldr	r3, [pc, #152]	@ (800a2ac <_vfiprintf_r+0x224>)
 800a214:	bb1b      	cbnz	r3, 800a25e <_vfiprintf_r+0x1d6>
 800a216:	9b03      	ldr	r3, [sp, #12]
 800a218:	3307      	adds	r3, #7
 800a21a:	f023 0307 	bic.w	r3, r3, #7
 800a21e:	3308      	adds	r3, #8
 800a220:	9303      	str	r3, [sp, #12]
 800a222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a224:	443b      	add	r3, r7
 800a226:	9309      	str	r3, [sp, #36]	@ 0x24
 800a228:	e76a      	b.n	800a100 <_vfiprintf_r+0x78>
 800a22a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a22e:	460c      	mov	r4, r1
 800a230:	2001      	movs	r0, #1
 800a232:	e7a8      	b.n	800a186 <_vfiprintf_r+0xfe>
 800a234:	2300      	movs	r3, #0
 800a236:	3401      	adds	r4, #1
 800a238:	f04f 0c0a 	mov.w	ip, #10
 800a23c:	4619      	mov	r1, r3
 800a23e:	9305      	str	r3, [sp, #20]
 800a240:	4620      	mov	r0, r4
 800a242:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a246:	3a30      	subs	r2, #48	@ 0x30
 800a248:	2a09      	cmp	r2, #9
 800a24a:	d903      	bls.n	800a254 <_vfiprintf_r+0x1cc>
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d0c6      	beq.n	800a1de <_vfiprintf_r+0x156>
 800a250:	9105      	str	r1, [sp, #20]
 800a252:	e7c4      	b.n	800a1de <_vfiprintf_r+0x156>
 800a254:	fb0c 2101 	mla	r1, ip, r1, r2
 800a258:	4604      	mov	r4, r0
 800a25a:	2301      	movs	r3, #1
 800a25c:	e7f0      	b.n	800a240 <_vfiprintf_r+0x1b8>
 800a25e:	ab03      	add	r3, sp, #12
 800a260:	462a      	mov	r2, r5
 800a262:	a904      	add	r1, sp, #16
 800a264:	4630      	mov	r0, r6
 800a266:	9300      	str	r3, [sp, #0]
 800a268:	4b11      	ldr	r3, [pc, #68]	@ (800a2b0 <_vfiprintf_r+0x228>)
 800a26a:	f7fd fbb7 	bl	80079dc <_printf_float>
 800a26e:	4607      	mov	r7, r0
 800a270:	1c78      	adds	r0, r7, #1
 800a272:	d1d6      	bne.n	800a222 <_vfiprintf_r+0x19a>
 800a274:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a276:	07d9      	lsls	r1, r3, #31
 800a278:	d405      	bmi.n	800a286 <_vfiprintf_r+0x1fe>
 800a27a:	89ab      	ldrh	r3, [r5, #12]
 800a27c:	059a      	lsls	r2, r3, #22
 800a27e:	d402      	bmi.n	800a286 <_vfiprintf_r+0x1fe>
 800a280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a282:	f7fe f90b 	bl	800849c <__retarget_lock_release_recursive>
 800a286:	89ab      	ldrh	r3, [r5, #12]
 800a288:	065b      	lsls	r3, r3, #25
 800a28a:	f53f af1f 	bmi.w	800a0cc <_vfiprintf_r+0x44>
 800a28e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a290:	e71e      	b.n	800a0d0 <_vfiprintf_r+0x48>
 800a292:	ab03      	add	r3, sp, #12
 800a294:	462a      	mov	r2, r5
 800a296:	a904      	add	r1, sp, #16
 800a298:	4630      	mov	r0, r6
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	4b04      	ldr	r3, [pc, #16]	@ (800a2b0 <_vfiprintf_r+0x228>)
 800a29e:	f7fd fe39 	bl	8007f14 <_printf_i>
 800a2a2:	e7e4      	b.n	800a26e <_vfiprintf_r+0x1e6>
 800a2a4:	0800ab46 	.word	0x0800ab46
 800a2a8:	0800ab50 	.word	0x0800ab50
 800a2ac:	080079dd 	.word	0x080079dd
 800a2b0:	0800a065 	.word	0x0800a065
 800a2b4:	0800ab4c 	.word	0x0800ab4c

0800a2b8 <__swbuf_r>:
 800a2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ba:	460e      	mov	r6, r1
 800a2bc:	4614      	mov	r4, r2
 800a2be:	4605      	mov	r5, r0
 800a2c0:	b118      	cbz	r0, 800a2ca <__swbuf_r+0x12>
 800a2c2:	6a03      	ldr	r3, [r0, #32]
 800a2c4:	b90b      	cbnz	r3, 800a2ca <__swbuf_r+0x12>
 800a2c6:	f7fd ffcf 	bl	8008268 <__sinit>
 800a2ca:	69a3      	ldr	r3, [r4, #24]
 800a2cc:	60a3      	str	r3, [r4, #8]
 800a2ce:	89a3      	ldrh	r3, [r4, #12]
 800a2d0:	071a      	lsls	r2, r3, #28
 800a2d2:	d501      	bpl.n	800a2d8 <__swbuf_r+0x20>
 800a2d4:	6923      	ldr	r3, [r4, #16]
 800a2d6:	b943      	cbnz	r3, 800a2ea <__swbuf_r+0x32>
 800a2d8:	4621      	mov	r1, r4
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f000 f82a 	bl	800a334 <__swsetup_r>
 800a2e0:	b118      	cbz	r0, 800a2ea <__swbuf_r+0x32>
 800a2e2:	f04f 37ff 	mov.w	r7, #4294967295
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	b2f6      	uxtb	r6, r6
 800a2ee:	6922      	ldr	r2, [r4, #16]
 800a2f0:	4637      	mov	r7, r6
 800a2f2:	1a98      	subs	r0, r3, r2
 800a2f4:	6963      	ldr	r3, [r4, #20]
 800a2f6:	4283      	cmp	r3, r0
 800a2f8:	dc05      	bgt.n	800a306 <__swbuf_r+0x4e>
 800a2fa:	4621      	mov	r1, r4
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	f7ff fda7 	bl	8009e50 <_fflush_r>
 800a302:	2800      	cmp	r0, #0
 800a304:	d1ed      	bne.n	800a2e2 <__swbuf_r+0x2a>
 800a306:	68a3      	ldr	r3, [r4, #8]
 800a308:	3b01      	subs	r3, #1
 800a30a:	60a3      	str	r3, [r4, #8]
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	1c5a      	adds	r2, r3, #1
 800a310:	6022      	str	r2, [r4, #0]
 800a312:	701e      	strb	r6, [r3, #0]
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	6962      	ldr	r2, [r4, #20]
 800a318:	429a      	cmp	r2, r3
 800a31a:	d004      	beq.n	800a326 <__swbuf_r+0x6e>
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	07db      	lsls	r3, r3, #31
 800a320:	d5e1      	bpl.n	800a2e6 <__swbuf_r+0x2e>
 800a322:	2e0a      	cmp	r6, #10
 800a324:	d1df      	bne.n	800a2e6 <__swbuf_r+0x2e>
 800a326:	4621      	mov	r1, r4
 800a328:	4628      	mov	r0, r5
 800a32a:	f7ff fd91 	bl	8009e50 <_fflush_r>
 800a32e:	2800      	cmp	r0, #0
 800a330:	d0d9      	beq.n	800a2e6 <__swbuf_r+0x2e>
 800a332:	e7d6      	b.n	800a2e2 <__swbuf_r+0x2a>

0800a334 <__swsetup_r>:
 800a334:	b538      	push	{r3, r4, r5, lr}
 800a336:	4b29      	ldr	r3, [pc, #164]	@ (800a3dc <__swsetup_r+0xa8>)
 800a338:	4605      	mov	r5, r0
 800a33a:	460c      	mov	r4, r1
 800a33c:	6818      	ldr	r0, [r3, #0]
 800a33e:	b118      	cbz	r0, 800a348 <__swsetup_r+0x14>
 800a340:	6a03      	ldr	r3, [r0, #32]
 800a342:	b90b      	cbnz	r3, 800a348 <__swsetup_r+0x14>
 800a344:	f7fd ff90 	bl	8008268 <__sinit>
 800a348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a34c:	0719      	lsls	r1, r3, #28
 800a34e:	d422      	bmi.n	800a396 <__swsetup_r+0x62>
 800a350:	06da      	lsls	r2, r3, #27
 800a352:	d407      	bmi.n	800a364 <__swsetup_r+0x30>
 800a354:	2209      	movs	r2, #9
 800a356:	602a      	str	r2, [r5, #0]
 800a358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a35c:	f04f 30ff 	mov.w	r0, #4294967295
 800a360:	81a3      	strh	r3, [r4, #12]
 800a362:	e033      	b.n	800a3cc <__swsetup_r+0x98>
 800a364:	0758      	lsls	r0, r3, #29
 800a366:	d512      	bpl.n	800a38e <__swsetup_r+0x5a>
 800a368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a36a:	b141      	cbz	r1, 800a37e <__swsetup_r+0x4a>
 800a36c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a370:	4299      	cmp	r1, r3
 800a372:	d002      	beq.n	800a37a <__swsetup_r+0x46>
 800a374:	4628      	mov	r0, r5
 800a376:	f7fe ff0d 	bl	8009194 <_free_r>
 800a37a:	2300      	movs	r3, #0
 800a37c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a37e:	89a3      	ldrh	r3, [r4, #12]
 800a380:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a384:	81a3      	strh	r3, [r4, #12]
 800a386:	2300      	movs	r3, #0
 800a388:	6063      	str	r3, [r4, #4]
 800a38a:	6923      	ldr	r3, [r4, #16]
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	89a3      	ldrh	r3, [r4, #12]
 800a390:	f043 0308 	orr.w	r3, r3, #8
 800a394:	81a3      	strh	r3, [r4, #12]
 800a396:	6923      	ldr	r3, [r4, #16]
 800a398:	b94b      	cbnz	r3, 800a3ae <__swsetup_r+0x7a>
 800a39a:	89a3      	ldrh	r3, [r4, #12]
 800a39c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a3a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3a4:	d003      	beq.n	800a3ae <__swsetup_r+0x7a>
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f000 f882 	bl	800a4b2 <__smakebuf_r>
 800a3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3b2:	f013 0201 	ands.w	r2, r3, #1
 800a3b6:	d00a      	beq.n	800a3ce <__swsetup_r+0x9a>
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	60a2      	str	r2, [r4, #8]
 800a3bc:	6962      	ldr	r2, [r4, #20]
 800a3be:	4252      	negs	r2, r2
 800a3c0:	61a2      	str	r2, [r4, #24]
 800a3c2:	6922      	ldr	r2, [r4, #16]
 800a3c4:	b942      	cbnz	r2, 800a3d8 <__swsetup_r+0xa4>
 800a3c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3ca:	d1c5      	bne.n	800a358 <__swsetup_r+0x24>
 800a3cc:	bd38      	pop	{r3, r4, r5, pc}
 800a3ce:	0799      	lsls	r1, r3, #30
 800a3d0:	bf58      	it	pl
 800a3d2:	6962      	ldrpl	r2, [r4, #20]
 800a3d4:	60a2      	str	r2, [r4, #8]
 800a3d6:	e7f4      	b.n	800a3c2 <__swsetup_r+0x8e>
 800a3d8:	2000      	movs	r0, #0
 800a3da:	e7f7      	b.n	800a3cc <__swsetup_r+0x98>
 800a3dc:	20000028 	.word	0x20000028

0800a3e0 <_raise_r>:
 800a3e0:	291f      	cmp	r1, #31
 800a3e2:	b538      	push	{r3, r4, r5, lr}
 800a3e4:	4605      	mov	r5, r0
 800a3e6:	460c      	mov	r4, r1
 800a3e8:	d904      	bls.n	800a3f4 <_raise_r+0x14>
 800a3ea:	2316      	movs	r3, #22
 800a3ec:	6003      	str	r3, [r0, #0]
 800a3ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3f6:	b112      	cbz	r2, 800a3fe <_raise_r+0x1e>
 800a3f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3fc:	b94b      	cbnz	r3, 800a412 <_raise_r+0x32>
 800a3fe:	4628      	mov	r0, r5
 800a400:	f000 f830 	bl	800a464 <_getpid_r>
 800a404:	4622      	mov	r2, r4
 800a406:	4601      	mov	r1, r0
 800a408:	4628      	mov	r0, r5
 800a40a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a40e:	f000 b817 	b.w	800a440 <_kill_r>
 800a412:	2b01      	cmp	r3, #1
 800a414:	d00a      	beq.n	800a42c <_raise_r+0x4c>
 800a416:	1c59      	adds	r1, r3, #1
 800a418:	d103      	bne.n	800a422 <_raise_r+0x42>
 800a41a:	2316      	movs	r3, #22
 800a41c:	6003      	str	r3, [r0, #0]
 800a41e:	2001      	movs	r0, #1
 800a420:	e7e7      	b.n	800a3f2 <_raise_r+0x12>
 800a422:	2100      	movs	r1, #0
 800a424:	4620      	mov	r0, r4
 800a426:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a42a:	4798      	blx	r3
 800a42c:	2000      	movs	r0, #0
 800a42e:	e7e0      	b.n	800a3f2 <_raise_r+0x12>

0800a430 <raise>:
 800a430:	4b02      	ldr	r3, [pc, #8]	@ (800a43c <raise+0xc>)
 800a432:	4601      	mov	r1, r0
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	f7ff bfd3 	b.w	800a3e0 <_raise_r>
 800a43a:	bf00      	nop
 800a43c:	20000028 	.word	0x20000028

0800a440 <_kill_r>:
 800a440:	b538      	push	{r3, r4, r5, lr}
 800a442:	2300      	movs	r3, #0
 800a444:	4d06      	ldr	r5, [pc, #24]	@ (800a460 <_kill_r+0x20>)
 800a446:	4604      	mov	r4, r0
 800a448:	4608      	mov	r0, r1
 800a44a:	4611      	mov	r1, r2
 800a44c:	602b      	str	r3, [r5, #0]
 800a44e:	f7f9 fb47 	bl	8003ae0 <_kill>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	d102      	bne.n	800a45c <_kill_r+0x1c>
 800a456:	682b      	ldr	r3, [r5, #0]
 800a458:	b103      	cbz	r3, 800a45c <_kill_r+0x1c>
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	bd38      	pop	{r3, r4, r5, pc}
 800a45e:	bf00      	nop
 800a460:	20000d14 	.word	0x20000d14

0800a464 <_getpid_r>:
 800a464:	f7f9 bb34 	b.w	8003ad0 <_getpid>

0800a468 <__swhatbuf_r>:
 800a468:	b570      	push	{r4, r5, r6, lr}
 800a46a:	460c      	mov	r4, r1
 800a46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a470:	b096      	sub	sp, #88	@ 0x58
 800a472:	4615      	mov	r5, r2
 800a474:	2900      	cmp	r1, #0
 800a476:	461e      	mov	r6, r3
 800a478:	da0c      	bge.n	800a494 <__swhatbuf_r+0x2c>
 800a47a:	89a3      	ldrh	r3, [r4, #12]
 800a47c:	2100      	movs	r1, #0
 800a47e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a482:	bf14      	ite	ne
 800a484:	2340      	movne	r3, #64	@ 0x40
 800a486:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a48a:	2000      	movs	r0, #0
 800a48c:	6031      	str	r1, [r6, #0]
 800a48e:	602b      	str	r3, [r5, #0]
 800a490:	b016      	add	sp, #88	@ 0x58
 800a492:	bd70      	pop	{r4, r5, r6, pc}
 800a494:	466a      	mov	r2, sp
 800a496:	f000 f849 	bl	800a52c <_fstat_r>
 800a49a:	2800      	cmp	r0, #0
 800a49c:	dbed      	blt.n	800a47a <__swhatbuf_r+0x12>
 800a49e:	9901      	ldr	r1, [sp, #4]
 800a4a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a4a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a4a8:	4259      	negs	r1, r3
 800a4aa:	4159      	adcs	r1, r3
 800a4ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4b0:	e7eb      	b.n	800a48a <__swhatbuf_r+0x22>

0800a4b2 <__smakebuf_r>:
 800a4b2:	898b      	ldrh	r3, [r1, #12]
 800a4b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4b6:	079d      	lsls	r5, r3, #30
 800a4b8:	4606      	mov	r6, r0
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	d507      	bpl.n	800a4ce <__smakebuf_r+0x1c>
 800a4be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4c2:	6023      	str	r3, [r4, #0]
 800a4c4:	6123      	str	r3, [r4, #16]
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	6163      	str	r3, [r4, #20]
 800a4ca:	b003      	add	sp, #12
 800a4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ce:	ab01      	add	r3, sp, #4
 800a4d0:	466a      	mov	r2, sp
 800a4d2:	f7ff ffc9 	bl	800a468 <__swhatbuf_r>
 800a4d6:	9f00      	ldr	r7, [sp, #0]
 800a4d8:	4605      	mov	r5, r0
 800a4da:	4630      	mov	r0, r6
 800a4dc:	4639      	mov	r1, r7
 800a4de:	f7fe fecd 	bl	800927c <_malloc_r>
 800a4e2:	b948      	cbnz	r0, 800a4f8 <__smakebuf_r+0x46>
 800a4e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e8:	059a      	lsls	r2, r3, #22
 800a4ea:	d4ee      	bmi.n	800a4ca <__smakebuf_r+0x18>
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	f043 0302 	orr.w	r3, r3, #2
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	e7e2      	b.n	800a4be <__smakebuf_r+0xc>
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	6020      	str	r0, [r4, #0]
 800a4fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a500:	81a3      	strh	r3, [r4, #12]
 800a502:	9b01      	ldr	r3, [sp, #4]
 800a504:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a508:	b15b      	cbz	r3, 800a522 <__smakebuf_r+0x70>
 800a50a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a50e:	4630      	mov	r0, r6
 800a510:	f000 f81e 	bl	800a550 <_isatty_r>
 800a514:	b128      	cbz	r0, 800a522 <__smakebuf_r+0x70>
 800a516:	89a3      	ldrh	r3, [r4, #12]
 800a518:	f023 0303 	bic.w	r3, r3, #3
 800a51c:	f043 0301 	orr.w	r3, r3, #1
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	89a3      	ldrh	r3, [r4, #12]
 800a524:	431d      	orrs	r5, r3
 800a526:	81a5      	strh	r5, [r4, #12]
 800a528:	e7cf      	b.n	800a4ca <__smakebuf_r+0x18>
	...

0800a52c <_fstat_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	2300      	movs	r3, #0
 800a530:	4d06      	ldr	r5, [pc, #24]	@ (800a54c <_fstat_r+0x20>)
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	4611      	mov	r1, r2
 800a538:	602b      	str	r3, [r5, #0]
 800a53a:	f7f9 fb31 	bl	8003ba0 <_fstat>
 800a53e:	1c43      	adds	r3, r0, #1
 800a540:	d102      	bne.n	800a548 <_fstat_r+0x1c>
 800a542:	682b      	ldr	r3, [r5, #0]
 800a544:	b103      	cbz	r3, 800a548 <_fstat_r+0x1c>
 800a546:	6023      	str	r3, [r4, #0]
 800a548:	bd38      	pop	{r3, r4, r5, pc}
 800a54a:	bf00      	nop
 800a54c:	20000d14 	.word	0x20000d14

0800a550 <_isatty_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	2300      	movs	r3, #0
 800a554:	4d05      	ldr	r5, [pc, #20]	@ (800a56c <_isatty_r+0x1c>)
 800a556:	4604      	mov	r4, r0
 800a558:	4608      	mov	r0, r1
 800a55a:	602b      	str	r3, [r5, #0]
 800a55c:	f7f9 fb30 	bl	8003bc0 <_isatty>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	d102      	bne.n	800a56a <_isatty_r+0x1a>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	b103      	cbz	r3, 800a56a <_isatty_r+0x1a>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	20000d14 	.word	0x20000d14

0800a570 <_init>:
 800a570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a572:	bf00      	nop
 800a574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a576:	bc08      	pop	{r3}
 800a578:	469e      	mov	lr, r3
 800a57a:	4770      	bx	lr

0800a57c <_fini>:
 800a57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57e:	bf00      	nop
 800a580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a582:	bc08      	pop	{r3}
 800a584:	469e      	mov	lr, r3
 800a586:	4770      	bx	lr
