

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3'
================================================================
* Date:           Thu May 29 09:36:40 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    162|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_97_p2                        |         +|   0|  0|  39|          32|           1|
    |t_14_fu_88_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln300_fu_83_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln309_fu_103_p2              |      icmp|   0|  0|  39|          32|           2|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 162|         131|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |eo_fu_34                 |   9|          2|   32|         64|
    |i_16_fu_38               |   9|          2|   32|         64|
    |inter2_blk_n             |   9|          2|    1|          2|
    |mvOut_m_buffer_9_blk_n   |   9|          2|    1|          2|
    |t_fu_42                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  101|        202|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |eo_fu_34                 |  32|   0|   32|          0|
    |i_16_fu_38               |  32|   0|   32|          0|
    |icmp_ln309_reg_171       |   1|   0|    1|          0|
    |t_fu_42                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 101|   0|  101|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3|  return value|
|mvOut_m_buffer_9_dout            |   in|   32|     ap_fifo|                                                   mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_num_data_valid  |   in|    3|     ap_fifo|                                                   mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_fifo_cap        |   in|    3|     ap_fifo|                                                   mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_empty_n         |   in|    1|     ap_fifo|                                                   mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_read            |  out|    1|     ap_fifo|                                                   mvOut_m_buffer_9|       pointer|
|inter2_din                       |  out|   64|     ap_fifo|                                                             inter2|       pointer|
|inter2_num_data_valid            |   in|    3|     ap_fifo|                                                             inter2|       pointer|
|inter2_fifo_cap                  |   in|    3|     ap_fifo|                                                             inter2|       pointer|
|inter2_full_n                    |   in|    1|     ap_fifo|                                                             inter2|       pointer|
|inter2_write                     |  out|    1|     ap_fifo|                                                             inter2|       pointer|
|totalIters                       |   in|   32|     ap_none|                                                         totalIters|        scalar|
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%eo = alloca i32 1" [../streamtools.h:299->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 5 'alloca' 'eo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1" [../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 6 'alloca' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mvOut_m_buffer_9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters"   --->   Operation 10 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 0, i32 %t" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 11 'store' 'store_ln300' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i_16" [../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 12 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln299 = store i32 0, i32 %eo" [../streamtools.h:299->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 13 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i.i49"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_13 = load i32 %t" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 15 'load' 't_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln300 = icmp_eq  i32 %t_13, i32 %totalIters_read" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 16 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%t_14 = add i32 %t_13, i32 1" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 17 'add' 't_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body28.i.i49.split, void %_ZN25WidthAdjustedOutputStreamILj32ELj64ELj1568EED2Ev.exit.loopexit.exitStub.exitStub" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 18 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_16_load = load i32 %i_16" [../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 19 'load' 'i_16_load' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i = add i32 %i_16_load, i32 1" [../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 20 'add' 'i' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln309 = icmp_eq  i32 %i, i32 2" [../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 21 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.body28.i.i49.split.for.inc36.i.i54_crit_edge, void %if.then34.i.i50" [../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 22 'br' 'br_ln309' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 %i, i32 %i_16" [../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 23 'store' 'store_ln298' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br void %for.inc36.i.i54" [../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i_16" [../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 25 'store' 'store_ln298' <Predicate = (!icmp_ln300 & icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 %t_14, i32 %t" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 26 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%eo_load = load i32 %eo" [../streamtools.h:305->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 27 'load' 'eo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:301->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 28 'specpipeline' 'specpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 29 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%ei = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mvOut_m_buffer_9" [../streamtools.h:303->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 30 'read' 'ei' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eo_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ei, i32 %eo_load" [../streamtools.h:305->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 31 'bitconcatenate' 'eo_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %inter2, i64 %eo_6" [../streamtools.h:311->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 32 'write' 'write_ln311' <Predicate = (icmp_ln309)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.inc36.i.i54" [../streamtools.h:312->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 33 'br' 'br_ln312' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln299 = store i32 %ei, i32 %eo" [../streamtools.h:299->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 34 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body28.i.i49" [../streamtools.h:300->../streamtools.h:754->../convlayer.h:122->../top.cpp:130]   --->   Operation 35 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ totalIters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mvOut_m_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eo                 (alloca        ) [ 0111]
i_16               (alloca        ) [ 0110]
t                  (alloca        ) [ 0110]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
totalIters_read    (read          ) [ 0110]
store_ln300        (store         ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln0             (br            ) [ 0000]
t_13               (load          ) [ 0000]
icmp_ln300         (icmp          ) [ 0110]
t_14               (add           ) [ 0000]
br_ln300           (br            ) [ 0000]
i_16_load          (load          ) [ 0000]
i                  (add           ) [ 0000]
icmp_ln309         (icmp          ) [ 0111]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln300        (store         ) [ 0000]
eo_load            (load          ) [ 0000]
specpipeline_ln301 (specpipeline  ) [ 0000]
specloopname_ln300 (specloopname  ) [ 0000]
ei                 (read          ) [ 0000]
eo_6               (bitconcatenate) [ 0000]
write_ln311        (write         ) [ 0000]
br_ln312           (br            ) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln300           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="totalIters">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIters"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mvOut_m_buffer_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvOut_m_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="eo_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eo/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_16_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="totalIters_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="totalIters_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ei_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln311_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln300_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln298_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln299_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="t_13_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_13/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln300_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="t_14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_14/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_16_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln309_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln298_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln298_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln300_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="eo_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eo_load/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="eo_6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_6/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln299_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="eo_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eo "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_16_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="156" class="1005" name="t_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="163" class="1005" name="totalIters_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln309_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="80" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="97" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="88" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="140"><net_src comp="52" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="34" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="151"><net_src comp="38" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="159"><net_src comp="42" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="166"><net_src comp="46" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="174"><net_src comp="103" pin="2"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mvOut_m_buffer_9 | {}
	Port: inter2 | {3 }
 - Input state : 
	Port: DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 : totalIters | {1 }
	Port: DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 : mvOut_m_buffer_9 | {3 }
	Port: DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 : inter2 | {}
  - Chain level:
	State 1
		store_ln300 : 1
		store_ln298 : 1
		store_ln299 : 1
	State 2
		icmp_ln300 : 1
		t_14 : 1
		br_ln300 : 2
		i : 1
		icmp_ln309 : 2
		br_ln309 : 3
		store_ln298 : 2
		store_ln300 : 2
	State 3
		write_ln311 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln300_fu_83      |    0    |    39   |
|          |      icmp_ln309_fu_103     |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |         t_14_fu_88         |    0    |    39   |
|          |           i_fu_97          |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   | totalIters_read_read_fu_46 |    0    |    0    |
|          |        ei_read_fu_52       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln311_write_fu_58  |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         eo_6_fu_127        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   156   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       eo_reg_141      |   32   |
|      i_16_reg_148     |   32   |
|   icmp_ln309_reg_171  |    1   |
|       t_reg_156       |   32   |
|totalIters_read_reg_163|   32   |
+-----------------------+--------+
|         Total         |   129  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   156  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   129  |    -   |
+-----------+--------+--------+
|   Total   |   129  |   156  |
+-----------+--------+--------+
