{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 21:16:08 2024 " "Info: Processing started: Thu May 09 21:16:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off prog_cnt -c prog_cnt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off prog_cnt -c prog_cnt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register cnt\[6\] register cnt\[6\] 297.71 MHz 3.359 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 297.71 MHz between source register \"cnt\[6\]\" and destination register \"cnt\[6\]\" (period= 3.359 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.145 ns + Longest register register " "Info: + Longest register to register delay is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[6\] 1 REG LCFF_X6_Y32_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.150 ns) 1.595 ns Mux4~0 2 COMB LCCOMB_X8_Y32_N20 1 " "Info: 2: + IC(1.445 ns) + CELL(0.150 ns) = 1.595 ns; Loc. = LCCOMB_X8_Y32_N20; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { cnt[6] Mux4~0 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.416 ns) 2.668 ns Mux4~1 3 COMB LCCOMB_X6_Y32_N18 2 " "Info: 3: + IC(0.657 ns) + CELL(0.416 ns) = 2.668 ns; Loc. = LCCOMB_X6_Y32_N18; Fanout = 2; COMB Node = 'Mux4~1'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 3.061 ns cnt\[6\]~feeder 4 COMB LCCOMB_X6_Y32_N16 1 " "Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 3.061 ns; Loc. = LCCOMB_X6_Y32_N16; Fanout = 1; COMB Node = 'cnt\[6\]~feeder'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux4~1 cnt[6]~feeder } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.145 ns cnt\[6\] 5 REG LCFF_X6_Y32_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.145 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 25.41 % ) " "Info: Total cell delay = 0.799 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 74.59 % ) " "Info: Total interconnect delay = 2.346 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { cnt[6] Mux4~0 Mux4~1 cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { cnt[6] {} Mux4~0 {} Mux4~1 {} cnt[6]~feeder {} cnt[6] {} } { 0.000ns 1.445ns 0.657ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.416ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns cnt\[6\] 3 REG LCFF_X6_Y32_N17 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns cnt\[6\] 3 REG LCFF_X6_Y32_N17 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { cnt[6] Mux4~0 Mux4~1 cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { cnt[6] {} Mux4~0 {} Mux4~1 {} cnt[6]~feeder {} cnt[6] {} } { 0.000ns 1.445ns 0.657ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.416ns 0.149ns 0.084ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[6\] pc_ctrl\[1\] clk_in 6.313 ns register " "Info: tsu for register \"cnt\[6\]\" (data pin = \"pc_ctrl\[1\]\", clock pin = \"clk_in\") is 6.313 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.030 ns + Longest pin register " "Info: + Longest pin to register delay is 9.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns pc_ctrl\[1\] 1 PIN PIN_H12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 16; PIN Node = 'pc_ctrl\[1\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ctrl[1] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.365 ns) + CELL(0.275 ns) 7.480 ns Mux4~0 2 COMB LCCOMB_X8_Y32_N20 1 " "Info: 2: + IC(6.365 ns) + CELL(0.275 ns) = 7.480 ns; Loc. = LCCOMB_X8_Y32_N20; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { pc_ctrl[1] Mux4~0 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.416 ns) 8.553 ns Mux4~1 3 COMB LCCOMB_X6_Y32_N18 2 " "Info: 3: + IC(0.657 ns) + CELL(0.416 ns) = 8.553 ns; Loc. = LCCOMB_X6_Y32_N18; Fanout = 2; COMB Node = 'Mux4~1'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 8.946 ns cnt\[6\]~feeder 4 COMB LCCOMB_X6_Y32_N16 1 " "Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 8.946 ns; Loc. = LCCOMB_X6_Y32_N16; Fanout = 1; COMB Node = 'cnt\[6\]~feeder'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux4~1 cnt[6]~feeder } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.030 ns cnt\[6\] 5 REG LCFF_X6_Y32_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.030 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 19.53 % ) " "Info: Total cell delay = 1.764 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.266 ns ( 80.47 % ) " "Info: Total interconnect delay = 7.266 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.030 ns" { pc_ctrl[1] Mux4~0 Mux4~1 cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.030 ns" { pc_ctrl[1] {} pc_ctrl[1]~combout {} Mux4~0 {} Mux4~1 {} cnt[6]~feeder {} cnt[6] {} } { 0.000ns 0.000ns 6.365ns 0.657ns 0.244ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.416ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns cnt\[6\] 3 REG LCFF_X6_Y32_N17 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X6_Y32_N17; Fanout = 4; REG Node = 'cnt\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.030 ns" { pc_ctrl[1] Mux4~0 Mux4~1 cnt[6]~feeder cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.030 ns" { pc_ctrl[1] {} pc_ctrl[1]~combout {} Mux4~0 {} Mux4~1 {} cnt[6]~feeder {} cnt[6] {} } { 0.000ns 0.000ns 6.365ns 0.657ns 0.244ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.416ns 0.149ns 0.084ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_in clk_in~clkctrl cnt[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in next_pc_out\[5\] cnt\[2\] 9.354 ns register " "Info: tco from clock \"clk_in\" to destination pin \"next_pc_out\[5\]\" through register \"cnt\[2\]\" is 9.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns cnt\[2\] 3 REG LCFF_X8_Y32_N29 4 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X8_Y32_N29; Fanout = 4; REG Node = 'cnt\[2\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_in~clkctrl cnt[2] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_in clk_in~clkctrl cnt[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[2] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.421 ns + Longest register pin " "Info: + Longest register to pin delay is 6.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[2\] 1 REG LCFF_X8_Y32_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y32_N29; Fanout = 4; REG Node = 'cnt\[2\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[2] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.485 ns) 0.982 ns Add0~5 2 COMB LCCOMB_X7_Y32_N14 2 " "Info: 2: + IC(0.497 ns) + CELL(0.485 ns) = 0.982 ns; Loc. = LCCOMB_X7_Y32_N14; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { cnt[2] Add0~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.053 ns Add0~7 3 COMB LCCOMB_X7_Y32_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.053 ns; Loc. = LCCOMB_X7_Y32_N16; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.124 ns Add0~9 4 COMB LCCOMB_X7_Y32_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.124 ns; Loc. = LCCOMB_X7_Y32_N18; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.534 ns Add0~10 5 COMB LCCOMB_X7_Y32_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.534 ns; Loc. = LCCOMB_X7_Y32_N20; Fanout = 1; COMB Node = 'Add0~10'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~9 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 2.253 ns Mux5~1 6 COMB LCCOMB_X8_Y32_N10 2 " "Info: 6: + IC(0.444 ns) + CELL(0.275 ns) = 2.253 ns; Loc. = LCCOMB_X8_Y32_N10; Fanout = 2; COMB Node = 'Mux5~1'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { Add0~10 Mux5~1 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(2.778 ns) 6.421 ns next_pc_out\[5\] 7 PIN PIN_H11 0 " "Info: 7: + IC(1.390 ns) + CELL(2.778 ns) = 6.421 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'next_pc_out\[5\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.168 ns" { Mux5~1 next_pc_out[5] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.090 ns ( 63.70 % ) " "Info: Total cell delay = 4.090 ns ( 63.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.331 ns ( 36.30 % ) " "Info: Total interconnect delay = 2.331 ns ( 36.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { cnt[2] Add0~5 Add0~7 Add0~9 Add0~10 Mux5~1 next_pc_out[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { cnt[2] {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~10 {} Mux5~1 {} next_pc_out[5] {} } { 0.000ns 0.497ns 0.000ns 0.000ns 0.000ns 0.444ns 1.390ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.410ns 0.275ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_in clk_in~clkctrl cnt[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[2] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.421 ns" { cnt[2] Add0~5 Add0~7 Add0~9 Add0~10 Mux5~1 next_pc_out[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.421 ns" { cnt[2] {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~10 {} Mux5~1 {} next_pc_out[5] {} } { 0.000ns 0.497ns 0.000ns 0.000ns 0.000ns 0.444ns 1.390ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.410ns 0.275ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pc_ctrl\[1\] next_pc_out\[5\] 12.086 ns Longest " "Info: Longest tpd from source pin \"pc_ctrl\[1\]\" to destination pin \"next_pc_out\[5\]\" is 12.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns pc_ctrl\[1\] 1 PIN PIN_H12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 16; PIN Node = 'pc_ctrl\[1\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ctrl[1] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.998 ns) + CELL(0.413 ns) 7.251 ns Mux5~0 2 COMB LCCOMB_X8_Y32_N8 1 " "Info: 2: + IC(5.998 ns) + CELL(0.413 ns) = 7.251 ns; Loc. = LCCOMB_X8_Y32_N8; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { pc_ctrl[1] Mux5~0 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 7.918 ns Mux5~1 3 COMB LCCOMB_X8_Y32_N10 2 " "Info: 3: + IC(0.247 ns) + CELL(0.420 ns) = 7.918 ns; Loc. = LCCOMB_X8_Y32_N10; Fanout = 2; COMB Node = 'Mux5~1'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Mux5~0 Mux5~1 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(2.778 ns) 12.086 ns next_pc_out\[5\] 4 PIN PIN_H11 0 " "Info: 4: + IC(1.390 ns) + CELL(2.778 ns) = 12.086 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'next_pc_out\[5\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.168 ns" { Mux5~1 next_pc_out[5] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.451 ns ( 36.83 % ) " "Info: Total cell delay = 4.451 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.635 ns ( 63.17 % ) " "Info: Total interconnect delay = 7.635 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.086 ns" { pc_ctrl[1] Mux5~0 Mux5~1 next_pc_out[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.086 ns" { pc_ctrl[1] {} pc_ctrl[1]~combout {} Mux5~0 {} Mux5~1 {} next_pc_out[5] {} } { 0.000ns 0.000ns 5.998ns 0.247ns 1.390ns } { 0.000ns 0.840ns 0.413ns 0.420ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cnt\[0\] pc_ctrl\[0\] clk_in 0.296 ns register " "Info: th for register \"cnt\[0\]\" (data pin = \"pc_ctrl\[0\]\", clock pin = \"clk_in\") is 0.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns cnt\[0\] 3 REG LCFF_X7_Y32_N9 4 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X7_Y32_N9; Fanout = 4; REG Node = 'cnt\[0\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.652 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns pc_ctrl\[0\] 1 PIN PIN_D13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 17; PIN Node = 'pc_ctrl\[0\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ctrl[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.150 ns) 2.568 ns Mux10~1 2 COMB LCCOMB_X7_Y32_N8 2 " "Info: 2: + IC(1.439 ns) + CELL(0.150 ns) = 2.568 ns; Loc. = LCCOMB_X7_Y32_N8; Fanout = 2; COMB Node = 'Mux10~1'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { pc_ctrl[0] Mux10~1 } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.652 ns cnt\[0\] 3 REG LCFF_X7_Y32_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.652 ns; Loc. = LCFF_X7_Y32_N9; Fanout = 4; REG Node = 'cnt\[0\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux10~1 cnt[0] } "NODE_NAME" } } { "prog_cnt.vhd" "" { Text "C:/Users/User/Downloads/VHDL_TP2-main/prog_cnt/prog_cnt.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 45.74 % ) " "Info: Total cell delay = 1.213 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 54.26 % ) " "Info: Total interconnect delay = 1.439 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { pc_ctrl[0] Mux10~1 cnt[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { pc_ctrl[0] {} pc_ctrl[0]~combout {} Mux10~1 {} cnt[0] {} } { 0.000ns 0.000ns 1.439ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { pc_ctrl[0] Mux10~1 cnt[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { pc_ctrl[0] {} pc_ctrl[0]~combout {} Mux10~1 {} cnt[0] {} } { 0.000ns 0.000ns 1.439ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 21:16:08 2024 " "Info: Processing ended: Thu May 09 21:16:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
