Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb 27 15:27:29 2025
| Host         : martin-desktop running 64-bit ArcoLinux
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.025       -2.704                      3                 3671        0.058        0.000                      0                 3671        1.845        0.000                       0                  1750  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
adc_clk                                  {0.000 4.000}        8.000           125.000         
  clk_fb                                 {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x                         {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p                         {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x                         {0.000 2.000}        4.000           250.000         
system_wrapper_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_125_system_clk_wiz_0_0             {0.000 4.000}        8.000           125.000         
  clk_62_5_system_clk_wiz_0_0            {0.000 8.000}        16.000          62.500          
  clkfbout_system_clk_wiz_0_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
  pll_dac_clk_1x                                                                                                                                                                           5.845        0.000                       0                    18  
  pll_dac_clk_2p                                                                                                                                                                           1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                                           1.845        0.000                       0                     3  
system_wrapper_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_125_system_clk_wiz_0_0                  -0.872       -1.680                      2                 2390        0.058        0.000                      0                 2390        3.020        0.000                       0                  1302  
  clk_62_5_system_clk_wiz_0_0                 10.690        0.000                      0                  793        0.104        0.000                      0                  793        7.020        0.000                       0                   417  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125_system_clk_wiz_0_0   pll_dac_clk_1x                    -1.025       -1.025                      1                   28        0.524        0.000                      0                   28  
clk_62_5_system_clk_wiz_0_0  clk_125_system_clk_wiz_0_0         1.379        0.000                      0                  668        0.123        0.000                      0                  668  
clk_125_system_clk_wiz_0_0   clk_62_5_system_clk_wiz_0_0        2.560        0.000                      0                  373        0.139        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_dac_clk_1x/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_wiz_0_0
  To Clock:  clk_125_system_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.872ns,  Total Violation       -1.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.001ns (11.463%)  route 7.731ns (88.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 5.242 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.724    -2.140    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -1.258 r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           7.731     6.474    system_wrapper_i/generate_top_0/waveform_val_2[6]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     6.593 r  system_wrapper_i/generate_top_0/dac_val_2[6]_INST_0/O
                         net (fo=2, routed)           0.000     6.593    system_wrapper_i/AXI_HP_top_0/inst/axi_control/data_osc2[6]
    SLICE_X9Y49          FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.508     5.242    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X9Y49          FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[6]/C
                         clock pessimism              0.517     5.759    
                         clock uncertainty           -0.069     5.690    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.031     5.721    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.721    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.808ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.580ns (6.727%)  route 8.042ns (93.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns = ( 5.231 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          7.564     5.822    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  system_wrapper_i/generate_top_0/dac_val_2[2]_INST_0/O
                         net (fo=2, routed)           0.478     6.424    system_wrapper_i/AXI_HP_top_0/inst/axi_control/data_osc2[2]
    SLICE_X9Y50          FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.498     5.231    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X9Y50          FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[2]/C
                         clock pessimism              0.517     5.748    
                         clock uncertainty           -0.069     5.679    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)       -0.062     5.617    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc2_fifo_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.617    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.606ns (8.087%)  route 6.887ns (91.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 5.219 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          6.299     4.557    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.150     4.707 r  system_wrapper_i/generate_top_0/dac_val_1[14]_INST_0/O
                         net (fo=2, routed)           0.588     5.295    system_wrapper_i/AXI_HP_top_0/inst/axi_control/data_osc1[14]
    SLICE_X24Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.486     5.219    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X24Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[14]/C
                         clock pessimism              0.417     5.636    
                         clock uncertainty           -0.069     5.566    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)       -0.230     5.336    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[14]
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 0.580ns (7.781%)  route 6.874ns (92.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 5.219 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          6.299     4.557    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.681 r  system_wrapper_i/generate_top_0/dac_val_1[10]_INST_0/O
                         net (fo=2, routed)           0.575     5.256    system_wrapper_i/AXI_HP_top_0/inst/axi_control/data_osc1[10]
    SLICE_X24Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.486     5.219    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X24Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[10]/C
                         clock pessimism              0.417     5.636    
                         clock uncertainty           -0.069     5.566    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)       -0.031     5.535    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[10]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.606ns (9.012%)  route 6.119ns (90.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 5.223 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          5.719     3.977    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.150     4.127 r  system_wrapper_i/generate_top_0/dac_val_1[15]_INST_0/O
                         net (fo=2, routed)           0.400     4.527    system_wrapper_i/AXI_HP_top_0/inst/axi_control/data_osc1[15]
    SLICE_X26Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.490     5.223    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[15]/C
                         clock pessimism              0.417     5.640    
                         clock uncertainty           -0.069     5.570    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)       -0.263     5.307    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[15]
  -------------------------------------------------------------------
                         required time                          5.307    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.445ns (21.688%)  route 5.218ns (78.312%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.681    -2.183    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X13Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.727 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.755    -0.972    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.848 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.456    -0.392    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    -0.268 f  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.753     0.485    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.117     0.602 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     1.464    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     1.812 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     2.545    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     2.669 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     3.476    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     3.628 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     4.480    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDSE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDSE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDSE (Setup_fdse_C_CE)      -0.393     5.333    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.445ns (21.688%)  route 5.218ns (78.312%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.681    -2.183    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X13Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.727 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.755    -0.972    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.848 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.456    -0.392    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    -0.268 f  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.753     0.485    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.117     0.602 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     1.464    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     1.812 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     2.545    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     2.669 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     3.476    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     3.628 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     4.480    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.393     5.333    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.445ns (21.688%)  route 5.218ns (78.312%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.681    -2.183    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X13Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.727 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.755    -0.972    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.848 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.456    -0.392    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    -0.268 f  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.753     0.485    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.117     0.602 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     1.464    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     1.812 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     2.545    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     2.669 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     3.476    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     3.628 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     4.480    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.393     5.333    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.445ns (21.974%)  route 5.131ns (78.026%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.681    -2.183    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X13Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.727 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.755    -0.972    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.848 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.456    -0.392    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    -0.268 f  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.753     0.485    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.117     0.602 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     1.464    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     1.812 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     2.545    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     2.669 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     3.476    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     3.628 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     4.393    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/C
                         clock pessimism              0.517     5.797    
                         clock uncertainty           -0.069     5.728    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     5.299    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.445ns (21.974%)  route 5.131ns (78.026%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.681    -2.183    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X13Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.727 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.755    -0.972    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.848 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.456    -0.392    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    -0.268 f  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.753     0.485    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.117     0.602 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     1.464    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     1.812 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     2.545    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     2.669 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     3.476    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     3.628 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     4.393    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/C
                         clock pessimism              0.517     5.797    
                         clock uncertainty           -0.069     5.728    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     5.299    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.567    -0.757    system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y2           FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=1, routed)           0.158    -0.458    system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_0[1]
    RAMB36_X0Y0          RAMB36E1                                     r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.877    -1.136    system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y0          RAMB36E1                                     r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.437    -0.698    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.515    system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.937%)  route 0.214ns (59.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.564    -0.760    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y56          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.148    -0.612 r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=2, routed)           0.214    -0.398    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.875    -1.138    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.436    -0.701    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.458    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.863%)  route 0.214ns (59.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.564    -0.760    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y56          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.148    -0.612 r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=2, routed)           0.214    -0.398    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.875    -1.138    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.436    -0.701    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242    -0.459    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.566    -0.758    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X7Y45          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.617 r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.561    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X6Y45          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.834    -1.179    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y45          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.434    -0.745    
    SLICE_X6Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.628    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.873%)  route 0.257ns (55.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.565    -0.759    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X8Y52          FDRE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.595 r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data_reg[8]/Q
                         net (fo=1, routed)           0.257    -0.338    system_wrapper_i/AXI_HP_top_0/inst/axi_control/osc1_fifo_data[8]
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data[8]_i_1_n_0
    SLICE_X8Y48          FDSE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.835    -1.178    system_wrapper_i/AXI_HP_top_0/inst/axi_control/m_axi_aclk
    SLICE_X8Y48          FDSE                                         r  system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data_reg[8]/C
                         clock pessimism              0.690    -0.488    
    SLICE_X8Y48          FDSE (Hold_fdse_C_D)         0.121    -0.367    system_wrapper_i/AXI_HP_top_0/inst/axi_control/sel_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.891%)  route 0.205ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.590 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.205    -0.384    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X3Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.010    -0.460    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.177%)  route 0.230ns (60.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.564    -0.760    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y55          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.612 r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/Q
                         net (fo=2, routed)           0.230    -0.382    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.875    -1.138    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.436    -0.701    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242    -0.459    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.795%)  route 0.167ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.565    -0.759    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X7Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[17]/Q
                         net (fo=1, routed)           0.167    -0.451    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X8Y38          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.832    -1.181    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.456    -0.725    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.542    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.336%)  route 0.248ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.138ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.564    -0.760    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y56          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.148    -0.612 r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=2, routed)           0.248    -0.363    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.875    -1.138    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.436    -0.701    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.458    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.894%)  route 0.173ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.582    -0.742    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X2Y37          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_wrapper_i/reg_ctrl_top_0/inst/reg_rd_data_reg[8]/Q
                         net (fo=1, routed)           0.173    -0.428    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X0Y38          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.849    -1.164    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y38          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.456    -0.708    
    SLICE_X0Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.525    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9      system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9      system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10     system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10     system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_wrapper_i/AXI_HP_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y55      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y55      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y59      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y62      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y62      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y62      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y62      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y53      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y53      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y53      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y55      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y55      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y36      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_wiz_0_0
  To Clock:  clk_62_5_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.690ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.481ns (29.639%)  route 3.516ns (70.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          2.125     2.898    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.169    13.588    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 10.690    

Slack (MET) :             10.690ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.481ns (29.639%)  route 3.516ns (70.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          2.125     2.898    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.169    13.588    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 10.690    

Slack (MET) :             10.690ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.481ns (29.639%)  route 3.516ns (70.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          2.125     2.898    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.169    13.588    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[43]
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 10.690    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.481ns (30.806%)  route 3.327ns (69.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.935     2.708    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.552    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.481ns (30.806%)  route 3.327ns (69.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.935     2.708    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.552    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.481ns (30.806%)  route 3.327ns (69.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.935     2.708    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.552    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.481ns (30.806%)  route 3.327ns (69.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 13.281 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.935     2.708    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.547    13.281    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism              0.553    13.834    
                         clock uncertainty           -0.077    13.757    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.552    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         13.552    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             11.133ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.481ns (33.011%)  route 3.005ns (66.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.614     2.387    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism              0.517    13.802    
                         clock uncertainty           -0.077    13.725    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.520    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 11.133    

Slack (MET) :             11.133ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.481ns (33.011%)  route 3.005ns (66.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.614     2.387    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism              0.517    13.802    
                         clock uncertainty           -0.077    13.725    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.520    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 11.133    

Slack (MET) :             11.133ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.481ns (33.011%)  route 3.005ns (66.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.391     0.649    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124     0.773 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.614     2.387    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.517    13.802    
                         clock uncertainty           -0.077    13.725    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    13.520    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 11.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.583    -0.741    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y56          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[9]/Q
                         net (fo=1, routed)           0.052    -0.548    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[9]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.503 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[9]
    SLICE_X4Y56          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X4Y56          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.433    -0.728    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.121    -0.607    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.563    -0.761    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.566    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[20]
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.521 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[20]
    SLICE_X6Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.832    -1.181    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism              0.433    -0.748    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.121    -0.627    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.544    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg_n_0_[29]
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.499 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[29]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.851    -1.162    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.434    -0.728    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.120    -0.608    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.561    -0.763    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.556    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X18Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.184    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.421    -0.763    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.075    -0.688    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.561    -0.763    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y38         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.556    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X14Y38         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.184    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y38         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.421    -0.763    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.075    -0.688    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/Q
                         net (fo=1, routed)           0.057    -0.543    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[25]
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.498 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[25]
    SLICE_X2Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.851    -1.162    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism              0.433    -0.729    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.092    -0.637    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.563    -0.761    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.533    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[19]
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.488 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[19]
    SLICE_X6Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.832    -1.181    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                         clock pessimism              0.433    -0.748    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.120    -0.628    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.559    -0.765    system_wrapper_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X17Y36         FDSE                                         r  system_wrapper_i/proc_sys_reset/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.624 f  system_wrapper_i/proc_sys_reset/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087    -0.537    system_wrapper_i/proc_sys_reset/U0/SEQ/Pr_out
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.492 r  system_wrapper_i/proc_sys_reset/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.492    system_wrapper_i/proc_sys_reset/U0/SEQ_n_4
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.187    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.435    -0.752    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.120    -0.632    system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.561    -0.763    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.551    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X18Y39         LUT5 (Prop_lut5_I1_O)        0.045    -0.506 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.506    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X18Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.829    -1.184    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.434    -0.750    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092    -0.658    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.563    -0.761    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y58          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[31]/Q
                         net (fo=1, routed)           0.050    -0.547    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[31]
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.045    -0.502 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[31]
    SLICE_X7Y58          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.832    -1.181    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y58          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism              0.433    -0.748    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.092    -0.656    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_62_5_system_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y1    system_wrapper_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y36      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y39      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X4Y39      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[57]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X3Y42      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[58]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X3Y42      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[59]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X3Y42      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X3Y42      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X3Y42      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[62]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X16Y39     system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X16Y39     system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y58      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y58      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y58      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y58      system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X16Y39     system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X16Y39     system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y36      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[55]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y39      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X4Y39      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[57]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5    system_wrapper_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_wiz_0_0
  To Clock:  pll_dac_clk_1x

Setup :            1  Failing Endpoint ,  Worst Slack       -1.025ns,  Total Violation       -1.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 0.580ns (3.728%)  route 14.978ns (96.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 f  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          7.564     5.822    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124     5.946 f  system_wrapper_i/generate_top_0/dac_val_2[2]_INST_0/O
                         net (fo=2, routed)           7.413    13.360    dac_dat_b[2]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.540    13.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism              0.000    13.430    
                         clock uncertainty           -0.261    13.169    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D1)      -0.834    12.335    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 0.606ns (6.524%)  route 8.683ns (93.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 f  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          6.299     4.557    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.150     4.707 f  system_wrapper_i/generate_top_0/dac_val_1[14]_INST_0/O
                         net (fo=2, routed)           2.384     7.091    dac_dat_a[14]
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.000     9.434    
                         clock uncertainty           -0.261     9.173    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -1.063     8.110    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.606ns (6.930%)  route 8.139ns (93.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          5.719     3.977    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.150     4.127 r  system_wrapper_i/generate_top_0/dac_val_1[15]_INST_0/O
                         net (fo=2, routed)           2.421     6.547    dac_dat_a[15]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181     6.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.000     9.434    
                         clock uncertainty           -0.261     9.173    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.036     8.137    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 0.608ns (5.023%)  route 11.496ns (94.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 13.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 f  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          4.925     3.183    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.152     3.335 f  system_wrapper_i/generate_top_0/dac_val_2[12]_INST_0/O
                         net (fo=2, routed)           6.571     9.906    dac_dat_b[12]
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.535    13.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism              0.000    13.425    
                         clock uncertainty           -0.261    13.164    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_D1)      -1.042    12.122    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 1.034ns (8.601%)  route 10.988ns (91.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 13.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.716    -2.148    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -1.266 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           4.301     3.036    system_wrapper_i/generate_top_0/waveform_val_2[14]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.152     3.188 f  system_wrapper_i/generate_top_0/dac_val_2[14]_INST_0/O
                         net (fo=2, routed)           6.687     9.875    dac_dat_b[14]
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.544    13.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism              0.000    13.434    
                         clock uncertainty           -0.261    13.173    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -1.042    12.131    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.062ns  (logic 0.605ns (5.016%)  route 11.457ns (94.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 13.434 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.666    -2.198    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.742 r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          4.919     3.177    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y49         LUT2 (Prop_lut2_I0_O)        0.149     3.326 r  system_wrapper_i/generate_top_0/dac_val_2[15]_INST_0/O
                         net (fo=2, routed)           6.538     9.864    dac_dat_b[15]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.544    13.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism              0.000    13.434    
                         clock uncertainty           -0.261    13.173    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D1)      -1.042    12.131    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.231ns (5.463%)  route 3.998ns (94.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 5.993 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.182ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.831    -1.182    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.175    -1.007 f  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          3.314     2.307    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X26Y52         LUT2 (Prop_lut2_I0_O)        0.056     2.363 f  system_wrapper_i/generate_top_0/dac_val_1[10]_INST_0/O
                         net (fo=2, routed)           0.684     3.047    dac_dat_a[10]
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     4.401 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     4.842    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     4.893 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     5.390    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.416 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          0.578     5.993    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism              0.000     5.993    
                         clock uncertainty           -0.261     5.732    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -0.404     5.328    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.956ns  (logic 1.001ns (8.372%)  route 10.955ns (91.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 13.425 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.724    -2.140    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -1.258 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           7.731     6.474    system_wrapper_i/generate_top_0/waveform_val_2[6]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     6.593 f  system_wrapper_i/generate_top_0/dac_val_2[6]_INST_0/O
                         net (fo=2, routed)           3.224     9.817    dac_dat_b[6]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.535    13.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism              0.000    13.425    
                         clock uncertainty           -0.261    13.164    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D1)      -1.042    12.122    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 1.006ns (8.322%)  route 11.082ns (91.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.716    -2.148    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    -1.266 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.552     3.287    system_wrapper_i/generate_top_0/waveform_val_2[10]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.411 f  system_wrapper_i/generate_top_0/dac_val_2[10]_INST_0/O
                         net (fo=2, routed)           6.530     9.941    dac_dat_b[10]
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.540    13.430    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism              0.000    13.430    
                         clock uncertainty           -0.261    13.169    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D1)      -0.834    12.335    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.076ns  (logic 1.006ns (8.330%)  route 11.070ns (91.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.724    -2.140    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882    -1.258 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           3.733     2.476    system_wrapper_i/generate_top_0/waveform_val_2[3]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.124     2.600 f  system_wrapper_i/generate_top_0/dac_val_2[3]_INST_0/O
                         net (fo=2, routed)           7.337     9.937    dac_dat_b[3]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.181    10.121    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.540    13.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism              0.000    13.430    
                         clock uncertainty           -0.261    13.169    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D1)      -0.834    12.335    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 0.568ns (6.065%)  route 8.797ns (93.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.537    -2.730    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.468    -2.262 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           3.086     0.824    system_wrapper_i/generate_top_0/waveform_val_2[11]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.100     0.924 f  system_wrapper_i/generate_top_0/dac_val_2[11]_INST_0/O
                         net (fo=2, routed)           5.711     6.635    dac_dat_b[11]
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.759     5.993    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism              0.000     5.993    
                         clock uncertainty            0.261     6.254    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.143     6.111    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           6.635    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        5.231ns  (logic 0.561ns (10.724%)  route 4.670ns (89.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 9.985 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.734ns = ( 5.266 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.532     5.266    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.468     5.734 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.376     8.109    system_wrapper_i/generate_top_0/waveform_val_1[6]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.093     8.202 f  system_wrapper_i/generate_top_0/dac_val_1[6]_INST_0/O
                         net (fo=2, routed)           2.295    10.497    dac_dat_a[6]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     6.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     6.378 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     8.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     8.233 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.751     9.985    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.000     9.985    
                         clock uncertainty            0.261    10.246    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_D2)       -0.317     9.929    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -9.929    
                         arrival time                          10.497    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.568ns (6.009%)  route 8.885ns (93.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    -2.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544    -2.723    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -2.255 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.959     0.705    system_wrapper_i/generate_top_0/waveform_val_2[4]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.100     0.805 f  system_wrapper_i/generate_top_0/dac_val_2[4]_INST_0/O
                         net (fo=2, routed)           5.925     6.730    dac_dat_b[4]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.755     5.989    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism              0.000     5.989    
                         clock uncertainty            0.261     6.250    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_D1)       -0.143     6.107    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -6.107    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 0.564ns (6.069%)  route 8.728ns (93.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.537    -2.730    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468    -2.262 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           3.126     0.864    system_wrapper_i/generate_top_0/waveform_val_2[12]
    SLICE_X26Y51         LUT2 (Prop_lut2_I1_O)        0.096     0.960 f  system_wrapper_i/generate_top_0/dac_val_2[12]_INST_0/O
                         net (fo=2, routed)           5.603     6.563    dac_dat_b[12]
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.751     5.985    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism              0.000     5.985    
                         clock uncertainty            0.261     6.246    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.311     5.935    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           6.563    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        5.332ns  (logic 0.564ns (10.578%)  route 4.768ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 9.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( 5.259 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.525     5.259    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     5.727 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           3.562     9.289    system_wrapper_i/generate_top_0/waveform_val_1[9]
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.096     9.385 f  system_wrapper_i/generate_top_0/dac_val_1[9]_INST_0/O
                         net (fo=2, routed)           1.206    10.591    dac_dat_a[9]
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     6.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     6.378 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     8.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     8.233 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.758     9.992    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.000     9.992    
                         clock uncertainty            0.261    10.253    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D2)       -0.311     9.942    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -9.942    
                         arrival time                          10.591    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        5.560ns  (logic 0.568ns (10.216%)  route 4.992ns (89.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 9.993 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( 5.259 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.525     5.259    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.468     5.727 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           3.914     9.641    system_wrapper_i/generate_top_0/waveform_val_1[10]
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.100     9.741 f  system_wrapper_i/generate_top_0/dac_val_1[10]_INST_0/O
                         net (fo=2, routed)           1.078    10.819    dac_dat_a[10]
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     6.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     6.378 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     8.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     8.233 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.759     9.993    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty            0.261    10.254    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D2)       -0.143    10.111    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                        -10.111    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        5.373ns  (logic 0.589ns (10.963%)  route 4.784ns (89.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.734ns = ( 5.266 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.532     5.266    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.468     5.734 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.296     8.030    system_wrapper_i/generate_top_0/waveform_val_1[5]
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.121     8.151 f  system_wrapper_i/generate_top_0/dac_val_1[5]_INST_0/O
                         net (fo=2, routed)           2.487    10.638    dac_dat_a[5]
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     6.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     6.378 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     8.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     8.233 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.755     9.989    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.000     9.989    
                         clock uncertainty            0.261    10.250    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_D2)       -0.324     9.926    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -9.926    
                         arrival time                          10.638    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 0.568ns (5.935%)  route 9.002ns (94.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.537    -2.730    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.468    -2.262 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           3.493     1.231    system_wrapper_i/generate_top_0/waveform_val_2[13]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.100     1.331 f  system_wrapper_i/generate_top_0/dac_val_2[13]_INST_0/O
                         net (fo=2, routed)           5.509     6.840    dac_dat_b[13]
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.751     5.985    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism              0.000     5.985    
                         clock uncertainty            0.261     6.246    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.143     6.103    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                         -6.103    
                         arrival time                           6.840    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 0.461ns (4.879%)  route 8.987ns (95.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    -2.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     1.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.492    -2.775    system_wrapper_i/waveform_top_0/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.408 f  system_wrapper_i/waveform_top_0/inst/bram_dout_valid_reg/Q
                         net (fo=32, routed)          3.060     0.652    system_wrapper_i/generate_top_0/bram_dout_valid
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.094     0.746 f  system_wrapper_i/generate_top_0/dac_val_2[7]_INST_0/O
                         net (fo=2, routed)           5.927     6.673    dac_dat_b[7]
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/D1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     2.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.751     5.985    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism              0.000     5.985    
                         clock uncertainty            0.261     6.246    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_D1)       -0.311     5.935    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           6.673    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (pll_dac_clk_1x fall@4.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        5.603ns  (logic 0.568ns (10.137%)  route 5.035ns (89.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 9.985 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( 5.259 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.525     5.259    system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.468     5.727 f  system_wrapper_i/waveform_top_0/inst/blk_mem_inst_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           3.679     9.406    system_wrapper_i/generate_top_0/waveform_val_1[12]
    SLICE_X26Y52         LUT2 (Prop_lut2_I1_O)        0.100     9.506 f  system_wrapper_i/generate_top_0/dac_val_1[12]_INST_0/O
                         net (fo=2, routed)           1.356    10.862    dac_dat_a[12]
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/D2  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.306     6.289    pll/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     6.378 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     8.132    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     8.233 f  bufg_dac_clk_1x/O
                         net (fo=16, routed)          1.751     9.985    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.000     9.985    
                         clock uncertainty            0.261    10.246    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D2)       -0.143    10.103    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                        -10.103    
                         arrival time                          10.862    
  -------------------------------------------------------------------
                         slack                                  0.759    





---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_wiz_0_0
  To Clock:  clk_125_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.292ns (22.527%)  route 4.443ns (77.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     3.540    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDSE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDSE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]/C
                         clock pessimism              0.232     5.510    
                         clock uncertainty           -0.197     5.312    
    SLICE_X4Y33          FDSE (Setup_fdse_C_CE)      -0.393     4.919    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.292ns (22.527%)  route 4.443ns (77.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     3.540    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]/C
                         clock pessimism              0.232     5.510    
                         clock uncertainty           -0.197     5.312    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.393     4.919    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.292ns (22.527%)  route 4.443ns (77.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.852     3.540    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.544     5.278    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]/C
                         clock pessimism              0.232     5.510    
                         clock uncertainty           -0.197     5.312    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.393     4.919    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[4]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[3]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[5]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[5]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[6]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[6]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[8]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[8]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.292ns (22.873%)  route 4.356ns (77.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 5.280 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.765     3.453    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.546     5.280    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X3Y36          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[9]/C
                         clock pessimism              0.232     5.512    
                         clock uncertainty           -0.197     5.314    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.429     4.885    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[9]
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.292ns (23.200%)  route 4.277ns (76.800%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.761ns = ( 5.239 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.669    -2.195    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.677 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=54, routed)          1.189    -0.488    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.150    -0.338 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.862     0.524    system_wrapper_i/reg_ctrl_top_0/inst/reg_en
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.348     0.872 r  system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4/O
                         net (fo=3, routed)           0.734     1.606    system_wrapper_i/reg_ctrl_top_0/inst/fifo_min_thresh[3]_i_4_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2/O
                         net (fo=3, routed)           0.806     2.536    system_wrapper_i/reg_ctrl_top_0/inst/ctrl_reg[31]_i_2_n_0
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.152     2.688 r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.686     3.374    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec0
    SLICE_X7Y42          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.505     5.239    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X7Y42          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[20]/C
                         clock pessimism              0.232     5.471    
                         clock uncertainty           -0.197     5.273    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.429     4.844    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[20]
  -------------------------------------------------------------------
                         required time                          4.844    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.298ns (40.900%)  route 0.431ns (59.100%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.580    -0.744    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X1Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.603 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.440    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.state[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.046    -0.394 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.268    -0.126    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.111    -0.015 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.000    -0.015    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.848    -1.165    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X1Y60          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.739    -0.426    
                         clock uncertainty            0.197    -0.229    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091    -0.138    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.184ns (23.772%)  route 0.590ns (76.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X1Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/Q
                         net (fo=2, routed)           0.590    -0.009    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[9]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.043     0.034 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     0.034    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.854    -1.159    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.739    -0.420    
                         clock uncertainty            0.197    -0.223    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.131    -0.092    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.141ns (19.512%)  route 0.582ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y58          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/Q
                         net (fo=2, routed)           0.582    -0.019    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[0]
    SLICE_X3Y54          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.852    -1.161    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y54          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.061    -0.164    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.702%)  route 0.599ns (76.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X2Y58          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/Q
                         net (fo=2, routed)           0.599    -0.002    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[0]
    SLICE_X4Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.043 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     0.043    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X4Y54          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.852    -1.161    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y54          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.120    -0.105    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.543%)  route 0.580ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.567    -0.757    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=3, routed)           0.580    -0.035    system_wrapper_i/reg_ctrl_top_0/inst/reg_wr_data[23]
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.832    -1.181    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[23]/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.059    -0.186    system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.208ns (26.808%)  route 0.568ns (73.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    -0.758    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X10Y43         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.594 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=2, routed)           0.568    -0.026    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[6]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.044     0.018 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.018    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[6]
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.833    -1.180    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.739    -0.441    
                         clock uncertainty            0.197    -0.244    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.107    -0.137    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.037%)  route 0.600ns (80.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.581    -0.743    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y34          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/Q
                         net (fo=3, routed)           0.600    -0.002    system_wrapper_i/reg_ctrl_top_0/inst/reg_wr_data[7]
    SLICE_X8Y35          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.829    -1.184    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X8Y35          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[7]/C
                         clock pessimism              0.739    -0.445    
                         clock uncertainty            0.197    -0.248    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.085    -0.163    system_wrapper_i/reg_ctrl_top_0/inst/cfg_dec_reg[7]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.164ns (22.318%)  route 0.571ns (77.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X4Y57          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=1, routed)           0.571    -0.007    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[1]
    SLICE_X6Y55          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.833    -1.180    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y55          FDRE                                         r  system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                         clock pessimism              0.739    -0.441    
                         clock uncertainty            0.197    -0.244    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.076    -0.168    system_wrapper_i/waveform_top_0/inst/axi_bram_ctrl_inst/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.904%)  route 0.540ns (72.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.581    -0.743    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X4Y36          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.579 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/Q
                         net (fo=2, routed)           0.540    -0.039    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arlen[2]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.045     0.006 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1/O
                         net (fo=1, routed)           0.000     0.006    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1_n_0
    SLICE_X7Y35          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.829    -1.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X7Y35          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.739    -0.445    
                         clock uncertainty            0.197    -0.248    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092    -0.156    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.174%)  route 0.594ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.567    -0.757    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/Q
                         net (fo=3, routed)           0.594    -0.021    system_wrapper_i/reg_ctrl_top_0/inst/reg_wr_data[21]
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.832    -1.181    system_wrapper_i/reg_ctrl_top_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[21]/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.061    -0.184    system_wrapper_i/reg_ctrl_top_0/inst/dest_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_wiz_0_0
  To Clock:  clk_62_5_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.671%)  route 4.054ns (86.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 13.242 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.654    10.511    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.508    13.242    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.232    13.473    
                         clock uncertainty           -0.197    13.276    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    13.071    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.671%)  route 4.054ns (86.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 13.242 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.654    10.511    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.508    13.242    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                         clock pessimism              0.232    13.473    
                         clock uncertainty           -0.197    13.276    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    13.071    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.671%)  route 4.054ns (86.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 13.242 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.654    10.511    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.508    13.242    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                         clock pessimism              0.232    13.473    
                         clock uncertainty           -0.197    13.276    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    13.071    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.671%)  route 4.054ns (86.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 13.242 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.654    10.511    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.508    13.242    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism              0.232    13.473    
                         clock uncertainty           -0.197    13.276    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    13.071    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.720ns  (logic 0.642ns (13.601%)  route 4.078ns (86.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 13.240 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.678    10.535    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.506    13.240    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism              0.232    13.471    
                         clock uncertainty           -0.197    13.274    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    13.105    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.720ns  (logic 0.642ns (13.601%)  route 4.078ns (86.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 13.240 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.678    10.535    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.506    13.240    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism              0.232    13.471    
                         clock uncertainty           -0.197    13.274    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    13.105    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.720ns  (logic 0.642ns (13.601%)  route 4.078ns (86.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 13.240 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.678    10.535    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.506    13.240    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.232    13.471    
                         clock uncertainty           -0.197    13.274    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    13.105    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.720ns  (logic 0.642ns (13.601%)  route 4.078ns (86.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 13.240 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.678    10.535    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.506    13.240    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism              0.232    13.471    
                         clock uncertainty           -0.197    13.274    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    13.105    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.679ns  (logic 0.642ns (13.721%)  route 4.037ns (86.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.759ns = ( 13.241 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.637    10.494    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.507    13.241    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                         clock pessimism              0.232    13.472    
                         clock uncertainty           -0.197    13.275    
    SLICE_X7Y48          FDRE (Setup_fdre_C_CE)      -0.205    13.070    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.679ns  (logic 0.642ns (13.721%)  route 4.037ns (86.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.759ns = ( 13.241 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.185ns = ( 5.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        1.679     5.815    system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     6.333 r  system_wrapper_i/reg_ctrl_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_wready_int_reg/Q
                         net (fo=47, routed)          2.400     8.733    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.124     8.857 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.637    10.494    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         1.507    13.241    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
                         clock pessimism              0.232    13.472    
                         clock uncertainty           -0.197    13.275    
    SLICE_X7Y48          FDRE (Setup_fdre_C_CE)      -0.205    13.070    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.226ns (29.338%)  route 0.544ns (70.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.580    -0.744    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y37          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.616 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.544    -0.071    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[12]
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.098     0.027 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[12]_i_1/O
                         net (fo=1, routed)           0.000     0.027    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[12]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.845    -1.168    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y34          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.739    -0.429    
                         clock uncertainty            0.197    -0.232    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.120    -0.112    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.737%)  route 0.573ns (80.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.581    -0.743    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y60          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.573    -0.028    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/D[2]
    SLICE_X1Y59          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.849    -1.164    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y59          FDRE                                         r  system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism              0.739    -0.425    
                         clock uncertainty            0.197    -0.228    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.057    -0.171    system_wrapper_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.771%)  route 0.565ns (75.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.565    -0.033    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[28]
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.045     0.012 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[28]_i_1/O
                         net (fo=1, routed)           0.000     0.012    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[28]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.092    -0.132    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.184ns (22.928%)  route 0.618ns (77.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.618     0.021    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X4Y43          LUT5 (Prop_lut5_I0_O)        0.043     0.064 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.064    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1_n_0
    SLICE_X4Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X4Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.133    -0.091    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.593%)  route 0.602ns (76.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.602     0.003    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[8]
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.045     0.048 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1/O
                         net (fo=1, routed)           0.000     0.048    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.845    -1.168    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y34          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.739    -0.429    
                         clock uncertainty            0.197    -0.232    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.121    -0.111    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.213%)  route 0.582ns (75.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.582    -0.016    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     0.029 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3/O
                         net (fo=1, routed)           0.000     0.029    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3_n_0
    SLICE_X2Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X2Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.091    -0.133    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.536%)  route 0.620ns (81.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.620     0.023    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/D[8]
    SLICE_X1Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.078    -0.147    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.147%)  route 0.577ns (81.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/Q
                         net (fo=2, routed)           0.577    -0.033    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[25]
    SLICE_X0Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.851    -1.162    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]/C
                         clock pessimism              0.739    -0.423    
                         clock uncertainty            0.197    -0.226    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.022    -0.204    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.687%)  route 0.614ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.614     0.014    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[14]
    SLICE_X1Y41          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.850    -1.163    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y41          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[14]/C
                         clock pessimism              0.739    -0.424    
                         clock uncertainty            0.197    -0.227    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.070    -0.157    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.714%)  route 0.556ns (81.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1301, routed)        0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/Q
                         net (fo=2, routed)           0.556    -0.055    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[42]
    SLICE_X0Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=417, routed)         0.851    -1.162    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[42]/C
                         clock pessimism              0.739    -0.423    
                         clock uncertainty            0.197    -0.226    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.000    -0.226    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[42]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.171    





